
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2310)
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Generating RTLIL representation for module `\lm32_cpu'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:802: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v' to AST representation.
Generating RTLIL representation for module `\lm32_decoder'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_load_store_unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v' to AST representation.
Generating RTLIL representation for module `\lm32_adder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v' to AST representation.
Generating RTLIL representation for module `\lm32_addsub'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v' to AST representation.
Generating RTLIL representation for module `\lm32_logic_op'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v' to AST representation.
Generating RTLIL representation for module `\lm32_shifter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v' to AST representation.
Generating RTLIL representation for module `\lm32_multiplier'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v' to AST representation.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v' to AST representation.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_dp_ram'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v' to AST representation.
Generating RTLIL representation for module `\lm32_icache'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

20. Executing ATTRMAP pass (move or copy attributes).

21. Executing SYNTH_ICE40 pass.

21.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

21.2. Executing HIERARCHY pass (managing design hierarchy).

21.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Used module:             \lm32_icache
Used module:                 \lm32_ram
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

21.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$7c24d6011bbb65756584a8733532ecb225c46e2e\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:802: Warning: System task `$display' outside initial block is unsupported.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_icache'.
Parameter \data_width = 20
Parameter \address_width = 9

21.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 20
Parameter \address_width = 9
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=20\address_width=9'.
Parameter \data_width = 32
Parameter \address_width = 11

21.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 11
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=32\address_width=11'.
Parameter \eba_reset = 537001984

21.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 537001984
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=537001984'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

21.2.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Used module:             $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_icache
Used module:                 \lm32_ram
Parameter \data_width = 20
Parameter \address_width = 9
Found cached RTLIL representation for module `$paramod\lm32_ram\data_width=20\address_width=9'.
Parameter \data_width = 32
Parameter \address_width = 11
Found cached RTLIL representation for module `$paramod\lm32_ram\data_width=32\address_width=11'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Found cached RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 537001984
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

21.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 537001984
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:802: Warning: System task `$display' outside initial block is unsupported.

21.2.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit
Used module:             \lm32_icache
Used module:                 $paramod\lm32_ram\data_width=20\address_width=9
Used module:                 $paramod\lm32_ram\data_width=32\address_width=11
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

21.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache'.

21.2.12. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit
Used module:             $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache
Used module:                 \lm32_ram
Parameter \data_width = 22
Parameter \address_width = 7

21.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 22
Parameter \address_width = 7
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=22\address_width=7'.
Parameter \data_width = 32
Parameter \address_width = 9

21.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 9
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=32\address_width=9'.

21.2.15. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit
Used module:             $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache
Used module:                 $paramod\lm32_ram\data_width=22\address_width=7
Used module:                 $paramod\lm32_ram\data_width=32\address_width=9

21.2.16. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit
Used module:             $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache
Used module:                 $paramod\lm32_ram\data_width=22\address_width=7
Used module:                 $paramod\lm32_ram\data_width=32\address_width=9
Removing unused module `$paramod\lm32_ram\data_width=32\address_width=11'.
Removing unused module `$paramod\lm32_ram\data_width=20\address_width=9'.
Removing unused module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_icache'.
Removing unused module `$paramod$7c24d6011bbb65756584a8733532ecb225c46e2e\lm32_instruction_unit'.
Removing unused module `\lm32_icache'.
Removing unused module `\lm32_dp_ram'.
Removing unused module `\lm32_ram'.
Removing unused module `\lm32_multiplier'.
Removing unused module `\lm32_shifter'.
Removing unused module `\lm32_load_store_unit'.
Removing unused module `\lm32_instruction_unit'.
Removing unused module `\lm32_cpu'.
Removed 12 unused modules.

21.3. Executing PROC pass (convert processes to netlists).

21.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1763$1491'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
Cleaned up 2 empty switches.

21.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 21 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1157$1265 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1146$1264 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1135$1263 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1124$1262 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1113$1261 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1102$1260 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1091$1259 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1080$1258 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:658$898 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:628$887 in module top.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2065 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2057 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2054 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2047 in module $paramod\lm32_cpu\eba_reset=537001984.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2046 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2046 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1912 in module $paramod\lm32_cpu\eba_reset=537001984.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1826 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1826 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1821 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1812 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1808 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1788 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780 in module lm32_interrupt.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743 in module lm32_mc_arithmetic.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2209 in module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193 in module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2191 in module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2165 in module $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152 in module $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2149 in module $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143 in module $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2133 in module $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572 in module lm32_adder.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1623 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1622 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1621 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481 in module lm32_decoder.
Removed a total of 2 dead cases.

21.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 35 redundant assignments.
Promoted 240 assignments to connections.

21.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:536$1490'.
  Set init value: \multiregimpl1_regs1 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:535$1489'.
  Set init value: \multiregimpl1_regs0 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:533$1488'.
  Set init value: \multiregimpl0_regs1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:532$1487'.
  Set init value: \multiregimpl0_regs0 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:531$1486'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:530$1485'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:529$1484'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:528$1483'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:527$1482'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:526$1481'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:525$1480'.
  Set init value: \array_muxed1 = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:524$1479'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:502$1478'.
  Set init value: \csrbankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:485$1477'.
  Set init value: \csrbankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:420$1476'.
  Set init value: \csrbankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:403$1475'.
  Set init value: \csrbankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:399$1474'.
  Set init value: \csrbankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:395$1473'.
  Set init value: \csrbankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:358$1472'.
  Set init value: \csrbankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:345$1471'.
  Set init value: \csrbankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:341$1470'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:338$1469'.
  Set init value: \error = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:337$1468'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:336$1467'.
  Set init value: \slave_sel = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:335$1466'.
  Set init value: \grant = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:329$1465'.
  Set init value: \shared_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:325$1464'.
  Set init value: \shared_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:322$1463'.
  Set init value: \next_state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:321$1462'.
  Set init value: \state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:320$1461'.
  Set init value: \spram_maskwren11 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:318$1460'.
  Set init value: \spram_datain11 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:317$1459'.
  Set init value: \spram_maskwren01 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:315$1458'.
  Set init value: \spram_datain01 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:312$1457'.
  Set init value: \spram_dataout1 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:310$1456'.
  Set init value: \spram_maskwren10 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:308$1455'.
  Set init value: \spram_datain10 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:307$1454'.
  Set init value: \spram_maskwren00 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:305$1453'.
  Set init value: \spram_datain00 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:302$1452'.
  Set init value: \spram_dataout0 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:296$1450'.
  Set init value: \spram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:292$1449'.
  Set init value: \spram_bus_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:289$1448'.
  Set init value: \spiflash_counter = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:288$1447'.
  Set init value: \spiflash_miso1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:287$1446'.
  Set init value: \spiflash_i = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:286$1445'.
  Set init value: \spiflash_sr = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:285$1444'.
  Set init value: \spiflash_clk1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:284$1443'.
  Set init value: \spiflash_cs_n1 = 1'1
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:283$1442'.
  Set init value: \spiflash_bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:282$1441'.
  Set init value: \spiflash_bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:280$1440'.
  Set init value: \spiflash_miso_status = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:279$1439'.
  Set init value: \spiflash_bitbang_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:278$1438'.
  Set init value: \spiflash_bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:273$1436'.
  Set init value: \spiflash_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:264$1435'.
  Set init value: \cas_switches = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:263$1434'.
  Set init value: \cas_leds_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:262$1433'.
  Set init value: \cas_leds_storage = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:257$1432'.
  Set init value: \crg_reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:247$1429'.
  Set init value: \bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:238$1428'.
  Set init value: \we = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:237$1427'.
  Set init value: \adr = 14'00000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:236$1426'.
  Set init value: \timer0_value = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:235$1425'.
  Set init value: \timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:234$1424'.
  Set init value: \timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:225$1423'.
  Set init value: \timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:224$1422'.
  Set init value: \timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:222$1421'.
  Set init value: \timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:218$1420'.
  Set init value: \timer0_value_status = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:217$1419'.
  Set init value: \timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:216$1418'.
  Set init value: \timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:215$1417'.
  Set init value: \timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:214$1416'.
  Set init value: \timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:213$1415'.
  Set init value: \timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:212$1414'.
  Set init value: \timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:211$1413'.
  Set init value: \timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:210$1412'.
  Set init value: \timer0_load_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:194$1410'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:193$1409'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:192$1408'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:190$1406'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:183$1405'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:157$1404'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:156$1403'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:155$1402'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:153$1400'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:146$1399'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:134$1396'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:133$1395'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:132$1394'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:128$1393'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:124$1392'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:123$1391'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:121$1390'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:119$1389'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:118$1388'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:116$1387'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:105$1386'.
  Set init value: \uart_phy_rx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:104$1385'.
  Set init value: \uart_phy_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:103$1384'.
  Set init value: \uart_phy_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:102$1383'.
  Set init value: \uart_phy_rx_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:100$1382'.
  Set init value: \uart_phy_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:99$1381'.
  Set init value: \uart_phy_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:98$1380'.
  Set init value: \uart_phy_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:94$1377'.
  Set init value: \uart_phy_source_valid = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:93$1376'.
  Set init value: \uart_phy_tx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:92$1375'.
  Set init value: \uart_phy_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:91$1374'.
  Set init value: \uart_phy_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:90$1373'.
  Set init value: \uart_phy_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:89$1372'.
  Set init value: \uart_phy_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:85$1371'.
  Set init value: \uart_phy_sink_ready = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:83$1370'.
  Set init value: \uart_phy_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:82$1369'.
  Set init value: \uart_phy_storage = 41231686
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:57$1368'.
  Set init value: \cpu_interrupt = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:33$1367'.
  Set init value: \ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:28$1366'.
  Set init value: \ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:27$1365'.
  Set init value: \ctrl_storage = 305419896

21.3.5. Executing PROC_ARST pass (detect async resets in processes).

21.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:536$1490'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:535$1489'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:533$1488'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:532$1487'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:531$1486'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:530$1485'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:529$1484'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:528$1483'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:527$1482'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:526$1481'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:525$1480'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:524$1479'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:502$1478'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:485$1477'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:420$1476'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:403$1475'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:399$1474'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:395$1473'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:358$1472'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:345$1471'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:341$1470'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:338$1469'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:337$1468'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:336$1467'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:335$1466'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:329$1465'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:325$1464'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:322$1463'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:321$1462'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:320$1461'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:318$1460'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:317$1459'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:315$1458'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:312$1457'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:310$1456'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:308$1455'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:307$1454'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:305$1453'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:302$1452'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:300$1451'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:296$1450'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:292$1449'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:289$1448'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:288$1447'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:287$1446'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:286$1445'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:285$1444'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:284$1443'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:283$1442'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:282$1441'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:280$1440'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:279$1439'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:278$1438'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:277$1437'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:273$1436'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:264$1435'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:263$1434'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:262$1433'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:257$1432'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:254$1431'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:251$1430'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:247$1429'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:238$1428'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:237$1427'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:236$1426'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:235$1425'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:234$1424'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:225$1423'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:224$1422'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:222$1421'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:218$1420'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:217$1419'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:216$1418'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:215$1417'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:214$1416'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:213$1415'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:212$1414'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:211$1413'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:210$1412'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:209$1411'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:194$1410'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:193$1409'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:192$1408'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:191$1407'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:190$1406'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:183$1405'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:157$1404'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:156$1403'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:155$1402'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:154$1401'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:153$1400'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:146$1399'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:138$1398'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:137$1397'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:134$1396'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:133$1395'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:132$1394'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:128$1393'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:124$1392'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:123$1391'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:121$1390'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:119$1389'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:118$1388'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:116$1387'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:105$1386'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:104$1385'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:103$1384'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:102$1383'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:100$1382'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:99$1381'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:98$1380'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:97$1379'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:96$1378'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:94$1377'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:93$1376'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:92$1375'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:91$1374'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:90$1373'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:89$1372'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:85$1371'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:83$1370'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:82$1369'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:57$1368'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:33$1367'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:28$1366'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:27$1365'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:26$1364'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1757$1358'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1747$1356'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
     1/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354
     2/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_DATA[9:0]$1353
     3/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_ADDR[3:0]$1352
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1730$1349'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
     1/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347
     2/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_DATA[9:0]$1346
     3/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_ADDR[3:0]$1345
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
     1/87: $0\spiflash_sr[31:0] [31:24]
     2/87: $0\uart_phy_phase_accumulator_rx[31:0]
     3/87: $0\uart_phy_phase_accumulator_tx[31:0]
     4/87: $0\ctrl_storage[31:0] [31:24]
     5/87: $0\uart_phy_storage[31:0] [15:8]
     6/87: $0\uart_phy_storage[31:0] [23:16]
     7/87: $0\timer0_load_storage[31:0] [31:24]
     8/87: $0\timer0_reload_storage[31:0] [15:8]
     9/87: $0\timer0_reload_storage[31:0] [23:16]
    10/87: $0\uart_phy_uart_clk_rxen[0:0]
    11/87: $0\timer0_load_storage[31:0] [15:8]
    12/87: $0\timer0_load_storage[31:0] [23:16]
    13/87: $0\uart_phy_storage[31:0] [7:0]
    14/87: $0\ctrl_storage[31:0] [15:8]
    15/87: $0\ctrl_storage[31:0] [23:16]
    16/87: $0\timer0_reload_storage[31:0] [31:24]
    17/87: $0\spiflash_sr[31:0] [7:0]
    18/87: $0\timer0_value[31:0]
    19/87: $0\uart_phy_uart_clk_txen[0:0]
    20/87: $0\uart_phy_storage[31:0] [31:24]
    21/87: $0\uart_phy_re[0:0]
    22/87: $0\csrbankarray_interface5_bank_bus_dat_r[7:0]
    23/87: $0\uart_eventmanager_re[0:0]
    24/87: $0\csrbankarray_interface4_bank_bus_dat_r[7:0]
    25/87: $0\timer0_eventmanager_re[0:0]
    26/87: $0\timer0_update_value_re[0:0]
    27/87: $0\timer0_en_re[0:0]
    28/87: $0\timer0_reload_re[0:0]
    29/87: $0\timer0_load_re[0:0]
    30/87: $0\csrbankarray_interface3_bank_bus_dat_r[7:0]
    31/87: $0\spiflash_bitbang_en_re[0:0]
    32/87: $0\spiflash_bitbang_re[0:0]
    33/87: $0\csrbankarray_interface2_bank_bus_dat_r[7:0]
    34/87: $0\csrbankarray_sel_r[0:0]
    35/87: $0\ctrl_re[0:0]
    36/87: $0\csrbankarray_interface1_bank_bus_dat_r[7:0]
    37/87: $0\cas_leds_re[0:0]
    38/87: $0\csrbankarray_interface0_bank_bus_dat_r[7:0]
    39/87: $0\slave_sel_r[2:0]
    40/87: $0\spram_bus_ack[0:0]
    41/87: $0\state[0:0]
    42/87: $0\timer0_zero_old_trigger[0:0]
    43/87: $0\uart_rx_old_trigger[0:0]
    44/87: $0\uart_tx_old_trigger[0:0]
    45/87: $0\uart_phy_rx_r[0:0]
    46/87: $0\uart_phy_source_valid[0:0]
    47/87: $0\uart_phy_sink_ready[0:0]
    48/87: $0\count[19:0]
    49/87: $0\grant[0:0]
    50/87: $0\spiflash_counter[7:0]
    51/87: $0\spiflash_miso1[0:0]
    52/87: $0\spiflash_i[0:0]
    53/87: $0\spiflash_clk1[0:0]
    54/87: $0\spiflash_cs_n1[0:0]
    55/87: $0\spiflash_bitbang_en_storage[0:0]
    56/87: $0\spiflash_bitbang_storage[3:0]
    57/87: $0\spiflash_bus_ack[0:0]
    58/87: $0\cas_leds_storage[2:0]
    59/87: $0\timer0_eventmanager_storage[0:0]
    60/87: $0\timer0_zero_pending[0:0]
    61/87: $0\timer0_value_status[31:0]
    62/87: $0\timer0_update_value_storage[0:0]
    63/87: $0\timer0_en_storage[0:0]
    64/87: $0\timer0_load_storage[31:0] [7:0]
    65/87: $0\ctrl_storage[31:0] [7:0]
    66/87: $0\uart_rx_fifo_consume[3:0]
    67/87: $0\uart_rx_fifo_produce[3:0]
    68/87: $0\uart_rx_fifo_level0[4:0]
    69/87: $0\uart_rx_fifo_readable[0:0]
    70/87: $0\uart_tx_fifo_consume[3:0]
    71/87: $0\uart_tx_fifo_produce[3:0]
    72/87: $0\uart_tx_fifo_level0[4:0]
    73/87: $0\uart_tx_fifo_readable[0:0]
    74/87: $0\uart_eventmanager_storage[1:0]
    75/87: $0\uart_rx_pending[0:0]
    76/87: $0\uart_tx_pending[0:0]
    77/87: $0\uart_phy_rx_busy[0:0]
    78/87: $0\uart_phy_rx_bitcount[3:0]
    79/87: $0\uart_phy_rx_reg[7:0]
    80/87: $0\uart_phy_source_payload_data[7:0]
    81/87: $0\uart_phy_tx_busy[0:0]
    82/87: $0\uart_phy_tx_bitcount[3:0]
    83/87: $0\uart_phy_tx_reg[7:0]
    84/87: $0\timer0_reload_storage[31:0] [7:0]
    85/87: $0\ctrl_bus_errors[31:0]
    86/87: $0\spiflash_sr[31:0] [23:8]
    87/87: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1171$1266'.
     1/1: $0\crg_reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1157$1265'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1146$1264'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1135$1263'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1124$1262'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1113$1261'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1102$1260'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1091$1259'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1080$1258'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:924$1037'.
     1/1: $0\csrbankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:863$948'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:831$936'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
     1/5: $0\spram_dataout1[15:0]
     2/5: $0\spram_datain11[15:0]
     3/5: $0\spram_maskwren11[3:0]
     4/5: $0\spram_maskwren01[3:0]
     5/5: $0\spram_datain01[15:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:762$924'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
     1/5: $0\spram_dataout0[15:0]
     2/5: $0\spram_datain10[15:0]
     3/5: $0\spram_maskwren00[3:0]
     4/5: $0\spram_datain00[15:0]
     5/5: $0\spram_maskwren10[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\spiflash_miso_status[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:716$915'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
     1/4: $0\next_state[0:0]
     2/4: $0\bus_wishbone_ack[0:0]
     3/4: $0\we[0:0]
     4/4: $0\adr[13:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:676$906'.
     1/1: $0\timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:658$898'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:628$887'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:606$879'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:600$877'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:595$876'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:589$874'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:540$869'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2123'.
     1/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126
     2/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_DATA[31:0]$2125
     3/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_ADDR[4:0]$2124
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
     1/53: $0\exception_w[0:0]
     2/53: $0\write_enable_w[0:0]
     3/53: $0\write_idx_w[4:0]
     4/53: $0\w_result_sel_load_w[0:0]
     5/53: $0\operand_w[31:0]
     6/53: $0\exception_m[0:0]
     7/53: $0\condition_met_m[0:0]
     8/53: $0\logic_op_x[3:0]
     9/53: $0\adder_op_x_n[0:0]
    10/53: $0\adder_op_x[0:0]
    11/53: $0\operand_m[31:0]
    12/53: $0\store_operand_x[31:0]
    13/53: $0\operand_1_x[31:0]
    14/53: $0\operand_0_x[31:0]
    15/53: $0\memop_pc_w[29:0]
    16/53: $0\data_bus_error_exception_m[0:0]
    17/53: $0\bus_error_x[0:0]
    18/53: $0\csr_write_enable_x[0:0]
    19/53: $0\eret_m[0:0]
    20/53: $0\eret_x[0:0]
    21/53: $0\scall_x[0:0]
    22/53: $0\condition_x[2:0]
    23/53: $0\csr_x[2:0]
    24/53: $0\write_idx_m[4:0]
    25/53: $0\write_idx_x[4:0]
    26/53: $0\write_enable_m[0:0]
    27/53: $0\write_enable_x[0:0]
    28/53: $0\sign_extend_x[0:0]
    29/53: $0\m_bypass_enable_m[0:0]
    30/53: $0\m_bypass_enable_x[0:0]
    31/53: $0\x_bypass_enable_x[0:0]
    32/53: $0\w_result_sel_load_m[0:0]
    33/53: $0\w_result_sel_load_x[0:0]
    34/53: $0\m_result_sel_compare_m[0:0]
    35/53: $0\m_result_sel_compare_x[0:0]
    36/53: $0\x_result_sel_add_x[0:0]
    37/53: $0\x_result_sel_logic_x[0:0]
    38/53: $0\x_result_sel_sext_x[0:0]
    39/53: $0\x_result_sel_mc_arith_x[0:0]
    40/53: $0\x_result_sel_csr_x[0:0]
    41/53: $0\branch_target_m[29:0]
    42/53: $0\branch_target_x[29:0]
    43/53: $0\branch_predict_taken_m[0:0]
    44/53: $0\branch_predict_m[0:0]
    45/53: $0\branch_m[0:0]
    46/53: $0\branch_predict_taken_x[0:0]
    47/53: $0\branch_predict_x[0:0]
    48/53: $0\branch_x[0:0]
    49/53: $0\size_x[1:0]
    50/53: $0\store_m[0:0]
    51/53: $0\store_x[0:0]
    52/53: $0\load_m[0:0]
    53/53: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2065'.
     1/2: $2\valid_a[0:0]
     2/2: $1\valid_a[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2057'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2054'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2047'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2046'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1912'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1841'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1839'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1834'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1826'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1821'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1812'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1808'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1788'.
     1/1: $1\interlock[0:0]
Creating decoders for process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2235'.
     1/1: $0\ra[8:0]
Creating decoders for process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2228'.
     1/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231
     2/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_DATA[31:0]$2230
     3/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_ADDR[8:0]$2229
Creating decoders for process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2224'.
     1/1: $0\ra[6:0]
Creating decoders for process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2217'.
     1/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220
     2/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_DATA[21:0]$2219
     3/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_ADDR[6:0]$2218
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
     1/8: $0\divide_by_zero_x[0:0]
     2/8: $0\cycles[5:0]
     3/8: $0\state[2:0]
     4/8: $0\b[31:0]
     5/8: $0\a[31:0]
     6/8: $0\p[31:0]
     7/8: $0\result_x[31:0]
     8/8: $0\sign_extend_x[0:0]
Creating decoders for process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2209'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
     1/4: $0\flush_set[6:0]
     2/4: $0\state[3:0]
     3/4: $0\refill_address[29:0]
     4/4: $0\restart_request[0:0]
Creating decoders for process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2191'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2165'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
     1/10: $0\i_adr_o[31:0] [31:4]
     2/10: $0\i_adr_o[31:0] [1:0]
     3/10: $0\i_adr_o[31:0] [3:2]
     4/10: $0\bus_error_f[0:0]
     5/10: $0\icache_refill_data[31:0]
     6/10: $0\i_lock_o[0:0]
     7/10: $0\i_cti_o[2:0]
     8/10: $0\i_stb_o[0:0]
     9/10: $0\i_cyc_o[0:0]
    10/10: $0\icache_refill_ready[0:0]
Creating decoders for process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2149'.
     1/1: $0\restart_address[29:0]
Creating decoders for process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2133'.
     1/4: $4\pc_a[29:0]
     2/4: $3\pc_a[29:0]
     3/4: $2\pc_a[29:0]
     4/4: $1\pc_a[29:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
Creating decoders for process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
     1/5: $0\wb_select_m[0:0]
     2/5: $0\byte_enable_m[3:0]
     3/5: $0\store_data_m[31:0]
     4/5: $0\sign_extend_m[0:0]
     5/5: $0\size_m[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
     1/11: $0\wb_load_complete[0:0]
     2/11: $0\wb_data_m[31:0]
     3/11: $0\d_lock_o[0:0]
     4/11: $0\d_cti_o[2:0]
     5/11: $0\d_we_o[0:0]
     6/11: $0\d_stb_o[0:0]
     7/11: $0\d_sel_o[3:0]
     8/11: $0\d_cyc_o[0:0]
     9/11: $0\d_adr_o[31:0]
    10/11: $0\d_dat_o[31:0]
    11/11: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1623'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1622'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1621'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
     1/25: $6\x_result_sel_logic[0:0]
     2/25: $6\x_result_sel_add[0:0]
     3/25: $5\x_result_sel_sext[0:0]
     4/25: $5\x_result_sel_add[0:0]
     5/25: $5\x_result_sel_logic[0:0]
     6/25: $4\x_result_sel_mc_arith[0:0]
     7/25: $4\x_result_sel_add[0:0]
     8/25: $4\x_result_sel_logic[0:0]
     9/25: $4\x_result_sel_sext[0:0]
    10/25: $3\x_result_sel_mc_arith[0:0]
    11/25: $3\x_result_sel_add[0:0]
    12/25: $3\x_result_sel_logic[0:0]
    13/25: $3\x_result_sel_sext[0:0]
    14/25: $2\x_result_sel_mc_arith[0:0]
    15/25: $2\x_result_sel_add[0:0]
    16/25: $2\x_result_sel_logic[0:0]
    17/25: $2\x_result_sel_sext[0:0]
    18/25: $1\x_result_sel_csr[0:0]
    19/25: $1\x_result_sel_add[0:0]
    20/25: $1\x_result_sel_logic[0:0]
    21/25: $1\x_result_sel_sext[0:0]
    22/25: $1\x_result_sel_mc_arith[0:0]
    23/25: $2\d_result_sel_1[1:0]
    24/25: $1\d_result_sel_1[1:0]
    25/25: $1\d_result_sel_0[0:0]

21.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\spram_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:300$1451'.
No latch inferred for signal `\top.\spiflash_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:277$1437'.
No latch inferred for signal `\top.\crg_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:254$1431'.
No latch inferred for signal `\top.\bus_wishbone_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:251$1430'.
No latch inferred for signal `\top.\uart_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:209$1411'.
No latch inferred for signal `\top.\uart_rx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:191$1407'.
No latch inferred for signal `\top.\uart_tx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:154$1401'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:138$1398'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:137$1397'.
No latch inferred for signal `\top.\uart_phy_source_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:97$1379'.
No latch inferred for signal `\top.\uart_phy_source_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:96$1378'.
No latch inferred for signal `\top.\ctrl_reset_reset_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:26$1364'.
No latch inferred for signal `\top.\array_muxed7' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1157$1265'.
No latch inferred for signal `\top.\array_muxed6' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1146$1264'.
No latch inferred for signal `\top.\array_muxed5' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1135$1263'.
No latch inferred for signal `\top.\array_muxed4' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1124$1262'.
No latch inferred for signal `\top.\array_muxed3' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1113$1261'.
No latch inferred for signal `\top.\array_muxed2' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1102$1260'.
No latch inferred for signal `\top.\array_muxed1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1091$1259'.
No latch inferred for signal `\top.\array_muxed0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1080$1258'.
No latch inferred for signal `\top.\csrbankarray_sram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:924$1037'.
No latch inferred for signal `\top.\shared_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:863$948'.
No latch inferred for signal `\top.\shared_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:863$948'.
No latch inferred for signal `\top.\error' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:863$948'.
No latch inferred for signal `\top.\slave_sel' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:831$936'.
No latch inferred for signal `\top.\spram_dataout1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
No latch inferred for signal `\top.\spram_datain01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
No latch inferred for signal `\top.\spram_maskwren01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
No latch inferred for signal `\top.\spram_datain11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
No latch inferred for signal `\top.\spram_maskwren11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
No latch inferred for signal `\top.\spram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:762$924'.
No latch inferred for signal `\top.\spram_dataout0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
No latch inferred for signal `\top.\spram_datain00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
No latch inferred for signal `\top.\spram_maskwren00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
No latch inferred for signal `\top.\spram_datain10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
No latch inferred for signal `\top.\spram_maskwren10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
No latch inferred for signal `\top.\spiflash_miso_status' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
No latch inferred for signal `\top.\cas_switches' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:716$915'.
No latch inferred for signal `\top.\adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
No latch inferred for signal `\top.\we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
No latch inferred for signal `\top.\bus_wishbone_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
No latch inferred for signal `\top.\timer0_zero_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:676$906'.
No latch inferred for signal `\top.\uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:658$898'.
No latch inferred for signal `\top.\uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:628$887'.
No latch inferred for signal `\top.\uart_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:606$879'.
No latch inferred for signal `\top.\uart_rx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:600$877'.
No latch inferred for signal `\top.\uart_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:595$876'.
No latch inferred for signal `\top.\uart_tx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:589$874'.
No latch inferred for signal `\top.\cpu_interrupt' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:540$869'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_a' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2065'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2046'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\eid_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1912'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1841'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1839'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1834'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1826'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1821'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1821'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1812'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1808'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\interlock' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1788'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
No latch inferred for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\pc_a' from process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2133'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\load_data_w' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1623'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1622'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1621'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.

21.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1757$1358'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1747$1356'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1730$1349'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\top.\ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\top.\ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\top.\ctrl_bus_errors' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\top.\uart_phy_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\top.\uart_phy_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\top.\uart_phy_sink_ready' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_txen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_valid' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_payload_data' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_rxen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_rx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `\top.\uart_tx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `\top.\uart_tx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `\top.\uart_rx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `\top.\uart_rx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `\top.\timer0_load_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `\top.\timer0_load_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `\top.\timer0_reload_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `\top.\timer0_reload_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `\top.\timer0_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\top.\timer0_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\top.\timer0_value_status' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\top.\timer0_zero_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `\top.\timer0_zero_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `\top.\timer0_value' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `\top.\cas_leds_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `\top.\cas_leds_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `\top.\spiflash_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `\top.\spiflash_cs_n1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `\top.\spiflash_clk1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `\top.\spiflash_sr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `\top.\spiflash_i' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `\top.\spiflash_miso1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `\top.\spiflash_counter' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `\top.\spram_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\top.\grant' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `\top.\slave_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `\top.\count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4236' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4237' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4238' with positive edge clock.
Creating register for signal `\top.\csrbankarray_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4239' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4240' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4241' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4242' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4243' with positive edge clock.
Creating register for signal `\top.\multiregimpl0_regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4244' with positive edge clock.
Creating register for signal `\top.\multiregimpl0_regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4245' with positive edge clock.
Creating register for signal `\top.\multiregimpl1_regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4246' with positive edge clock.
Creating register for signal `\top.\multiregimpl1_regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
  created $dff cell `$procdff$4247' with positive edge clock.
Creating register for signal `\top.\crg_reset_delay' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1171$1266'.
  created $dff cell `$procdff$4248' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_ADDR' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2123'.
  created $dff cell `$procdff$4249' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_DATA' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2123'.
  created $dff cell `$procdff$4250' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2123'.
  created $dff cell `$procdff$4251' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\load_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4252' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\load_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4253' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4254' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4255' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\size_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4256' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4257' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4258' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4259' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4260' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4261' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4262' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4263' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4264' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4265' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4266' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\scall_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eret_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eret_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\exception_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\exception_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_f' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_d' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
  created $dff cell `$procdff$4306' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
  created $dff cell `$procdff$4307' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
  created $dff cell `$procdff$4308' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
  created $dff cell `$procdff$4309' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2057'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\cc' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2054'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eba' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2047'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.\ra' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2235'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_ADDR' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2228'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_DATA' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2228'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2228'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.\ra' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2224'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_ADDR' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2217'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_DATA' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2217'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2217'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\sign_extend_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\refill_offset' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2209'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\restart_request' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\refill_address' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\state' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\flush_set' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\refilling' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2191'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\bus_error_d' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2165'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\instruction_d' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2165'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\i_adr_o' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\i_cyc_o' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\i_stb_o' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\i_cti_o' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\i_lock_o' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\icache_refill_ready' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\icache_refill_data' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\bus_error_f' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\restart_address' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2149'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\pc_f' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\pc_d' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\pc_x' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\pc_m' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.\pc_w' using process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\data_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_select_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\stall_wb_load' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_dat_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_adr_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cyc_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_sel_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_stb_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_we_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cti_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_lock_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_load_complete' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
  created $dff cell `$procdff$4372' with positive edge clock.

21.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:536$1490'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:535$1489'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:533$1488'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:532$1487'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:531$1486'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:530$1485'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:529$1484'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:528$1483'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:527$1482'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:526$1481'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:525$1480'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:524$1479'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:502$1478'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:485$1477'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:420$1476'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:403$1475'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:399$1474'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:395$1473'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:358$1472'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:345$1471'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:341$1470'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:338$1469'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:337$1468'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:336$1467'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:335$1466'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:329$1465'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:325$1464'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:322$1463'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:321$1462'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:320$1461'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:318$1460'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:317$1459'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:315$1458'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:312$1457'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:310$1456'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:308$1455'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:307$1454'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:305$1453'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:302$1452'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:300$1451'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:296$1450'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:292$1449'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:289$1448'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:288$1447'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:287$1446'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:286$1445'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:285$1444'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:284$1443'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:283$1442'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:282$1441'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:280$1440'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:279$1439'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:278$1438'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:277$1437'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:273$1436'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:264$1435'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:263$1434'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:262$1433'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:257$1432'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:254$1431'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:251$1430'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:247$1429'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:238$1428'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:237$1427'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:236$1426'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:235$1425'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:234$1424'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:225$1423'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:224$1422'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:222$1421'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:218$1420'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:217$1419'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:216$1418'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:215$1417'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:214$1416'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:213$1415'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:212$1414'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:211$1413'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:210$1412'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:209$1411'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:194$1410'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:193$1409'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:192$1408'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:191$1407'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:190$1406'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:183$1405'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:157$1404'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:156$1403'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:155$1402'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:154$1401'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:153$1400'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:146$1399'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:138$1398'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:137$1397'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:134$1396'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:133$1395'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:132$1394'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:128$1393'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:124$1392'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:123$1391'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:121$1390'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:119$1389'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:118$1388'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:116$1387'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:105$1386'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:104$1385'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:103$1384'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:102$1383'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:100$1382'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:99$1381'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:98$1380'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:97$1379'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:96$1378'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:94$1377'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:93$1376'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:92$1375'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:91$1374'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:90$1373'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:89$1372'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:85$1371'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:83$1370'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:82$1369'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:57$1368'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:33$1367'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:28$1366'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:27$1365'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:26$1364'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1757$1358'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1747$1356'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1747$1356'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1741$1351'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1730$1349'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1730$1349'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1724$1344'.
Found and cleaned up 92 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1180$1269'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1171$1266'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1171$1266'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1157$1265'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1157$1265'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1146$1264'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1146$1264'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1135$1263'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1135$1263'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1124$1262'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1124$1262'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1113$1261'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1113$1261'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1102$1260'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1102$1260'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1091$1259'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1091$1259'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1080$1258'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1080$1258'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:924$1037'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:924$1037'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:863$948'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:863$948'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:831$936'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:800$927'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:762$924'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:746$923'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:725$920'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:716$915'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:687$909'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:676$906'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:676$906'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:658$898'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:658$898'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:628$887'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:628$887'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:606$879'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:600$877'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:600$877'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:595$876'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:589$874'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:589$874'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:540$869'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2123'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2123'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2093'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2069'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2065'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2065'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2057'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2057'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2054'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2054'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2047'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2047'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2046'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2046'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1912'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1912'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1841'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1839'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1834'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1826'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1826'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1821'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1821'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1812'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1812'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1808'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1808'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1788'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1788'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2235'.
Removing empty process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2235'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2228'.
Removing empty process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2228'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2224'.
Removing empty process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2224'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2217'.
Removing empty process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2217'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
Found and cleaned up 16 empty switches in `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
Found and cleaned up 5 empty switches in `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2209'.
Removing empty process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2209'.
Found and cleaned up 9 empty switches in `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
Removing empty process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2193'.
Found and cleaned up 1 empty switch in `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2191'.
Removing empty process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2191'.
Found and cleaned up 2 empty switches in `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2165'.
Removing empty process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2165'.
Found and cleaned up 7 empty switches in `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
Removing empty process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2152'.
Found and cleaned up 2 empty switches in `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2149'.
Removing empty process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2149'.
Found and cleaned up 5 empty switches in `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
Removing empty process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2143'.
Found and cleaned up 4 empty switches in `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2133'.
Removing empty process `$paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2133'.
Removing empty process `lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
Removing empty process `lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1657'.
Found and cleaned up 2 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1654'.
Found and cleaned up 8 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1630'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1623'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1623'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1622'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1622'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1621'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1621'.
Found and cleaned up 9 empty switches in `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
Removing empty process `lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
Cleaned up 250 empty switches.

21.4. Executing FLATTEN pass (flatten design).
Using template $paramod\lm32_cpu\eba_reset=537001984 for cells of type $paramod\lm32_cpu\eba_reset=537001984.
Using template lm32_interrupt for cells of type lm32_interrupt.
Using template $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit for cells of type $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Using template lm32_decoder for cells of type lm32_decoder.
Using template lm32_mc_arithmetic for cells of type lm32_mc_arithmetic.
Using template lm32_logic_op for cells of type lm32_logic_op.
Using template lm32_adder for cells of type lm32_adder.
Using template $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit for cells of type $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Using template $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache for cells of type $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Using template lm32_addsub for cells of type lm32_addsub.
Using template $paramod\lm32_ram\data_width=22\address_width=7 for cells of type $paramod\lm32_ram\data_width=22\address_width=7.
Using template $paramod\lm32_ram\data_width=32\address_width=9 for cells of type $paramod\lm32_ram\data_width=32\address_width=9.
No more expansions possible.
Deleting now unused module $paramod\lm32_cpu\eba_reset=537001984.
Deleting now unused module $paramod\lm32_ram\data_width=32\address_width=9.
Deleting now unused module $paramod\lm32_ram\data_width=22\address_width=7.
Deleting now unused module lm32_interrupt.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Deleting now unused module $paramod$334867ddcf3df1e179311d6c90e09f92ae1e5c7c\lm32_instruction_unit.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_addsub.
Deleting now unused module lm32_adder.
Deleting now unused module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Deleting now unused module lm32_decoder.

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 328 unused cells and 2137 unused wires.

21.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 134 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2871: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$2501: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$2499: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$2497: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$2505: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2503: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2682: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2678: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2675: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2685: \uart_phy_rx_busy -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3697: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3695: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3692: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$3879: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$3873: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2529.
    dead port 2/2 on $mux $techmap\lm32_cpu.$procmux$3199.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3222.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3252.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3255.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3258.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3264.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3267.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3273.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3296.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3299.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3305.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3314.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3317.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3323.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3966.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3969.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3972.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3975.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3978.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3984.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3987.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3990.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3993.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3999.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4002.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4005.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4008.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4029.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4032.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4035.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4041.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4044.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4047.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4065.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4068.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4071.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4077.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4080.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4086.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4089.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4104.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4107.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4113.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4119.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4131.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4152.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3744.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3747.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3753.
    dead port 2/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3759.
Removed 51 multiplexer ports.

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\lm32_cpu.interrupt_unit.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:157$778: { \lm32_cpu.interrupt_unit.interrupt_n_exception [0] \lm32_cpu.interrupt_unit.interrupt_n_exception [1] \lm32_cpu.interrupt_unit.interrupt_n_exception [2] \lm32_cpu.interrupt_unit.interrupt_n_exception [3] \lm32_cpu.interrupt_unit.interrupt_n_exception [4] \lm32_cpu.interrupt_unit.interrupt_n_exception [5] \lm32_cpu.interrupt_unit.interrupt_n_exception [6] \lm32_cpu.interrupt_unit.interrupt_n_exception [7] \lm32_cpu.interrupt_unit.interrupt_n_exception [8] \lm32_cpu.interrupt_unit.interrupt_n_exception [9] \lm32_cpu.interrupt_unit.interrupt_n_exception [10] \lm32_cpu.interrupt_unit.interrupt_n_exception [11] \lm32_cpu.interrupt_unit.interrupt_n_exception [12] \lm32_cpu.interrupt_unit.interrupt_n_exception [13] \lm32_cpu.interrupt_unit.interrupt_n_exception [14] \lm32_cpu.interrupt_unit.interrupt_n_exception [15] \lm32_cpu.interrupt_unit.interrupt_n_exception [16] \lm32_cpu.interrupt_unit.interrupt_n_exception [17] \lm32_cpu.interrupt_unit.interrupt_n_exception [18] \lm32_cpu.interrupt_unit.interrupt_n_exception [19] \lm32_cpu.interrupt_unit.interrupt_n_exception [20] \lm32_cpu.interrupt_unit.interrupt_n_exception [21] \lm32_cpu.interrupt_unit.interrupt_n_exception [22] \lm32_cpu.interrupt_unit.interrupt_n_exception [23] \lm32_cpu.interrupt_unit.interrupt_n_exception [24] \lm32_cpu.interrupt_unit.interrupt_n_exception [25] \lm32_cpu.interrupt_unit.interrupt_n_exception [26] \lm32_cpu.interrupt_unit.interrupt_n_exception [27] \lm32_cpu.interrupt_unit.interrupt_n_exception [28] \lm32_cpu.interrupt_unit.interrupt_n_exception [29] \lm32_cpu.interrupt_unit.interrupt_n_exception [30] \lm32_cpu.interrupt_unit.interrupt_n_exception [31] }
    New input vector for $reduce_or cell $techmap\lm32_cpu.instruction_unit.icache.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:361$2179: { \lm32_cpu.instruction_unit.icache.state [0] \lm32_cpu.instruction_unit.icache.state [1] }
    New input vector for $reduce_or cell $techmap\lm32_cpu.$procmux$3247_ANY: { $techmap\lm32_cpu.$procmux$3247_CMP [0] $techmap\lm32_cpu.$procmux$3247_CMP [1] $techmap\lm32_cpu.$procmux$3247_CMP [2] }
    New input vector for $reduce_and cell $techmap\lm32_cpu.instruction_unit.$reduce_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:633$2170: { \lm32_cpu.instruction_unit.i_adr_o [2] \lm32_cpu.instruction_unit.i_adr_o [3] }
    Consolidated identical input bits for $mux cell $procmux$2239:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0]
      New connections: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [9:1] = { $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_EN[9:0]$1354 [0] }
    Consolidated identical input bits for $mux cell $procmux$2247:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0]
      New connections: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [9:1] = { $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_EN[9:0]$1347 [0] }
    New ctrl vector for $pmux cell $procmux$2419: { $procmux$2427_CMP $procmux$2426_CMP $procmux$2425_CMP $procmux$2424_CMP $procmux$2423_CMP $procmux$2422_CMP $procmux$2421_CMP $procmux$2420_CMP }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$2901:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0]
      New connections: $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [31:1] = { $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1767_EN[31:0]$2126 [0] }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.$procmux$3278: { $auto$opt_reduce.cc:132:opt_mux$4374 $techmap\lm32_cpu.$procmux$3284_CMP $techmap\lm32_cpu.$procmux$3283_CMP $techmap\lm32_cpu.$procmux$3282_CMP $techmap\lm32_cpu.$procmux$3281_CMP $techmap\lm32_cpu.$procmux$3280_CMP $techmap\lm32_cpu.$procmux$3279_CMP }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.instruction_unit.icache.$procmux$3551: $auto$opt_reduce.cc:132:opt_mux$4376
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procmux$3333:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0]
      New connections: $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [31:1] = { $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2226_EN[31:0]$2231 [0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procmux$3341:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0]
      New connections: $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [21:1] = { $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2215_EN[21:0]$2220 [0] }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3410: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP $auto$opt_reduce.cc:132:opt_mux$4378 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3472: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3406_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3403_CMP $auto$opt_reduce.cc:132:opt_mux$4380 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3511: { $auto$opt_reduce.cc:132:opt_mux$4384 $auto$opt_reduce.cc:132:opt_mux$4382 $techmap\lm32_cpu.mc_arithmetic.$procmux$3411_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4377: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3413_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3412_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3411_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3406_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3403_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4381: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3412_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3406_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4383: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3413_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3403_CMP }
  Optimizing cells in module \top.
Performed a total of 18 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 8 cells.

21.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \uart_phy_re = 1'0 to constant driver in module top.
Promoting init spec \uart_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \cas_leds_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \array_muxed6 = 3'000 to constant driver in module top.
Promoted 11 init specs to constant drivers.

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 201 unused wires.

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\lm32_cpu.instruction_unit.icache.$procmux$3561: { $auto$opt_reduce.cc:132:opt_mux$4386 $techmap\lm32_cpu.instruction_unit.icache.$procmux$3545_CMP $techmap\lm32_cpu.instruction_unit.icache.$procmux$3539_CMP }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3402: $auto$opt_reduce.cc:132:opt_mux$4388
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3428: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP $auto$opt_reduce.cc:132:opt_mux$4390 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3472: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP $auto$opt_reduce.cc:132:opt_mux$4392 $auto$opt_reduce.cc:132:opt_mux$4380 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3495: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP $auto$opt_reduce.cc:132:opt_mux$4394 $techmap\lm32_cpu.mc_arithmetic.$procmux$3413_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4389: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3413_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3412_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3411_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3406_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3403_CMP }
  Optimizing cells in module \top.
Performed a total of 6 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

21.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

21.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.23. Rerunning OPT passes. (Maybe there is more to do..)

21.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.30. Finished OPT passes. (There is nothing left to do.)

21.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1764$1361 (mem).
Removed top 4 bits (of 8) from mux cell top.$procmux$2435 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$procmux$2427_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2426_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2425_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2424_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2423_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2422_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2421_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2407 ($pmux).
Removed top 4 bits (of 5) from port B of cell top.$procmux$2397_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2396_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2395_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2394_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2393_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2392_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2391_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2390_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2389_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2388_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2387_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2386_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2385_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2384_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2383_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$2365_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2364_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2363_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2352_CMP0 ($eq).
Removed cell top.$procmux$2251 ($mux).
Removed cell top.$procmux$2249 ($mux).
Removed cell top.$procmux$2243 ($mux).
Removed cell top.$procmux$2241 ($mux).
Removed top 1 bits (of 30) from mux cell top.$procmux$2817 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:868$951 ($and).
Removed top 2 bits (of 10) from FF cell top.$procdff$4164 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$4165 ($dff).
Removed top 2 bits (of 10) from FF cell top.$procdff$4169 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$4170 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\lm32_cpu.$procdff$4251 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$techmap\lm32_cpu.$procmux$3290_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3284_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3282_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3280_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell top.$techmap\lm32_cpu.$procmux$3249 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3247_CMP2 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3247_CMP1 ($eq).
Removed cell top.$techmap\lm32_cpu.$procmux$2905 ($mux).
Removed cell top.$techmap\lm32_cpu.$procmux$2903 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2262$2038 ($eq).
Removed top 30 bits (of 32) from port A of cell top.$techmap\lm32_cpu.interrupt_unit.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:154$777 ($and).
Removed top 2 bits (of 32) from mux cell top.$techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$532 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395$450 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394$449 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391$446 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388$443 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386$442 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384$441 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379$438 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376$435 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375$434 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374$433 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372$432 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367$430 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366$429 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365$428 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364$427 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363$426 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351$416 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350$415 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349$414 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348$413 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347$412 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346$411 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343$408 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342$407 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341$406 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3476 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3413_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3406_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3403_CMP0 ($eq).
Removed top 1 bits (of 33) from port A of cell top.$techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3938_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3937_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3936_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3929_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3928_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3927_CMP0 ($eq).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3587 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3553_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3552_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3545_CMP0 ($eq).
Removed top 32 bits (of 33) from port B of cell top.$techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585 ($sub).
Removed top 21 bits (of 22) from FF cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procdff$4320 ($dff).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procmux$3345 ($mux).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procmux$3343 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procdff$4316 ($dff).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procmux$3337 ($mux).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procmux$3335 ($mux).
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$867_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$868_DATA.
Removed top 4 bits (of 8) from wire top.$procmux$2407_Y.
Removed top 4 bits (of 8) from wire top.$procmux$2435_Y.
Removed top 3 bits (of 4) from wire top.$techmap\lm32_cpu.$4\eid_x[3:0].
Removed top 32 bits (of 33) from wire top.$techmap\lm32_cpu.adder.addsub.$logic_not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$584_Y.
Removed top 1 bits (of 30) from wire top.bus_wishbone_adr.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.ip.
Removed top 1 bits (of 30) from wire top.shared_adr.
Removed top 15 bits (of 30) from wire top.spiflash_bus_adr.

21.12. Executing PEEPOPT pass (run peephole optimizers).

21.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.

21.14. Executing SHARE pass (SAT-based resource sharing).
Found 7 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2216 ($memrd):
    Found 3 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f $techmap\lm32_cpu.instruction_unit.icache.$procmux$3545_CMP \lm32_cpu.iflush }.
    No candidates found.
  Analyzing resource sharing options for $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2227 ($memrd):
    Found 1 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.instruction_unit.icache.way_match }.
    No candidates found.
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1769 ($memrd):
    Found 3 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3290_CMP }.
    Found 1 candidates: $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768
    Analyzing resource sharing with $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768 ($memrd):
      Found 5 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1769: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3290_CMP } = 7'0010001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1769: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3290_CMP } = 6'000001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1769: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 5'00000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'001000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 9'001010000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 8'00110000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 7'0010000
      Size of SAT problem: 156 cells, 1676 variables, 4212 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3290_CMP } = 15'010001000000000
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3422_CMP \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1749$1357 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1732$1350 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1761$1359 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.d_cyc_o \lm32_cpu.instruction_unit.i_cyc_o \csrbankarray_sel_r \done \cpu_dbus_ack \cpu_ibus_ack }.
    No candidates found.

21.15. Executing TECHMAP pass (map to technology primitives).

21.15.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.15.2. Continuing TECHMAP pass.
No more expansions possible.

21.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1194$1277 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1210$1280 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1223$1284 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1242$1287 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1268$1295 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1271$1296 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1275$1301 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1290$1306 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1293$1307 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1297$1312 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1347$1320 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1371$1333 ($add).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1173$1268 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1279$1302 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1301$1313 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1322$1315 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1401$1343 ($sub).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1819 ($add).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$581 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$583 ($sub).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585 ($sub).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2142 ($add).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:791$2159 ($add).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.icache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:507$2214 ($add).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196 ($sub).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$764 ($add).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740 ($sub).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$756 ($sub).
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$583 into $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585.
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$581 into $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$764.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.icache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:507$2214.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:791$2159.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2142.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740.
  creating $alu model for $macc $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$756.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1819.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1401$1343.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1322$1315.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1301$1313.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1279$1302.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1173$1268.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1371$1333.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1347$1320.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1297$1312.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1293$1307.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1290$1306.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1275$1301.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1271$1296.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1268$1295.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1242$1287.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1223$1284.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1210$1280.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1194$1277.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271.
  creating $macc cell for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585: $auto$alumacc.cc:365:replace_macc$4407
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271: $auto$alumacc.cc:485:replace_alu$4408
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1194$1277: $auto$alumacc.cc:485:replace_alu$4411
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1210$1280: $auto$alumacc.cc:485:replace_alu$4414
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1223$1284: $auto$alumacc.cc:485:replace_alu$4417
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1242$1287: $auto$alumacc.cc:485:replace_alu$4420
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1268$1295: $auto$alumacc.cc:485:replace_alu$4423
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1271$1296: $auto$alumacc.cc:485:replace_alu$4426
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1275$1301: $auto$alumacc.cc:485:replace_alu$4429
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1290$1306: $auto$alumacc.cc:485:replace_alu$4432
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1293$1307: $auto$alumacc.cc:485:replace_alu$4435
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1297$1312: $auto$alumacc.cc:485:replace_alu$4438
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1347$1320: $auto$alumacc.cc:485:replace_alu$4441
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1371$1333: $auto$alumacc.cc:485:replace_alu$4444
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1173$1268: $auto$alumacc.cc:485:replace_alu$4447
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1279$1302: $auto$alumacc.cc:485:replace_alu$4450
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1301$1313: $auto$alumacc.cc:485:replace_alu$4453
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1322$1315: $auto$alumacc.cc:485:replace_alu$4456
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1401$1343: $auto$alumacc.cc:485:replace_alu$4459
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1819: $auto$alumacc.cc:485:replace_alu$4462
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056: $auto$alumacc.cc:485:replace_alu$4465
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$756: $auto$alumacc.cc:485:replace_alu$4468
  creating $alu cell for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582: $auto$alumacc.cc:485:replace_alu$4471
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740: $auto$alumacc.cc:485:replace_alu$4474
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2142: $auto$alumacc.cc:485:replace_alu$4477
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:791$2159: $auto$alumacc.cc:485:replace_alu$4480
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.icache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:507$2214: $auto$alumacc.cc:485:replace_alu$4483
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196: $auto$alumacc.cc:485:replace_alu$4486
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$764: $auto$alumacc.cc:485:replace_alu$4489
  created 28 $alu and 1 $macc cells.

21.19. Executing OPT pass (performing simple optimizations).

21.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 15 cells.

21.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 17 unused wires.

21.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.9. Rerunning OPT passes. (Maybe there is more to do..)

21.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.16. Finished OPT passes. (There is nothing left to do.)

21.20. Executing FSM pass (extract and optimize FSM).

21.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.lm32_cpu.instruction_unit.icache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

21.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

21.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

21.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

21.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

21.21. Executing OPT pass (performing simple optimizations).

21.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.21.5. Finished fast OPT passes.

21.22. Executing MEMORY pass.

21.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

21.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$1362' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$1363' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$2128' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2236' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2225' in module `\top': merged $dff to cell.
Checking cell `$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1761$1359' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1732$1350' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1749$1357' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1769' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2227' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2216' in module `\top': merged address $dff to cell.

21.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 34 unused wires.

21.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

21.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem' in module `\top':
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2236 ($memwr)
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2227 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem' in module `\top':
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2225 ($memwr)
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2216 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.registers' in module `\top':
  $techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$2128 ($memwr)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1769 ($memrd)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1768 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\top':
  $meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1764$1361 ($meminit)
  $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1761$1359 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1726$1362 ($memwr)
  $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1732$1350 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1743$1363 ($memwr)
  $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1749$1357 ($memrd)

21.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=32 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.3.0.0
        Adding extra logic for transparent port A1.1.
Processing top.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=10 bwaste=3328 waste=3328 efficiency=34
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3328 efficiency=34
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=2 bwaste=3328 waste=3328 efficiency=22
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3328 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=2 bwaste=3840 waste=3840 efficiency=11
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=11
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=6, cells=11, acells=1
    Efficiency for rule 2.2: efficiency=11, cells=6, acells=1
    Efficiency for rule 2.1: efficiency=22, cells=3, acells=1
    Efficiency for rule 1.1: efficiency=34, cells=2, acells=1
    Selected rule 1.1 with efficiency 34.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.1.0.0
        Adding extra logic for transparent port A1.1.
Processing top.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
        Adding extra logic for transparent port A1.2.
Processing top.mem:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage_1.0.0.0

21.25. Executing TECHMAP pass (map to technology primitives).

21.25.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

21.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

21.26. Executing ICE40_BRAMINIT pass.

21.27. Executing OPT pass (performing simple optimizations).

21.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 20 cells.

21.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 456 unused wires.

21.27.5. Finished fast OPT passes.

21.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem in module \top:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

21.29. Executing OPT pass (performing simple optimizations).

21.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4588:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable }, Y=$auto$rtlil.cc:1958:Mux$4589
      New ports: A=1'0, B=\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable, Y=$auto$rtlil.cc:1958:Mux$4589 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4589 [15:1] = { $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] $auto$rtlil.cc:1958:Mux$4589 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4632:
      Old ports: A=16'0000000000000000, B={ 10'0000000000 \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable }, Y=$auto$rtlil.cc:1958:Mux$4633
      New ports: A=1'0, B=\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable, Y=$auto$rtlil.cc:1958:Mux$4633 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4633 [15:1] = { 10'0000000000 $auto$rtlil.cc:1958:Mux$4633 [0] $auto$rtlil.cc:1958:Mux$4633 [0] $auto$rtlil.cc:1958:Mux$4633 [0] $auto$rtlil.cc:1958:Mux$4633 [0] $auto$rtlil.cc:1958:Mux$4633 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4715:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4716
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4716 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4716 [15:1] = { $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] $auto$rtlil.cc:1958:Mux$4716 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4759:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4677
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4677 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4677 [15:1] = { $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] $auto$rtlil.cc:1958:Mux$4677 [0] }
    Consolidated identical input bits for $mux cell $procmux$2411:
      Old ports: A=8'00000000, B={ 4'0000 $auto$wreduce.cc:460:run$4397 [3:0] }, Y=$procmux$2411_Y
      New ports: A=4'0000, B=$auto$wreduce.cc:460:run$4397 [3:0], Y=$procmux$2411_Y [3:0]
      New connections: $procmux$2411_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2438:
      Old ports: A=8'00000000, B={ 4'0000 $auto$wreduce.cc:460:run$4398 [3:0] }, Y=$procmux$2438_Y
      New ports: A=4'0000, B=$auto$wreduce.cc:460:run$4398 [3:0], Y=$procmux$2438_Y [3:0]
      New connections: $procmux$2438_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2834:
      Old ports: A=4'0000, B={ \array_muxed2 [3] \array_muxed2 [3:2] \array_muxed2 [2] }, Y=\spram_maskwren11
      New ports: A=2'00, B=\array_muxed2 [3:2], Y={ \spram_maskwren11 [2] \spram_maskwren11 [0] }
      New connections: { \spram_maskwren11 [3] \spram_maskwren11 [1] } = { \spram_maskwren11 [2] \spram_maskwren11 [0] }
    Consolidated identical input bits for $mux cell $procmux$2837:
      Old ports: A={ \array_muxed2 [3] \array_muxed2 [3:2] \array_muxed2 [2] }, B=4'0000, Y=\spram_maskwren01
      New ports: A=\array_muxed2 [3:2], B=2'00, Y={ \spram_maskwren01 [2] \spram_maskwren01 [0] }
      New connections: { \spram_maskwren01 [3] \spram_maskwren01 [1] } = { \spram_maskwren01 [2] \spram_maskwren01 [0] }
    Consolidated identical input bits for $mux cell $procmux$2849:
      Old ports: A={ \array_muxed2 [1] \array_muxed2 [1:0] \array_muxed2 [0] }, B=4'0000, Y=\spram_maskwren00
      New ports: A=\array_muxed2 [1:0], B=2'00, Y={ \spram_maskwren00 [2] \spram_maskwren00 [0] }
      New connections: { \spram_maskwren00 [3] \spram_maskwren00 [1] } = { \spram_maskwren00 [2] \spram_maskwren00 [0] }
    Consolidated identical input bits for $mux cell $procmux$2855:
      Old ports: A=4'0000, B={ \array_muxed2 [1] \array_muxed2 [1:0] \array_muxed2 [0] }, Y=\spram_maskwren10
      New ports: A=2'00, B=\array_muxed2 [1:0], Y={ \spram_maskwren10 [2] \spram_maskwren10 [0] }
      New connections: { \spram_maskwren10 [3] \spram_maskwren10 [1] } = { \spram_maskwren10 [2] \spram_maskwren10 [0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3261:
      Old ports: A={ 3'011 $auto$wreduce.cc:460:run$4399 [0] }, B=4'0101, Y=$techmap\lm32_cpu.$3\eid_x[3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:460:run$4399 [0] }, B=2'01, Y=$techmap\lm32_cpu.$3\eid_x[3:0] [1:0]
      New connections: $techmap\lm32_cpu.$3\eid_x[3:0] [3:2] = 2'01
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1602$1824:
      Old ports: A={ \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15:0] }, B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.operand_0_x [15:8], B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.operand_0_x [7:0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2114:
      Old ports: A={ \lm32_cpu.instruction_unit.pc_m 2'00 }, B={ \lm32_cpu.memop_pc_w 2'00 }, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2114_Y
      New ports: A=\lm32_cpu.instruction_unit.pc_m, B=\lm32_cpu.memop_pc_w, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2114_Y [31:2]
      New connections: $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2114_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$532:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $pmux cell $techmap\lm32_cpu.load_store_unit.$procmux$3940:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2413:
      Old ports: A=$procmux$2411_Y, B=8'00000000, Y=$0\csrbankarray_interface2_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2411_Y [3:0], B=4'0000, Y=$0\csrbankarray_interface2_bank_bus_dat_r[7:0] [3:0]
      New connections: $0\csrbankarray_interface2_bank_bus_dat_r[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2440:
      Old ports: A=$procmux$2438_Y, B=8'00000000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2438_Y [3:0], B=4'0000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0] [3:0]
      New connections: $0\csrbankarray_interface0_bank_bus_dat_r[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3270:
      Old ports: A=$techmap\lm32_cpu.$3\eid_x[3:0], B=4'0010, Y=$techmap\lm32_cpu.$2\eid_x[3:0]
      New ports: A={ 1'1 $techmap\lm32_cpu.$3\eid_x[3:0] [1:0] }, B=3'010, Y=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0]
      New connections: $techmap\lm32_cpu.$2\eid_x[3:0] [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3276:
      Old ports: A=$techmap\lm32_cpu.$2\eid_x[3:0], B=4'0100, Y=\lm32_cpu.eid_x
      New ports: A=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0], B=3'100, Y=\lm32_cpu.eid_x [2:0]
      New connections: \lm32_cpu.eid_x [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 19 changes.

21.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem[7]$4913 ($dff) from module top.
Removing $memory\mem[6]$4911 ($dff) from module top.
Removing $memory\mem[5]$4909 ($dff) from module top.
Removing $memory\mem[4]$4907 ($dff) from module top.
Removing $memory\mem[3]$4905 ($dff) from module top.
Removing $memory\mem[2]$4903 ($dff) from module top.
Removing $memory\mem[1]$4901 ($dff) from module top.
Removing $memory\mem[0]$4899 ($dff) from module top.
Replaced 8 DFF cells.

21.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 17 unused wires.

21.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.9. Rerunning OPT passes. (Maybe there is more to do..)

21.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$4926:
      Old ports: A=8'01000010, B=8'01100001, Y=$memory\mem$rdmux[0][1][0]$a$4921
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][1][0]$a$4921 [1:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$4921 [7:2] = { 2'01 $memory\mem$rdmux[0][1][0]$a$4921 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$4929:
      Old ports: A=8'01110011, B=8'01100101, Y=$memory\mem$rdmux[0][1][0]$b$4922
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][1][0]$b$4922 [2:1]
      New connections: { $memory\mem$rdmux[0][1][0]$b$4922 [7:3] $memory\mem$rdmux[0][1][0]$b$4922 [0] } = { 3'011 $memory\mem$rdmux[0][1][0]$b$4922 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$4932:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem$rdmux[0][1][1]$a$4924
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][1][1]$a$4924 [4] $memory\mem$rdmux[0][1][1]$a$4924 [2] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$4924 [7:5] $memory\mem$rdmux[0][1][1]$a$4924 [3] $memory\mem$rdmux[0][1][1]$a$4924 [1:0] } = { 2'01 $memory\mem$rdmux[0][1][1]$a$4924 [2] $memory\mem$rdmux[0][1][1]$a$4924 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][3]$4935:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\mem$rdmux[0][1][1]$b$4925
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][1][1]$b$4925 [0]
      New connections: $memory\mem$rdmux[0][1][1]$b$4925 [7:1] = { 1'0 $memory\mem$rdmux[0][1][1]$b$4925 [0] 4'0000 $memory\mem$rdmux[0][1][1]$b$4925 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$4920:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$4921, B=$memory\mem$rdmux[0][1][0]$b$4922, Y=$memory\mem$rdmux[0][0][0]$a$4918
      New ports: A={ 2'00 $memory\mem$rdmux[0][1][0]$a$4921 [1:0] }, B={ $memory\mem$rdmux[0][1][0]$b$4922 [1] $memory\mem$rdmux[0][1][0]$b$4922 [2:1] 1'1 }, Y={ $memory\mem$rdmux[0][0][0]$a$4918 [4] $memory\mem$rdmux[0][0][0]$a$4918 [2:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$a$4918 [7:5] $memory\mem$rdmux[0][0][0]$a$4918 [3] } = { 2'01 $memory\mem$rdmux[0][0][0]$a$4918 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$4923:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$4924, B=$memory\mem$rdmux[0][1][1]$b$4925, Y=$memory\mem$rdmux[0][0][0]$b$4919
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$4924 [4] $memory\mem$rdmux[0][1][1]$a$4924 [2] 1'1 }, B={ 2'00 $memory\mem$rdmux[0][1][1]$b$4925 [0] }, Y={ $memory\mem$rdmux[0][0][0]$b$4919 [4] $memory\mem$rdmux[0][0][0]$b$4919 [2] $memory\mem$rdmux[0][0][0]$b$4919 [0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$4919 [7:5] $memory\mem$rdmux[0][0][0]$b$4919 [3] $memory\mem$rdmux[0][0][0]$b$4919 [1] } = { 1'0 $memory\mem$rdmux[0][0][0]$b$4919 [0] $memory\mem$rdmux[0][0][0]$b$4919 [2] $memory\mem$rdmux[0][0][0]$b$4919 [2] $memory\mem$rdmux[0][0][0]$b$4919 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][0][0]$4917:
      Old ports: A=$memory\mem$rdmux[0][0][0]$a$4918, B=$memory\mem$rdmux[0][0][0]$b$4919, Y=\csrbankarray_dat_r
      New ports: A={ 1'1 $memory\mem$rdmux[0][0][0]$a$4918 [0] $memory\mem$rdmux[0][0][0]$a$4918 [4] 1'0 $memory\mem$rdmux[0][0][0]$a$4918 [2:0] }, B={ $memory\mem$rdmux[0][0][0]$b$4919 [0] $memory\mem$rdmux[0][0][0]$b$4919 [2] $memory\mem$rdmux[0][0][0]$b$4919 [4] $memory\mem$rdmux[0][0][0]$b$4919 [2] $memory\mem$rdmux[0][0][0]$b$4919 [2] $memory\mem$rdmux[0][0][0]$b$4919 [0] $memory\mem$rdmux[0][0][0]$b$4919 [0] }, Y=\csrbankarray_dat_r [6:0]
      New connections: \csrbankarray_dat_r [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2819:
      Old ports: A=8'00000000, B=\csrbankarray_dat_r, Y=\csrbankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csrbankarray_dat_r [6:0], Y=\csrbankarray_sram_bus_dat_r [6:0]
      New connections: \csrbankarray_sram_bus_dat_r [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

21.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

21.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.16. Rerunning OPT passes. (Maybe there is more to do..)

21.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.23. Finished OPT passes. (There is nothing left to do.)

21.30. Executing ICE40_WRAPCARRY pass (wrap carries).

21.31. Executing TECHMAP pass (map to technology primitives).

21.31.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

21.31.2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

21.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper maccmap for cells of type $macc.
  add \lm32_cpu.operand_0_x (32 bits, unsigned)
  sub $auto$wreduce.cc:460:run$4400 [0] (1 bits, unsigned)
  sub \lm32_cpu.operand_1_x (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$ea5aff2679b095cc47fcc46485d6169777684ec6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=33 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.

21.32. Executing ICE40_OPT pass (performing simple optimizations).

21.32.1. Running ICE40 specific optimizations.

21.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 808 cells.

21.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$12162 ($_DFF_P_) from module top.
Removing $auto$simplemap.cc:420:simplemap_dff$8613 ($_DFF_P_) from module top.
Replaced 2 DFF cells.

21.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 718 unused cells and 2093 unused wires.

21.32.6. Rerunning OPT passes. (Removed registers in this run.)

21.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4408.slice[0].carry: CO=\ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4411.slice[0].carry: CO=\uart_phy_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4414.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4417.slice[0].carry: CO=\uart_phy_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4420.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4423.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4426.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4429.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4432.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4435.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4438.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4444.slice[0].carry: CO=\spiflash_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4447.slice[0].carry: CO=\crg_reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4450.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4453.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4456.slice[0].carry: CO=\timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4459.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4465.slice[0].carry: CO=\lm32_cpu.cc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4468.slice[0].carry: CO=\lm32_cpu.mc_arithmetic.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4471.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4474.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4474.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4477.slice[0].carry: CO=\lm32_cpu.instruction_unit.pc_f [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4486.slice[0].carry: CO=\lm32_cpu.instruction_unit.icache.flush_set [0]

21.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.

21.32.12. Rerunning OPT passes. (Removed registers in this run.)

21.32.13. Running ICE40 specific optimizations.

21.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.32.18. Finished OPT passes. (There is nothing left to do.)

21.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

21.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10922 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [0] -> \lm32_cpu.interrupt_unit.im [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10923 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [1] -> \lm32_cpu.interrupt_unit.im [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10924 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [2] -> \lm32_cpu.interrupt_unit.im [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10925 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [3] -> \lm32_cpu.interrupt_unit.im [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10926 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [4] -> \lm32_cpu.interrupt_unit.im [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10927 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [5] -> \lm32_cpu.interrupt_unit.im [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10928 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [6] -> \lm32_cpu.interrupt_unit.im [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10929 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [7] -> \lm32_cpu.interrupt_unit.im [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10930 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [8] -> \lm32_cpu.interrupt_unit.im [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10931 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [9] -> \lm32_cpu.interrupt_unit.im [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10932 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [10] -> \lm32_cpu.interrupt_unit.im [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10933 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [11] -> \lm32_cpu.interrupt_unit.im [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10934 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [12] -> \lm32_cpu.interrupt_unit.im [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10935 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [13] -> \lm32_cpu.interrupt_unit.im [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10936 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [14] -> \lm32_cpu.interrupt_unit.im [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10937 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [15] -> \lm32_cpu.interrupt_unit.im [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10938 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [16] -> \lm32_cpu.interrupt_unit.im [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10939 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [17] -> \lm32_cpu.interrupt_unit.im [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10940 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [18] -> \lm32_cpu.interrupt_unit.im [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10941 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [19] -> \lm32_cpu.interrupt_unit.im [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10942 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [20] -> \lm32_cpu.interrupt_unit.im [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10943 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [21] -> \lm32_cpu.interrupt_unit.im [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10944 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [22] -> \lm32_cpu.interrupt_unit.im [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10945 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [23] -> \lm32_cpu.interrupt_unit.im [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10946 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [24] -> \lm32_cpu.interrupt_unit.im [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10947 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [25] -> \lm32_cpu.interrupt_unit.im [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10948 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [26] -> \lm32_cpu.interrupt_unit.im [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10949 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [27] -> \lm32_cpu.interrupt_unit.im [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10950 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [28] -> \lm32_cpu.interrupt_unit.im [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10951 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [29] -> \lm32_cpu.interrupt_unit.im [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10952 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [30] -> \lm32_cpu.interrupt_unit.im [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10953 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [31] -> \lm32_cpu.interrupt_unit.im [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10954 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\eie[0:0] -> \lm32_cpu.interrupt_unit.eie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10955 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\ie[0:0] -> \lm32_cpu.interrupt_unit.ie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11179 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [0] -> \lm32_cpu.instruction_unit.pc_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11180 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [1] -> \lm32_cpu.instruction_unit.pc_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11181 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [2] -> \lm32_cpu.instruction_unit.pc_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11182 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [3] -> \lm32_cpu.instruction_unit.pc_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11183 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [4] -> \lm32_cpu.instruction_unit.pc_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11184 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [5] -> \lm32_cpu.instruction_unit.pc_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11185 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [6] -> \lm32_cpu.instruction_unit.pc_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11186 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [7] -> \lm32_cpu.instruction_unit.pc_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11187 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [8] -> \lm32_cpu.instruction_unit.pc_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11188 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [9] -> \lm32_cpu.instruction_unit.pc_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11189 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [10] -> \lm32_cpu.instruction_unit.pc_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11190 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [11] -> \lm32_cpu.instruction_unit.pc_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11191 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [12] -> \lm32_cpu.instruction_unit.pc_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11192 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [13] -> \lm32_cpu.instruction_unit.pc_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11193 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [14] -> \lm32_cpu.instruction_unit.pc_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11194 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [15] -> \lm32_cpu.instruction_unit.pc_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11195 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [16] -> \lm32_cpu.instruction_unit.pc_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11196 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [17] -> \lm32_cpu.instruction_unit.pc_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11197 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [18] -> \lm32_cpu.instruction_unit.pc_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11198 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [19] -> \lm32_cpu.instruction_unit.pc_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11199 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [20] -> \lm32_cpu.instruction_unit.pc_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11200 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [21] -> \lm32_cpu.instruction_unit.pc_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11201 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [22] -> \lm32_cpu.instruction_unit.pc_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11202 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [23] -> \lm32_cpu.instruction_unit.pc_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11203 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [24] -> \lm32_cpu.instruction_unit.pc_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11204 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [25] -> \lm32_cpu.instruction_unit.pc_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11205 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [26] -> \lm32_cpu.instruction_unit.pc_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11206 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [27] -> \lm32_cpu.instruction_unit.pc_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11207 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [28] -> \lm32_cpu.instruction_unit.pc_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11208 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [29] -> \lm32_cpu.instruction_unit.pc_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11209 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [0] -> \lm32_cpu.instruction_unit.pc_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11210 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [1] -> \lm32_cpu.instruction_unit.pc_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11211 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [2] -> \lm32_cpu.instruction_unit.pc_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11212 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [3] -> \lm32_cpu.instruction_unit.pc_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11213 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [4] -> \lm32_cpu.instruction_unit.pc_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11214 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [5] -> \lm32_cpu.instruction_unit.pc_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11215 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [6] -> \lm32_cpu.instruction_unit.pc_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11216 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [7] -> \lm32_cpu.instruction_unit.pc_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11217 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [8] -> \lm32_cpu.instruction_unit.pc_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11218 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [9] -> \lm32_cpu.instruction_unit.pc_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11219 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [10] -> \lm32_cpu.instruction_unit.pc_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11220 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [11] -> \lm32_cpu.instruction_unit.pc_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11221 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [12] -> \lm32_cpu.instruction_unit.pc_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11222 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [13] -> \lm32_cpu.instruction_unit.pc_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11223 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [14] -> \lm32_cpu.instruction_unit.pc_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11224 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [15] -> \lm32_cpu.instruction_unit.pc_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11225 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [16] -> \lm32_cpu.instruction_unit.pc_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11226 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [17] -> \lm32_cpu.instruction_unit.pc_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11227 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [18] -> \lm32_cpu.instruction_unit.pc_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11228 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [19] -> \lm32_cpu.instruction_unit.pc_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11229 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [20] -> \lm32_cpu.instruction_unit.pc_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11230 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [21] -> \lm32_cpu.instruction_unit.pc_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11231 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [22] -> \lm32_cpu.instruction_unit.pc_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11232 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [23] -> \lm32_cpu.instruction_unit.pc_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11233 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [24] -> \lm32_cpu.instruction_unit.pc_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11234 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [25] -> \lm32_cpu.instruction_unit.pc_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11235 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [26] -> \lm32_cpu.instruction_unit.pc_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11236 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [27] -> \lm32_cpu.instruction_unit.pc_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11237 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [28] -> \lm32_cpu.instruction_unit.pc_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11238 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [29] -> \lm32_cpu.instruction_unit.pc_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11239 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [0] -> \lm32_cpu.instruction_unit.pc_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11240 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [1] -> \lm32_cpu.instruction_unit.pc_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11241 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [2] -> \lm32_cpu.instruction_unit.pc_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11242 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [3] -> \lm32_cpu.instruction_unit.pc_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11243 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [4] -> \lm32_cpu.instruction_unit.pc_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11244 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [5] -> \lm32_cpu.instruction_unit.pc_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11245 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [6] -> \lm32_cpu.instruction_unit.pc_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11246 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [7] -> \lm32_cpu.instruction_unit.pc_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11247 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [8] -> \lm32_cpu.instruction_unit.pc_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11248 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [9] -> \lm32_cpu.instruction_unit.pc_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11249 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [10] -> \lm32_cpu.instruction_unit.pc_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11250 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [11] -> \lm32_cpu.instruction_unit.pc_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11251 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [12] -> \lm32_cpu.instruction_unit.pc_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11252 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [13] -> \lm32_cpu.instruction_unit.pc_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11253 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [14] -> \lm32_cpu.instruction_unit.pc_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11254 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [15] -> \lm32_cpu.instruction_unit.pc_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11255 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [16] -> \lm32_cpu.instruction_unit.pc_d [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11256 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [17] -> \lm32_cpu.instruction_unit.pc_d [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11257 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [18] -> \lm32_cpu.instruction_unit.pc_d [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11258 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [19] -> \lm32_cpu.instruction_unit.pc_d [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11259 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [20] -> \lm32_cpu.instruction_unit.pc_d [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11260 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [21] -> \lm32_cpu.instruction_unit.pc_d [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11261 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [22] -> \lm32_cpu.instruction_unit.pc_d [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11262 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [23] -> \lm32_cpu.instruction_unit.pc_d [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11263 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [24] -> \lm32_cpu.instruction_unit.pc_d [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11264 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [25] -> \lm32_cpu.instruction_unit.pc_d [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11265 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [26] -> \lm32_cpu.instruction_unit.pc_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11266 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [27] -> \lm32_cpu.instruction_unit.pc_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11267 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [28] -> \lm32_cpu.instruction_unit.pc_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11268 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [29] -> \lm32_cpu.instruction_unit.pc_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11269 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [0] -> \lm32_cpu.instruction_unit.pc_f [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11270 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [1] -> \lm32_cpu.instruction_unit.pc_f [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11271 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [2] -> \lm32_cpu.instruction_unit.pc_f [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11272 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [3] -> \lm32_cpu.instruction_unit.pc_f [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11273 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [4] -> \lm32_cpu.instruction_unit.pc_f [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11274 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [5] -> \lm32_cpu.instruction_unit.pc_f [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11275 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [6] -> \lm32_cpu.instruction_unit.pc_f [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11276 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [7] -> \lm32_cpu.instruction_unit.pc_f [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11277 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [8] -> \lm32_cpu.instruction_unit.pc_f [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11278 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [9] -> \lm32_cpu.instruction_unit.pc_f [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11279 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [10] -> \lm32_cpu.instruction_unit.pc_f [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11280 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [11] -> \lm32_cpu.instruction_unit.pc_f [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11281 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [12] -> \lm32_cpu.instruction_unit.pc_f [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11282 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [13] -> \lm32_cpu.instruction_unit.pc_f [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11283 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [14] -> \lm32_cpu.instruction_unit.pc_f [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11284 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [15] -> \lm32_cpu.instruction_unit.pc_f [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11285 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [16] -> \lm32_cpu.instruction_unit.pc_f [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11286 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [17] -> \lm32_cpu.instruction_unit.pc_f [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11287 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [18] -> \lm32_cpu.instruction_unit.pc_f [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11288 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [19] -> \lm32_cpu.instruction_unit.pc_f [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11289 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [20] -> \lm32_cpu.instruction_unit.pc_f [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11290 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [21] -> \lm32_cpu.instruction_unit.pc_f [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11291 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [22] -> \lm32_cpu.instruction_unit.pc_f [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11292 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [23] -> \lm32_cpu.instruction_unit.pc_f [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11293 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [24] -> \lm32_cpu.instruction_unit.pc_f [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11294 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [25] -> \lm32_cpu.instruction_unit.pc_f [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11295 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [26] -> \lm32_cpu.instruction_unit.pc_f [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11296 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [27] -> \lm32_cpu.instruction_unit.pc_f [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11297 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [28] -> \lm32_cpu.instruction_unit.pc_f [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11298 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [29] -> \lm32_cpu.instruction_unit.pc_f [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11299 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [0] -> \lm32_cpu.instruction_unit.restart_address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11300 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [1] -> \lm32_cpu.instruction_unit.restart_address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11301 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [2] -> \lm32_cpu.instruction_unit.restart_address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11302 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [3] -> \lm32_cpu.instruction_unit.restart_address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11303 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [4] -> \lm32_cpu.instruction_unit.restart_address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11304 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [5] -> \lm32_cpu.instruction_unit.restart_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11305 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [6] -> \lm32_cpu.instruction_unit.restart_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11306 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [7] -> \lm32_cpu.instruction_unit.restart_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11307 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [8] -> \lm32_cpu.instruction_unit.restart_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11308 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [9] -> \lm32_cpu.instruction_unit.restart_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11309 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [10] -> \lm32_cpu.instruction_unit.restart_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11310 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [11] -> \lm32_cpu.instruction_unit.restart_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11311 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [12] -> \lm32_cpu.instruction_unit.restart_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11312 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [13] -> \lm32_cpu.instruction_unit.restart_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11313 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [14] -> \lm32_cpu.instruction_unit.restart_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11314 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [15] -> \lm32_cpu.instruction_unit.restart_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11315 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [16] -> \lm32_cpu.instruction_unit.restart_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11316 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [17] -> \lm32_cpu.instruction_unit.restart_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11317 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [18] -> \lm32_cpu.instruction_unit.restart_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11318 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [19] -> \lm32_cpu.instruction_unit.restart_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11319 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [20] -> \lm32_cpu.instruction_unit.restart_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11320 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [21] -> \lm32_cpu.instruction_unit.restart_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11321 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [22] -> \lm32_cpu.instruction_unit.restart_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11322 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [23] -> \lm32_cpu.instruction_unit.restart_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11323 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [24] -> \lm32_cpu.instruction_unit.restart_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11324 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [25] -> \lm32_cpu.instruction_unit.restart_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11325 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [26] -> \lm32_cpu.instruction_unit.restart_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11326 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [27] -> \lm32_cpu.instruction_unit.restart_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11327 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [28] -> \lm32_cpu.instruction_unit.restart_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11328 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [29] -> \lm32_cpu.instruction_unit.restart_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11329 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_f[0:0] -> \lm32_cpu.instruction_unit.bus_error_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11330 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [0] -> \lm32_cpu.instruction_unit.icache_refill_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11331 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [1] -> \lm32_cpu.instruction_unit.icache_refill_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11332 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [2] -> \lm32_cpu.instruction_unit.icache_refill_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11333 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [3] -> \lm32_cpu.instruction_unit.icache_refill_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11334 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [4] -> \lm32_cpu.instruction_unit.icache_refill_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11335 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [5] -> \lm32_cpu.instruction_unit.icache_refill_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11336 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [6] -> \lm32_cpu.instruction_unit.icache_refill_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11337 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [7] -> \lm32_cpu.instruction_unit.icache_refill_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11338 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [8] -> \lm32_cpu.instruction_unit.icache_refill_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11339 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [9] -> \lm32_cpu.instruction_unit.icache_refill_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11340 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [10] -> \lm32_cpu.instruction_unit.icache_refill_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11341 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [11] -> \lm32_cpu.instruction_unit.icache_refill_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11342 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [12] -> \lm32_cpu.instruction_unit.icache_refill_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11343 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [13] -> \lm32_cpu.instruction_unit.icache_refill_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11344 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [14] -> \lm32_cpu.instruction_unit.icache_refill_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11345 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [15] -> \lm32_cpu.instruction_unit.icache_refill_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11346 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [16] -> \lm32_cpu.instruction_unit.icache_refill_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11347 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [17] -> \lm32_cpu.instruction_unit.icache_refill_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11348 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [18] -> \lm32_cpu.instruction_unit.icache_refill_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11349 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [19] -> \lm32_cpu.instruction_unit.icache_refill_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11350 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [20] -> \lm32_cpu.instruction_unit.icache_refill_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11351 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [21] -> \lm32_cpu.instruction_unit.icache_refill_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11352 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [22] -> \lm32_cpu.instruction_unit.icache_refill_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11353 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [23] -> \lm32_cpu.instruction_unit.icache_refill_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11354 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [24] -> \lm32_cpu.instruction_unit.icache_refill_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11355 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [25] -> \lm32_cpu.instruction_unit.icache_refill_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11356 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [26] -> \lm32_cpu.instruction_unit.icache_refill_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11357 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [27] -> \lm32_cpu.instruction_unit.icache_refill_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11358 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [28] -> \lm32_cpu.instruction_unit.icache_refill_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11359 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [29] -> \lm32_cpu.instruction_unit.icache_refill_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11360 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [30] -> \lm32_cpu.instruction_unit.icache_refill_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11361 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [31] -> \lm32_cpu.instruction_unit.icache_refill_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11363 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_stb_o[0:0] -> \lm32_cpu.instruction_unit.i_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11367 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [2] -> \lm32_cpu.instruction_unit.i_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11368 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [3] -> \lm32_cpu.instruction_unit.i_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11369 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [4] -> \lm32_cpu.instruction_unit.i_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11370 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [5] -> \lm32_cpu.instruction_unit.i_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11371 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [6] -> \lm32_cpu.instruction_unit.i_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11372 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [7] -> \lm32_cpu.instruction_unit.i_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11373 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [8] -> \lm32_cpu.instruction_unit.i_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11374 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [9] -> \lm32_cpu.instruction_unit.i_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11375 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [10] -> \lm32_cpu.instruction_unit.i_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11376 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [11] -> \lm32_cpu.instruction_unit.i_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11377 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [12] -> \lm32_cpu.instruction_unit.i_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11378 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [13] -> \lm32_cpu.instruction_unit.i_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11379 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [14] -> \lm32_cpu.instruction_unit.i_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11380 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [15] -> \lm32_cpu.instruction_unit.i_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11381 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [16] -> \lm32_cpu.instruction_unit.i_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11382 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [17] -> \lm32_cpu.instruction_unit.i_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11383 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [18] -> \lm32_cpu.instruction_unit.i_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11384 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [19] -> \lm32_cpu.instruction_unit.i_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11385 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [20] -> \lm32_cpu.instruction_unit.i_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11386 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [21] -> \lm32_cpu.instruction_unit.i_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11387 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [22] -> \lm32_cpu.instruction_unit.i_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11388 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [23] -> \lm32_cpu.instruction_unit.i_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11389 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [24] -> \lm32_cpu.instruction_unit.i_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11390 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [25] -> \lm32_cpu.instruction_unit.i_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11391 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [26] -> \lm32_cpu.instruction_unit.i_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11392 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [27] -> \lm32_cpu.instruction_unit.i_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11393 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [28] -> \lm32_cpu.instruction_unit.i_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11394 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [29] -> \lm32_cpu.instruction_unit.i_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11395 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [30] -> \lm32_cpu.instruction_unit.i_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11397 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [0] -> \lm32_cpu.instruction_unit.instruction_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11398 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [1] -> \lm32_cpu.instruction_unit.instruction_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11399 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [2] -> \lm32_cpu.instruction_unit.instruction_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11400 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [3] -> \lm32_cpu.instruction_unit.instruction_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11401 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [4] -> \lm32_cpu.instruction_unit.instruction_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11402 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [5] -> \lm32_cpu.instruction_unit.instruction_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11403 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [6] -> \lm32_cpu.instruction_unit.instruction_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11404 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [7] -> \lm32_cpu.instruction_unit.instruction_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11405 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [8] -> \lm32_cpu.instruction_unit.instruction_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11406 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [9] -> \lm32_cpu.instruction_unit.instruction_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11407 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [10] -> \lm32_cpu.instruction_unit.instruction_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11408 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [11] -> \lm32_cpu.instruction_unit.instruction_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11409 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [12] -> \lm32_cpu.instruction_unit.instruction_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11410 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [13] -> \lm32_cpu.instruction_unit.instruction_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11411 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [14] -> \lm32_cpu.instruction_unit.instruction_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11412 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [15] -> \lm32_cpu.instruction_unit.instruction_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11423 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [26] -> \lm32_cpu.instruction_unit.instruction_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11424 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [27] -> \lm32_cpu.instruction_unit.instruction_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11425 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [28] -> \lm32_cpu.instruction_unit.instruction_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11426 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [29] -> \lm32_cpu.instruction_unit.instruction_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11427 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [30] -> \lm32_cpu.instruction_unit.instruction_d [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11428 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [31] -> \lm32_cpu.instruction_unit.instruction_d [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11429 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_d[0:0] -> \lm32_cpu.instruction_unit.bus_error_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13296 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [0] -> \lm32_cpu.mc_arithmetic.cycles [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13297 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [1] -> \lm32_cpu.mc_arithmetic.cycles [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13298 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [2] -> \lm32_cpu.mc_arithmetic.cycles [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13299 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [3] -> \lm32_cpu.mc_arithmetic.cycles [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13300 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [4] -> \lm32_cpu.mc_arithmetic.cycles [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13301 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [5] -> \lm32_cpu.mc_arithmetic.cycles [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13302 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [0] -> \lm32_cpu.mc_arithmetic.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13303 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [1] -> \lm32_cpu.mc_arithmetic.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13304 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [2] -> \lm32_cpu.mc_arithmetic.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13305 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [0] -> \lm32_cpu.mc_arithmetic.b [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13306 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [1] -> \lm32_cpu.mc_arithmetic.b [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13307 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [2] -> \lm32_cpu.mc_arithmetic.b [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13308 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [3] -> \lm32_cpu.mc_arithmetic.b [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13309 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [4] -> \lm32_cpu.mc_arithmetic.b [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13310 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [5] -> \lm32_cpu.mc_arithmetic.b [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13311 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [6] -> \lm32_cpu.mc_arithmetic.b [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13312 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [7] -> \lm32_cpu.mc_arithmetic.b [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13313 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [8] -> \lm32_cpu.mc_arithmetic.b [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13314 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [9] -> \lm32_cpu.mc_arithmetic.b [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13315 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [10] -> \lm32_cpu.mc_arithmetic.b [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13316 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [11] -> \lm32_cpu.mc_arithmetic.b [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13317 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [12] -> \lm32_cpu.mc_arithmetic.b [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13318 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [13] -> \lm32_cpu.mc_arithmetic.b [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13319 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [14] -> \lm32_cpu.mc_arithmetic.b [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13320 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [15] -> \lm32_cpu.mc_arithmetic.b [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13321 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [16] -> \lm32_cpu.mc_arithmetic.b [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13322 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [17] -> \lm32_cpu.mc_arithmetic.b [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13323 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [18] -> \lm32_cpu.mc_arithmetic.b [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13324 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [19] -> \lm32_cpu.mc_arithmetic.b [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13325 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [20] -> \lm32_cpu.mc_arithmetic.b [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13326 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [21] -> \lm32_cpu.mc_arithmetic.b [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13327 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [22] -> \lm32_cpu.mc_arithmetic.b [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13328 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [23] -> \lm32_cpu.mc_arithmetic.b [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13329 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [24] -> \lm32_cpu.mc_arithmetic.b [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13330 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [25] -> \lm32_cpu.mc_arithmetic.b [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13331 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [26] -> \lm32_cpu.mc_arithmetic.b [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13332 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [27] -> \lm32_cpu.mc_arithmetic.b [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13333 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [28] -> \lm32_cpu.mc_arithmetic.b [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13334 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [29] -> \lm32_cpu.mc_arithmetic.b [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13335 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [30] -> \lm32_cpu.mc_arithmetic.b [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13336 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [31] -> \lm32_cpu.mc_arithmetic.b [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13337 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [0] -> \lm32_cpu.mc_arithmetic.a [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13338 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [1] -> \lm32_cpu.mc_arithmetic.a [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13339 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [2] -> \lm32_cpu.mc_arithmetic.a [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13340 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [3] -> \lm32_cpu.mc_arithmetic.a [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13341 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [4] -> \lm32_cpu.mc_arithmetic.a [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13342 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [5] -> \lm32_cpu.mc_arithmetic.a [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13343 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [6] -> \lm32_cpu.mc_arithmetic.a [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13344 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [7] -> \lm32_cpu.mc_arithmetic.a [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13345 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [8] -> \lm32_cpu.mc_arithmetic.a [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13346 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [9] -> \lm32_cpu.mc_arithmetic.a [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13347 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [10] -> \lm32_cpu.mc_arithmetic.a [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13348 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [11] -> \lm32_cpu.mc_arithmetic.a [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13349 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [12] -> \lm32_cpu.mc_arithmetic.a [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13350 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [13] -> \lm32_cpu.mc_arithmetic.a [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13351 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [14] -> \lm32_cpu.mc_arithmetic.a [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13352 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [15] -> \lm32_cpu.mc_arithmetic.a [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13353 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [16] -> \lm32_cpu.mc_arithmetic.a [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13354 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [17] -> \lm32_cpu.mc_arithmetic.a [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13355 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [18] -> \lm32_cpu.mc_arithmetic.a [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13356 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [19] -> \lm32_cpu.mc_arithmetic.a [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13357 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [20] -> \lm32_cpu.mc_arithmetic.a [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13358 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [21] -> \lm32_cpu.mc_arithmetic.a [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13359 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [22] -> \lm32_cpu.mc_arithmetic.a [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13360 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [23] -> \lm32_cpu.mc_arithmetic.a [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13361 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [24] -> \lm32_cpu.mc_arithmetic.a [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13362 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [25] -> \lm32_cpu.mc_arithmetic.a [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13363 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [26] -> \lm32_cpu.mc_arithmetic.a [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13364 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [27] -> \lm32_cpu.mc_arithmetic.a [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13365 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [28] -> \lm32_cpu.mc_arithmetic.a [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13366 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [29] -> \lm32_cpu.mc_arithmetic.a [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13367 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [30] -> \lm32_cpu.mc_arithmetic.a [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13368 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [31] -> \lm32_cpu.mc_arithmetic.a [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13369 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [0] -> \lm32_cpu.mc_arithmetic.p [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13370 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [1] -> \lm32_cpu.mc_arithmetic.p [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13371 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [2] -> \lm32_cpu.mc_arithmetic.p [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13372 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [3] -> \lm32_cpu.mc_arithmetic.p [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13373 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [4] -> \lm32_cpu.mc_arithmetic.p [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13374 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [5] -> \lm32_cpu.mc_arithmetic.p [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13375 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [6] -> \lm32_cpu.mc_arithmetic.p [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13376 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [7] -> \lm32_cpu.mc_arithmetic.p [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13377 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [8] -> \lm32_cpu.mc_arithmetic.p [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13378 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [9] -> \lm32_cpu.mc_arithmetic.p [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13379 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [10] -> \lm32_cpu.mc_arithmetic.p [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13380 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [11] -> \lm32_cpu.mc_arithmetic.p [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13381 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [12] -> \lm32_cpu.mc_arithmetic.p [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13382 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [13] -> \lm32_cpu.mc_arithmetic.p [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13383 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [14] -> \lm32_cpu.mc_arithmetic.p [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13384 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [15] -> \lm32_cpu.mc_arithmetic.p [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13385 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [16] -> \lm32_cpu.mc_arithmetic.p [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13386 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [17] -> \lm32_cpu.mc_arithmetic.p [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13387 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [18] -> \lm32_cpu.mc_arithmetic.p [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13388 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [19] -> \lm32_cpu.mc_arithmetic.p [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13389 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [20] -> \lm32_cpu.mc_arithmetic.p [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13390 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [21] -> \lm32_cpu.mc_arithmetic.p [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13391 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [22] -> \lm32_cpu.mc_arithmetic.p [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13392 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [23] -> \lm32_cpu.mc_arithmetic.p [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13393 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [24] -> \lm32_cpu.mc_arithmetic.p [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13394 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [25] -> \lm32_cpu.mc_arithmetic.p [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13395 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [26] -> \lm32_cpu.mc_arithmetic.p [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13396 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [27] -> \lm32_cpu.mc_arithmetic.p [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13397 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [28] -> \lm32_cpu.mc_arithmetic.p [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13398 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [29] -> \lm32_cpu.mc_arithmetic.p [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13399 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [30] -> \lm32_cpu.mc_arithmetic.p [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13400 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [31] -> \lm32_cpu.mc_arithmetic.p [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13401 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [0] -> \lm32_cpu.mc_arithmetic.result_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13402 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [1] -> \lm32_cpu.mc_arithmetic.result_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13403 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [2] -> \lm32_cpu.mc_arithmetic.result_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13404 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [3] -> \lm32_cpu.mc_arithmetic.result_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13405 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [4] -> \lm32_cpu.mc_arithmetic.result_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13406 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [5] -> \lm32_cpu.mc_arithmetic.result_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13407 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [6] -> \lm32_cpu.mc_arithmetic.result_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13408 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [7] -> \lm32_cpu.mc_arithmetic.result_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13409 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [8] -> \lm32_cpu.mc_arithmetic.result_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13410 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [9] -> \lm32_cpu.mc_arithmetic.result_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13411 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [10] -> \lm32_cpu.mc_arithmetic.result_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13412 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [11] -> \lm32_cpu.mc_arithmetic.result_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13413 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [12] -> \lm32_cpu.mc_arithmetic.result_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13414 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [13] -> \lm32_cpu.mc_arithmetic.result_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13415 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [14] -> \lm32_cpu.mc_arithmetic.result_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13416 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [15] -> \lm32_cpu.mc_arithmetic.result_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13417 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [16] -> \lm32_cpu.mc_arithmetic.result_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13418 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [17] -> \lm32_cpu.mc_arithmetic.result_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13419 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [18] -> \lm32_cpu.mc_arithmetic.result_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13420 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [19] -> \lm32_cpu.mc_arithmetic.result_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13421 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [20] -> \lm32_cpu.mc_arithmetic.result_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13422 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [21] -> \lm32_cpu.mc_arithmetic.result_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13423 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [22] -> \lm32_cpu.mc_arithmetic.result_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13424 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [23] -> \lm32_cpu.mc_arithmetic.result_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13425 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [24] -> \lm32_cpu.mc_arithmetic.result_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13426 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [25] -> \lm32_cpu.mc_arithmetic.result_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13427 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [26] -> \lm32_cpu.mc_arithmetic.result_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13428 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [27] -> \lm32_cpu.mc_arithmetic.result_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13429 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [28] -> \lm32_cpu.mc_arithmetic.result_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13430 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [29] -> \lm32_cpu.mc_arithmetic.result_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13431 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [30] -> \lm32_cpu.mc_arithmetic.result_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13432 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [31] -> \lm32_cpu.mc_arithmetic.result_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13434 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\sign_extend_x[0:0] -> \lm32_cpu.mc_arithmetic.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14054 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_load_complete[0:0] -> \lm32_cpu.load_store_unit.wb_load_complete.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14055 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.wb_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14056 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.wb_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14057 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.wb_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14058 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.wb_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14059 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.wb_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14060 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.wb_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14061 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.wb_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14062 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.wb_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14063 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.wb_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14064 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.wb_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14065 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.wb_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14066 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.wb_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14067 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.wb_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14068 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.wb_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14069 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.wb_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14070 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.wb_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14071 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.wb_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14072 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.wb_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14073 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.wb_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14074 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.wb_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14075 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.wb_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14076 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.wb_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14077 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.wb_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14078 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.wb_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14079 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.wb_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14080 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.wb_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14081 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.wb_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14082 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.wb_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14083 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.wb_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14084 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.wb_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14085 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.wb_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14086 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.wb_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14087 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_we_o[0:0] -> \lm32_cpu.load_store_unit.d_we_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14088 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_stb_o[0:0] -> \lm32_cpu.load_store_unit.d_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14089 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [0] -> \lm32_cpu.load_store_unit.d_sel_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14090 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [1] -> \lm32_cpu.load_store_unit.d_sel_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14091 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [2] -> \lm32_cpu.load_store_unit.d_sel_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14092 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [3] -> \lm32_cpu.load_store_unit.d_sel_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14096 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14097 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14098 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14099 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14100 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14101 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14102 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14103 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14104 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14105 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14106 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14107 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14108 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14109 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14110 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14111 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14112 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14113 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14114 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14115 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14116 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14117 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14118 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14119 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14120 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14121 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14122 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14123 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14124 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14126 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [0] -> \lm32_cpu.load_store_unit.d_dat_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14127 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [1] -> \lm32_cpu.load_store_unit.d_dat_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14128 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_dat_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14129 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_dat_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14130 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_dat_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14131 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_dat_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14132 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_dat_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14133 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_dat_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14134 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_dat_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14135 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_dat_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14136 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_dat_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14137 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_dat_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14138 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_dat_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14139 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_dat_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14140 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_dat_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14141 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_dat_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14142 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_dat_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14143 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_dat_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14144 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_dat_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14145 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_dat_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14146 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_dat_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14147 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_dat_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14148 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_dat_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14149 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_dat_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14150 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_dat_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14151 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_dat_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14152 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_dat_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14153 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_dat_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14154 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_dat_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14155 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_dat_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14156 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_dat_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14157 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [31] -> \lm32_cpu.load_store_unit.d_dat_o [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14158 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\stall_wb_load[0:0] -> \lm32_cpu.load_store_unit.stall_wb_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14159 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_select_m[0:0] -> \lm32_cpu.load_store_unit.wb_select_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14160 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [0] -> \lm32_cpu.load_store_unit.byte_enable_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14161 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [1] -> \lm32_cpu.load_store_unit.byte_enable_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14162 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [2] -> \lm32_cpu.load_store_unit.byte_enable_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14163 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [3] -> \lm32_cpu.load_store_unit.byte_enable_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14164 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.store_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14165 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.store_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14166 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.store_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14167 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.store_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14168 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.store_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14169 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.store_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14170 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.store_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14171 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.store_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14172 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.store_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14173 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.store_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14174 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.store_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14175 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.store_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14176 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.store_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14177 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.store_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14178 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.store_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14179 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.store_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14180 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.store_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14181 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.store_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14182 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.store_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14183 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.store_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14184 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.store_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14185 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.store_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14186 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.store_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14187 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.store_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14188 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.store_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14189 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.store_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14190 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.store_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14191 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.store_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14192 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.store_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14193 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.store_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14194 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.store_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14195 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.store_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14196 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\sign_extend_m[0:0] -> \lm32_cpu.load_store_unit.sign_extend_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14197 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [0] -> \lm32_cpu.load_store_unit.size_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14198 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [1] -> \lm32_cpu.load_store_unit.size_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14968 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [0] -> \lm32_cpu.instruction_unit.icache.flush_set [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14969 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [1] -> \lm32_cpu.instruction_unit.icache.flush_set [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14970 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [2] -> \lm32_cpu.instruction_unit.icache.flush_set [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14971 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [3] -> \lm32_cpu.instruction_unit.icache.flush_set [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14972 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [4] -> \lm32_cpu.instruction_unit.icache.flush_set [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14973 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [5] -> \lm32_cpu.instruction_unit.icache.flush_set [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14974 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [6] -> \lm32_cpu.instruction_unit.icache.flush_set [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14975 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [0] -> \lm32_cpu.instruction_unit.icache.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14976 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [1] -> \lm32_cpu.instruction_unit.icache.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14977 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [2] -> \lm32_cpu.instruction_unit.icache.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14978 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [3] -> \lm32_cpu.instruction_unit.icache.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14979 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [0] -> \lm32_cpu.instruction_unit.icache.refill_address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14980 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [1] -> \lm32_cpu.instruction_unit.icache.refill_address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14981 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [2] -> \lm32_cpu.instruction_unit.icache.refill_address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14982 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [3] -> \lm32_cpu.instruction_unit.icache.refill_address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14983 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [4] -> \lm32_cpu.instruction_unit.icache.refill_address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14984 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [5] -> \lm32_cpu.instruction_unit.icache.refill_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14985 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [6] -> \lm32_cpu.instruction_unit.icache.refill_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14986 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [7] -> \lm32_cpu.instruction_unit.icache.refill_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14987 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [8] -> \lm32_cpu.instruction_unit.icache.refill_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14988 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [9] -> \lm32_cpu.instruction_unit.icache.refill_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14989 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [10] -> \lm32_cpu.instruction_unit.icache.refill_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14990 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [11] -> \lm32_cpu.instruction_unit.icache.refill_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14991 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [12] -> \lm32_cpu.instruction_unit.icache.refill_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14992 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [13] -> \lm32_cpu.instruction_unit.icache.refill_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14993 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [14] -> \lm32_cpu.instruction_unit.icache.refill_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14994 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [15] -> \lm32_cpu.instruction_unit.icache.refill_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14995 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [16] -> \lm32_cpu.instruction_unit.icache.refill_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14996 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [17] -> \lm32_cpu.instruction_unit.icache.refill_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14997 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [18] -> \lm32_cpu.instruction_unit.icache.refill_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14998 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [19] -> \lm32_cpu.instruction_unit.icache.refill_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14999 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [20] -> \lm32_cpu.instruction_unit.icache.refill_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15000 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [21] -> \lm32_cpu.instruction_unit.icache.refill_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15001 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [22] -> \lm32_cpu.instruction_unit.icache.refill_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15002 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [23] -> \lm32_cpu.instruction_unit.icache.refill_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15003 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [24] -> \lm32_cpu.instruction_unit.icache.refill_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15004 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [25] -> \lm32_cpu.instruction_unit.icache.refill_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15005 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [26] -> \lm32_cpu.instruction_unit.icache.refill_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15006 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [27] -> \lm32_cpu.instruction_unit.icache.refill_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15007 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [28] -> \lm32_cpu.instruction_unit.icache.refill_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15008 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [29] -> \lm32_cpu.instruction_unit.icache.refill_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15009 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\restart_request[0:0] -> \lm32_cpu.instruction_unit.icache.restart_request.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15010 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_offset[1:0] [0] -> \lm32_cpu.instruction_unit.icache.refill_offset [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15011 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_offset[1:0] [1] -> \lm32_cpu.instruction_unit.icache.refill_offset [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8144 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8145 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [0] -> \ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8146 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [1] -> \ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8147 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [2] -> \ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8148 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [3] -> \ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8149 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [4] -> \ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8150 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [5] -> \ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8151 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [6] -> \ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8152 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [7] -> \ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8153 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [8] -> \ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8154 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [9] -> \ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8155 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [10] -> \ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8156 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [11] -> \ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8157 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [12] -> \ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8158 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [13] -> \ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8159 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [14] -> \ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8160 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [15] -> \ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8161 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [16] -> \ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8162 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [17] -> \ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8163 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [18] -> \ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8164 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [19] -> \ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8165 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [20] -> \ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8166 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [21] -> \ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8167 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [22] -> \ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8168 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [23] -> \ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8169 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [24] -> \ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8170 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [25] -> \ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8171 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [26] -> \ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8172 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [27] -> \ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8173 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [28] -> \ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8174 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [29] -> \ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8175 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [30] -> \ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8176 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [31] -> \ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8177 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [0] -> \ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8178 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [1] -> \ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8179 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [2] -> \ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8180 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [3] -> \ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8181 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [4] -> \ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8182 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [5] -> \ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8183 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [6] -> \ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8184 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [7] -> \ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8185 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [8] -> \ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8186 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [9] -> \ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8187 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [10] -> \ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8188 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [11] -> \ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8189 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [12] -> \ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8190 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [13] -> \ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8191 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [14] -> \ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8192 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [15] -> \ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8193 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [16] -> \ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8194 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [17] -> \ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8195 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [18] -> \ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8196 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [19] -> \ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8197 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [20] -> \ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8198 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [21] -> \ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8199 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [22] -> \ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8200 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [23] -> \ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8201 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [24] -> \ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8202 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [25] -> \ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8203 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [26] -> \ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8204 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [27] -> \ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8205 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [28] -> \ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8206 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [29] -> \ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8207 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [30] -> \ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8208 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [31] -> \ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8209 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [0] -> \uart_phy_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8210 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [1] -> \uart_phy_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8211 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [2] -> \uart_phy_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8212 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [3] -> \uart_phy_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8213 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [4] -> \uart_phy_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8214 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [5] -> \uart_phy_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8215 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [6] -> \uart_phy_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8216 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [7] -> \uart_phy_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8217 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [8] -> \uart_phy_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8218 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [9] -> \uart_phy_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8219 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [10] -> \uart_phy_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8220 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [11] -> \uart_phy_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8221 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [12] -> \uart_phy_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8222 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [13] -> \uart_phy_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8223 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [14] -> \uart_phy_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8224 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [15] -> \uart_phy_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8225 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [16] -> \uart_phy_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8226 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [17] -> \uart_phy_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8227 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [18] -> \uart_phy_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8228 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [19] -> \uart_phy_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8229 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [20] -> \uart_phy_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8230 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [21] -> \uart_phy_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8231 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [22] -> \uart_phy_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8232 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [23] -> \uart_phy_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8233 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [24] -> \uart_phy_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8234 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [25] -> \uart_phy_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8235 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [26] -> \uart_phy_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8236 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [27] -> \uart_phy_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8237 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [28] -> \uart_phy_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8238 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [29] -> \uart_phy_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8239 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [30] -> \uart_phy_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8240 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [31] -> \uart_phy_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8275 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [0] -> \uart_phy_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8276 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [1] -> \uart_phy_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8277 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [2] -> \uart_phy_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8278 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [3] -> \uart_phy_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8279 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [4] -> \uart_phy_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8280 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [5] -> \uart_phy_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8281 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [6] -> \uart_phy_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8282 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [7] -> \uart_phy_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8283 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [0] -> \uart_phy_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8284 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [1] -> \uart_phy_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8285 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [2] -> \uart_phy_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8286 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [3] -> \uart_phy_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8287 to $_DFFE_PP_ for $0\uart_phy_tx_busy[0:0] -> \uart_phy_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8289 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [0] -> \uart_phy_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8290 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [1] -> \uart_phy_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8291 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [2] -> \uart_phy_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8292 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [3] -> \uart_phy_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8293 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [4] -> \uart_phy_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8294 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [5] -> \uart_phy_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8295 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [6] -> \uart_phy_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8296 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [7] -> \uart_phy_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8331 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [0] -> \uart_phy_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8332 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [1] -> \uart_phy_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8333 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [2] -> \uart_phy_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8334 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [3] -> \uart_phy_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8335 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [4] -> \uart_phy_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8336 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [5] -> \uart_phy_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8337 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [6] -> \uart_phy_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8338 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [7] -> \uart_phy_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8339 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [0] -> \uart_phy_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8340 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [1] -> \uart_phy_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8341 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [2] -> \uart_phy_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8342 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [3] -> \uart_phy_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8344 to $_DFFE_PP_ for $0\uart_tx_pending[0:0] -> \uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8346 to $_DFFE_PP_ for $0\uart_rx_pending[0:0] -> \uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8348 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [0] -> \uart_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8349 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [1] -> \uart_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8350 to $_DFFE_PP_ for $0\uart_tx_fifo_readable[0:0] -> \uart_tx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8351 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [0] -> \uart_tx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8352 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [1] -> \uart_tx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8353 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [2] -> \uart_tx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8354 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [3] -> \uart_tx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8355 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [4] -> \uart_tx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8356 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [0] -> \uart_tx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8357 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [1] -> \uart_tx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8358 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [2] -> \uart_tx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8359 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [3] -> \uart_tx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8360 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [0] -> \uart_tx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8361 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [1] -> \uart_tx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8362 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [2] -> \uart_tx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8363 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [3] -> \uart_tx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8364 to $_DFFE_PP_ for $0\uart_rx_fifo_readable[0:0] -> \uart_rx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8365 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [0] -> \uart_rx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8366 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [1] -> \uart_rx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8367 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [2] -> \uart_rx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8368 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [3] -> \uart_rx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8369 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [4] -> \uart_rx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8370 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [0] -> \uart_rx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8371 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [1] -> \uart_rx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8372 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [2] -> \uart_rx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8373 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [3] -> \uart_rx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8374 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [0] -> \uart_rx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8375 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [1] -> \uart_rx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8376 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [2] -> \uart_rx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8377 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [3] -> \uart_rx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8378 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [0] -> \timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8379 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [1] -> \timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8380 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [2] -> \timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8381 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [3] -> \timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8382 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [4] -> \timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8383 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [5] -> \timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8384 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [6] -> \timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8385 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [7] -> \timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8386 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [8] -> \timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8387 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [9] -> \timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8388 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [10] -> \timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8389 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [11] -> \timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8390 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [12] -> \timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8391 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [13] -> \timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8392 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [14] -> \timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8393 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [15] -> \timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8394 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [16] -> \timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8395 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [17] -> \timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8396 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [18] -> \timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8397 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [19] -> \timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8398 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [20] -> \timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8399 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [21] -> \timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8400 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [22] -> \timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8401 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [23] -> \timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8402 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [24] -> \timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8403 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [25] -> \timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8404 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [26] -> \timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8405 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [27] -> \timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8406 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [28] -> \timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8407 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [29] -> \timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8408 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [30] -> \timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8409 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [31] -> \timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8410 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [0] -> \timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8411 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [1] -> \timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8412 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [2] -> \timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8413 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [3] -> \timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8414 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [4] -> \timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8415 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [5] -> \timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8416 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [6] -> \timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8417 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [7] -> \timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8418 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [8] -> \timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8419 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [9] -> \timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8420 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [10] -> \timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8421 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [11] -> \timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8422 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [12] -> \timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8423 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [13] -> \timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8424 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [14] -> \timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8425 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [15] -> \timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8426 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [16] -> \timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8427 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [17] -> \timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8428 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [18] -> \timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8429 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [19] -> \timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8430 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [20] -> \timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8431 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [21] -> \timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8432 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [22] -> \timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8433 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [23] -> \timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8434 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [24] -> \timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8435 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [25] -> \timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8436 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [26] -> \timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8437 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [27] -> \timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8438 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [28] -> \timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8439 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [29] -> \timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8440 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [30] -> \timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8441 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [31] -> \timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8442 to $_DFFE_PP_ for $0\timer0_en_storage[0:0] -> \timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8443 to $_DFFE_PP_ for $0\timer0_update_value_storage[0:0] -> \timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8445 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [0] -> \timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8446 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [1] -> \timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8447 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [2] -> \timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8448 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [3] -> \timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8449 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [4] -> \timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8450 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [5] -> \timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8451 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [6] -> \timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8452 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [7] -> \timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8453 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [8] -> \timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8454 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [9] -> \timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8455 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [10] -> \timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8456 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [11] -> \timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8457 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [12] -> \timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8458 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [13] -> \timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8459 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [14] -> \timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8460 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [15] -> \timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8461 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [16] -> \timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8462 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [17] -> \timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8463 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [18] -> \timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8464 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [19] -> \timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8465 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [20] -> \timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8466 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [21] -> \timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8467 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [22] -> \timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8468 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [23] -> \timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8469 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [24] -> \timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8470 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [25] -> \timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8471 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [26] -> \timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8472 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [27] -> \timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8473 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [28] -> \timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8474 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [29] -> \timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8475 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [30] -> \timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8476 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [31] -> \timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8477 to $_DFFE_PP_ for $0\timer0_zero_pending[0:0] -> \timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8479 to $_DFFE_PP_ for $0\timer0_eventmanager_storage[0:0] -> \timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8512 to $_DFFE_PP_ for $0\cas_leds_storage[2:0] [0] -> \cas_leds_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8513 to $_DFFE_PP_ for $0\cas_leds_storage[2:0] [1] -> \cas_leds_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8514 to $_DFFE_PP_ for $0\cas_leds_storage[2:0] [2] -> \cas_leds_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8515 to $_DFFE_PP_ for $0\spiflash_bus_ack[0:0] -> \spiflash_bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8516 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [0] -> \spiflash_bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8517 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [1] -> \spiflash_bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8518 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [2] -> \spiflash_bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8519 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [3] -> \spiflash_bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8520 to $_DFFE_PP_ for $0\spiflash_bitbang_en_storage[0:0] -> \spiflash_bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8521 to $_DFFE_PP_ for $0\spiflash_cs_n1[0:0] -> \spiflash_cs_n1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8523 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [0] -> \spiflash_sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8524 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [1] -> \spiflash_sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8525 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [2] -> \spiflash_sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8526 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [3] -> \spiflash_sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8527 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [4] -> \spiflash_sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8528 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [5] -> \spiflash_sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8529 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [6] -> \spiflash_sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8530 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [7] -> \spiflash_sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8531 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [8] -> \spiflash_sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8532 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [9] -> \spiflash_sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8533 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [10] -> \spiflash_sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8534 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [11] -> \spiflash_sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8535 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [12] -> \spiflash_sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8536 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [13] -> \spiflash_sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8537 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [14] -> \spiflash_sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8538 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [15] -> \spiflash_sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8539 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [16] -> \spiflash_sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8540 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [17] -> \spiflash_sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8541 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [18] -> \spiflash_sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8542 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [19] -> \spiflash_sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8543 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [20] -> \spiflash_sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8544 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [21] -> \spiflash_sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8545 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [22] -> \spiflash_sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8546 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [23] -> \spiflash_sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8547 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [24] -> \spiflash_sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8548 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [25] -> \spiflash_sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8549 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [26] -> \spiflash_sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8550 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [27] -> \spiflash_sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8551 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [28] -> \spiflash_sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8552 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [29] -> \spiflash_sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8553 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [30] -> \spiflash_sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8554 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [31] -> \spiflash_sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8556 to $_DFFE_PP_ for $0\spiflash_miso1[0:0] -> \spiflash_miso1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8557 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [0] -> \spiflash_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8558 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [1] -> \spiflash_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8559 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [2] -> \spiflash_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8560 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [3] -> \spiflash_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8561 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [4] -> \spiflash_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8562 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [5] -> \spiflash_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8563 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [6] -> \spiflash_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8564 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [7] -> \spiflash_counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8570 to $_DFFE_PP_ for $0\count[19:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8571 to $_DFFE_PP_ for $0\count[19:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8572 to $_DFFE_PP_ for $0\count[19:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8573 to $_DFFE_PP_ for $0\count[19:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8574 to $_DFFE_PP_ for $0\count[19:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8575 to $_DFFE_PP_ for $0\count[19:0] [5] -> \count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8576 to $_DFFE_PP_ for $0\count[19:0] [6] -> \count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8577 to $_DFFE_PP_ for $0\count[19:0] [7] -> \count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8578 to $_DFFE_PP_ for $0\count[19:0] [8] -> \count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8579 to $_DFFE_PP_ for $0\count[19:0] [9] -> \count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8580 to $_DFFE_PP_ for $0\count[19:0] [10] -> \count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8581 to $_DFFE_PP_ for $0\count[19:0] [11] -> \count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8582 to $_DFFE_PP_ for $0\count[19:0] [12] -> \count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8583 to $_DFFE_PP_ for $0\count[19:0] [13] -> \count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8584 to $_DFFE_PP_ for $0\count[19:0] [14] -> \count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8585 to $_DFFE_PP_ for $0\count[19:0] [15] -> \count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8586 to $_DFFE_PP_ for $0\count[19:0] [16] -> \count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8587 to $_DFFE_PP_ for $0\count[19:0] [17] -> \count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8588 to $_DFFE_PP_ for $0\count[19:0] [18] -> \count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8589 to $_DFFE_PP_ for $0\count[19:0] [19] -> \count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8649 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [0] -> \crg_reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8650 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [1] -> \crg_reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8651 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [2] -> \crg_reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8652 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [3] -> \crg_reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8653 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [4] -> \crg_reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8654 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [5] -> \crg_reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8655 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [6] -> \crg_reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8656 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [7] -> \crg_reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8657 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [8] -> \crg_reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8658 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [9] -> \crg_reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8659 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [10] -> \crg_reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8660 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [11] -> \crg_reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8682 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [0] -> \lm32_cpu.eba [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8683 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [1] -> \lm32_cpu.eba [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8684 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [2] -> \lm32_cpu.eba [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8685 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [3] -> \lm32_cpu.eba [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8686 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [4] -> \lm32_cpu.eba [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8687 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [5] -> \lm32_cpu.eba [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8688 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [6] -> \lm32_cpu.eba [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8689 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [7] -> \lm32_cpu.eba [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8690 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [8] -> \lm32_cpu.eba [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8691 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [9] -> \lm32_cpu.eba [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8692 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [10] -> \lm32_cpu.eba [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8693 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [11] -> \lm32_cpu.eba [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8694 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [12] -> \lm32_cpu.eba [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8695 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [13] -> \lm32_cpu.eba [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8696 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [14] -> \lm32_cpu.eba [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8697 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [15] -> \lm32_cpu.eba [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8698 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [16] -> \lm32_cpu.eba [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8699 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [17] -> \lm32_cpu.eba [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8700 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [18] -> \lm32_cpu.eba [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8701 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [19] -> \lm32_cpu.eba [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8702 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [20] -> \lm32_cpu.eba [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8703 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [21] -> \lm32_cpu.eba [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8704 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [22] -> \lm32_cpu.eba [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8737 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_seen[0:0] -> \lm32_cpu.data_bus_error_seen.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8739 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_m[0:0] -> \lm32_cpu.valid_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8740 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_x[0:0] -> \lm32_cpu.valid_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8741 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_d[0:0] -> \lm32_cpu.valid_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8742 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_f[0:0] -> \lm32_cpu.valid_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8744 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\exception_m[0:0] -> \lm32_cpu.exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8745 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_met_m[0:0] -> \lm32_cpu.condition_met_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8746 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [0] -> \lm32_cpu.logic_op_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8747 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [1] -> \lm32_cpu.logic_op_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8748 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [2] -> \lm32_cpu.logic_op_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8749 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [3] -> \lm32_cpu.logic_op_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8750 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x_n[0:0] -> \lm32_cpu.adder_op_x_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8751 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x[0:0] -> \lm32_cpu.adder_op_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8784 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [0] -> \lm32_cpu.operand_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8785 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [1] -> \lm32_cpu.operand_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8786 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [2] -> \lm32_cpu.operand_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8787 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [3] -> \lm32_cpu.operand_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8788 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [4] -> \lm32_cpu.operand_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8789 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [5] -> \lm32_cpu.operand_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8790 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [6] -> \lm32_cpu.operand_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8791 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [7] -> \lm32_cpu.operand_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8792 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [8] -> \lm32_cpu.operand_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8793 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [9] -> \lm32_cpu.operand_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8794 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [10] -> \lm32_cpu.operand_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8795 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [11] -> \lm32_cpu.operand_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8796 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [12] -> \lm32_cpu.operand_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8797 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [13] -> \lm32_cpu.operand_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8798 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [14] -> \lm32_cpu.operand_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8799 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [15] -> \lm32_cpu.operand_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8800 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [16] -> \lm32_cpu.operand_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8801 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [17] -> \lm32_cpu.operand_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8802 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [18] -> \lm32_cpu.operand_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8803 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [19] -> \lm32_cpu.operand_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8804 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [20] -> \lm32_cpu.operand_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8805 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [21] -> \lm32_cpu.operand_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8806 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [22] -> \lm32_cpu.operand_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8807 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [23] -> \lm32_cpu.operand_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8808 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [24] -> \lm32_cpu.operand_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8809 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [25] -> \lm32_cpu.operand_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8810 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [26] -> \lm32_cpu.operand_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8811 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [27] -> \lm32_cpu.operand_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8812 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [28] -> \lm32_cpu.operand_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8813 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [29] -> \lm32_cpu.operand_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8814 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [30] -> \lm32_cpu.operand_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8815 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [31] -> \lm32_cpu.operand_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8816 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [0] -> \lm32_cpu.store_operand_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8817 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [1] -> \lm32_cpu.store_operand_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8818 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [2] -> \lm32_cpu.store_operand_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8819 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [3] -> \lm32_cpu.store_operand_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8820 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [4] -> \lm32_cpu.store_operand_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8821 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [5] -> \lm32_cpu.store_operand_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8822 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [6] -> \lm32_cpu.store_operand_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8823 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [7] -> \lm32_cpu.store_operand_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8824 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [8] -> \lm32_cpu.store_operand_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8825 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [9] -> \lm32_cpu.store_operand_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8826 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [10] -> \lm32_cpu.store_operand_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8827 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [11] -> \lm32_cpu.store_operand_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8828 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [12] -> \lm32_cpu.store_operand_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8829 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [13] -> \lm32_cpu.store_operand_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8830 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [14] -> \lm32_cpu.store_operand_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8831 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [15] -> \lm32_cpu.store_operand_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8832 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [16] -> \lm32_cpu.store_operand_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8833 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [17] -> \lm32_cpu.store_operand_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8834 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [18] -> \lm32_cpu.store_operand_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8835 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [19] -> \lm32_cpu.store_operand_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8836 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [20] -> \lm32_cpu.store_operand_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8837 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [21] -> \lm32_cpu.store_operand_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8838 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [22] -> \lm32_cpu.store_operand_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8839 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [23] -> \lm32_cpu.store_operand_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8840 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [24] -> \lm32_cpu.store_operand_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8841 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [25] -> \lm32_cpu.store_operand_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8842 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [26] -> \lm32_cpu.store_operand_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8843 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [27] -> \lm32_cpu.store_operand_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8844 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [28] -> \lm32_cpu.store_operand_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8845 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [29] -> \lm32_cpu.store_operand_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8846 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [30] -> \lm32_cpu.store_operand_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8847 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [31] -> \lm32_cpu.store_operand_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8848 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [0] -> \lm32_cpu.operand_1_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8849 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [1] -> \lm32_cpu.operand_1_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8850 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [2] -> \lm32_cpu.operand_1_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8851 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [3] -> \lm32_cpu.operand_1_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8852 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [4] -> \lm32_cpu.operand_1_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8853 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [5] -> \lm32_cpu.operand_1_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8854 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [6] -> \lm32_cpu.operand_1_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8855 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [7] -> \lm32_cpu.operand_1_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8856 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [8] -> \lm32_cpu.operand_1_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8857 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [9] -> \lm32_cpu.operand_1_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8858 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [10] -> \lm32_cpu.operand_1_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8859 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [11] -> \lm32_cpu.operand_1_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8860 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [12] -> \lm32_cpu.operand_1_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8861 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [13] -> \lm32_cpu.operand_1_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8862 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [14] -> \lm32_cpu.operand_1_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8863 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [15] -> \lm32_cpu.operand_1_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8864 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [16] -> \lm32_cpu.operand_1_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8865 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [17] -> \lm32_cpu.operand_1_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8866 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [18] -> \lm32_cpu.operand_1_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8867 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [19] -> \lm32_cpu.operand_1_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8868 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [20] -> \lm32_cpu.operand_1_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8869 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [21] -> \lm32_cpu.operand_1_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8870 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [22] -> \lm32_cpu.operand_1_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8871 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [23] -> \lm32_cpu.operand_1_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8872 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [24] -> \lm32_cpu.operand_1_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8873 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [25] -> \lm32_cpu.operand_1_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8874 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [26] -> \lm32_cpu.operand_1_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8875 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [27] -> \lm32_cpu.operand_1_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8876 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [28] -> \lm32_cpu.operand_1_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8877 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [29] -> \lm32_cpu.operand_1_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8878 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [30] -> \lm32_cpu.operand_1_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8879 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [31] -> \lm32_cpu.operand_1_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8880 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [0] -> \lm32_cpu.operand_0_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8881 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [1] -> \lm32_cpu.operand_0_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8882 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [2] -> \lm32_cpu.operand_0_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8883 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [3] -> \lm32_cpu.operand_0_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8884 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [4] -> \lm32_cpu.operand_0_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8885 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [5] -> \lm32_cpu.operand_0_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8886 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [6] -> \lm32_cpu.operand_0_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8887 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [7] -> \lm32_cpu.operand_0_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8888 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [8] -> \lm32_cpu.operand_0_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8889 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [9] -> \lm32_cpu.operand_0_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8890 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [10] -> \lm32_cpu.operand_0_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8891 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [11] -> \lm32_cpu.operand_0_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8892 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [12] -> \lm32_cpu.operand_0_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8893 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [13] -> \lm32_cpu.operand_0_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8894 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [14] -> \lm32_cpu.operand_0_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8895 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [15] -> \lm32_cpu.operand_0_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8896 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [16] -> \lm32_cpu.operand_0_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8897 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [17] -> \lm32_cpu.operand_0_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8898 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [18] -> \lm32_cpu.operand_0_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8899 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [19] -> \lm32_cpu.operand_0_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8900 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [20] -> \lm32_cpu.operand_0_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8901 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [21] -> \lm32_cpu.operand_0_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8902 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [22] -> \lm32_cpu.operand_0_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8903 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [23] -> \lm32_cpu.operand_0_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8904 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [24] -> \lm32_cpu.operand_0_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8905 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [25] -> \lm32_cpu.operand_0_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8906 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [26] -> \lm32_cpu.operand_0_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8907 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [27] -> \lm32_cpu.operand_0_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8908 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [28] -> \lm32_cpu.operand_0_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8909 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [29] -> \lm32_cpu.operand_0_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8910 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [30] -> \lm32_cpu.operand_0_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8911 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [31] -> \lm32_cpu.operand_0_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8912 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [0] -> \lm32_cpu.memop_pc_w [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8913 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [1] -> \lm32_cpu.memop_pc_w [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8914 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [2] -> \lm32_cpu.memop_pc_w [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8915 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [3] -> \lm32_cpu.memop_pc_w [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8916 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [4] -> \lm32_cpu.memop_pc_w [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8917 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [5] -> \lm32_cpu.memop_pc_w [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8918 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [6] -> \lm32_cpu.memop_pc_w [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8919 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [7] -> \lm32_cpu.memop_pc_w [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8920 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [8] -> \lm32_cpu.memop_pc_w [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8921 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [9] -> \lm32_cpu.memop_pc_w [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8922 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [10] -> \lm32_cpu.memop_pc_w [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8923 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [11] -> \lm32_cpu.memop_pc_w [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8924 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [12] -> \lm32_cpu.memop_pc_w [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8925 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [13] -> \lm32_cpu.memop_pc_w [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8926 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [14] -> \lm32_cpu.memop_pc_w [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8927 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [15] -> \lm32_cpu.memop_pc_w [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8928 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [16] -> \lm32_cpu.memop_pc_w [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8929 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [17] -> \lm32_cpu.memop_pc_w [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8930 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [18] -> \lm32_cpu.memop_pc_w [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8931 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [19] -> \lm32_cpu.memop_pc_w [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8932 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [20] -> \lm32_cpu.memop_pc_w [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8933 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [21] -> \lm32_cpu.memop_pc_w [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8934 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [22] -> \lm32_cpu.memop_pc_w [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8935 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [23] -> \lm32_cpu.memop_pc_w [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8936 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [24] -> \lm32_cpu.memop_pc_w [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8937 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [25] -> \lm32_cpu.memop_pc_w [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8938 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [26] -> \lm32_cpu.memop_pc_w [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8939 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [27] -> \lm32_cpu.memop_pc_w [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8940 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [28] -> \lm32_cpu.memop_pc_w [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8941 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [29] -> \lm32_cpu.memop_pc_w [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8942 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_exception_m[0:0] -> \lm32_cpu.data_bus_error_exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8943 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\bus_error_x[0:0] -> \lm32_cpu.bus_error_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8944 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_write_enable_x[0:0] -> \lm32_cpu.csr_write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8945 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eret_x[0:0] -> \lm32_cpu.eret_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8946 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\scall_x[0:0] -> \lm32_cpu.scall_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8947 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [0] -> \lm32_cpu.condition_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8948 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [1] -> \lm32_cpu.condition_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8949 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [2] -> \lm32_cpu.condition_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8950 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [0] -> \lm32_cpu.csr_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8951 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [1] -> \lm32_cpu.csr_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8952 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [2] -> \lm32_cpu.csr_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8958 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [0] -> \lm32_cpu.write_idx_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8959 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [1] -> \lm32_cpu.write_idx_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8960 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [2] -> \lm32_cpu.write_idx_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8961 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [3] -> \lm32_cpu.write_idx_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8962 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [4] -> \lm32_cpu.write_idx_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8963 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [0] -> \lm32_cpu.write_idx_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8964 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [1] -> \lm32_cpu.write_idx_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8965 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [2] -> \lm32_cpu.write_idx_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8966 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [3] -> \lm32_cpu.write_idx_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8967 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [4] -> \lm32_cpu.write_idx_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8969 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_m[0:0] -> \lm32_cpu.write_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8970 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_x[0:0] -> \lm32_cpu.write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8971 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\sign_extend_x[0:0] -> \lm32_cpu.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8972 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_m[0:0] -> \lm32_cpu.m_bypass_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8973 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_x[0:0] -> \lm32_cpu.m_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8974 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_bypass_enable_x[0:0] -> \lm32_cpu.x_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8976 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_m[0:0] -> \lm32_cpu.w_result_sel_load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8977 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_x[0:0] -> \lm32_cpu.w_result_sel_load_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8978 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_m[0:0] -> \lm32_cpu.m_result_sel_compare_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8979 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_x[0:0] -> \lm32_cpu.m_result_sel_compare_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8980 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_add_x[0:0] -> \lm32_cpu.x_result_sel_add_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8981 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_sext_x[0:0] -> \lm32_cpu.x_result_sel_sext_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8982 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_mc_arith_x[0:0] -> \lm32_cpu.x_result_sel_mc_arith_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8983 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_csr_x[0:0] -> \lm32_cpu.x_result_sel_csr_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8984 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [0] -> \lm32_cpu.branch_target_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8985 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [1] -> \lm32_cpu.branch_target_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8986 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [2] -> \lm32_cpu.branch_target_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8987 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [3] -> \lm32_cpu.branch_target_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8988 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [4] -> \lm32_cpu.branch_target_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8989 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [5] -> \lm32_cpu.branch_target_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8990 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [6] -> \lm32_cpu.branch_target_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8991 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [7] -> \lm32_cpu.branch_target_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8992 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [8] -> \lm32_cpu.branch_target_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8993 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [9] -> \lm32_cpu.branch_target_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8994 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [10] -> \lm32_cpu.branch_target_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8995 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [11] -> \lm32_cpu.branch_target_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8996 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [12] -> \lm32_cpu.branch_target_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8997 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [13] -> \lm32_cpu.branch_target_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8998 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [14] -> \lm32_cpu.branch_target_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8999 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [15] -> \lm32_cpu.branch_target_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9000 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [16] -> \lm32_cpu.branch_target_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9001 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [17] -> \lm32_cpu.branch_target_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9002 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [18] -> \lm32_cpu.branch_target_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9003 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [19] -> \lm32_cpu.branch_target_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9004 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [20] -> \lm32_cpu.branch_target_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9005 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [21] -> \lm32_cpu.branch_target_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9006 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [22] -> \lm32_cpu.branch_target_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9007 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [23] -> \lm32_cpu.branch_target_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9008 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [24] -> \lm32_cpu.branch_target_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9009 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [25] -> \lm32_cpu.branch_target_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9010 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [26] -> \lm32_cpu.branch_target_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9011 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [27] -> \lm32_cpu.branch_target_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9012 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [28] -> \lm32_cpu.branch_target_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9013 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [29] -> \lm32_cpu.branch_target_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9014 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [0] -> \lm32_cpu.branch_target_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9015 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [1] -> \lm32_cpu.branch_target_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9016 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [2] -> \lm32_cpu.branch_target_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9017 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [3] -> \lm32_cpu.branch_target_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9018 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [4] -> \lm32_cpu.branch_target_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9019 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [5] -> \lm32_cpu.branch_target_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9020 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [6] -> \lm32_cpu.branch_target_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9021 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [7] -> \lm32_cpu.branch_target_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9022 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [8] -> \lm32_cpu.branch_target_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9023 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [9] -> \lm32_cpu.branch_target_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9024 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [10] -> \lm32_cpu.branch_target_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9025 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [11] -> \lm32_cpu.branch_target_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9026 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [12] -> \lm32_cpu.branch_target_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9027 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [13] -> \lm32_cpu.branch_target_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9028 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [14] -> \lm32_cpu.branch_target_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9029 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [15] -> \lm32_cpu.branch_target_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9030 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [16] -> \lm32_cpu.branch_target_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9031 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [17] -> \lm32_cpu.branch_target_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9032 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [18] -> \lm32_cpu.branch_target_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9033 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [19] -> \lm32_cpu.branch_target_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9034 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [20] -> \lm32_cpu.branch_target_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9035 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [21] -> \lm32_cpu.branch_target_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9036 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [22] -> \lm32_cpu.branch_target_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9037 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [23] -> \lm32_cpu.branch_target_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9038 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [24] -> \lm32_cpu.branch_target_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9039 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [25] -> \lm32_cpu.branch_target_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9040 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [26] -> \lm32_cpu.branch_target_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9041 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [27] -> \lm32_cpu.branch_target_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9042 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [28] -> \lm32_cpu.branch_target_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9043 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [29] -> \lm32_cpu.branch_target_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9044 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_m[0:0] -> \lm32_cpu.branch_predict_taken_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9045 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_m[0:0] -> \lm32_cpu.branch_predict_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9046 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_m[0:0] -> \lm32_cpu.branch_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9047 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_x[0:0] -> \lm32_cpu.branch_predict_taken_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9048 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_x[0:0] -> \lm32_cpu.branch_predict_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9049 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_x[0:0] -> \lm32_cpu.branch_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9050 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [0] -> \lm32_cpu.size_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9051 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [1] -> \lm32_cpu.size_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9052 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_m[0:0] -> \lm32_cpu.store_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9053 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_x[0:0] -> \lm32_cpu.store_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9054 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_m[0:0] -> \lm32_cpu.load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9055 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_x[0:0] -> \lm32_cpu.load_x.

21.35. Executing TECHMAP pass (map to technology primitives).

21.35.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.

21.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$4408.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4411.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4414.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4417.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4420.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4423.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4426.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4429.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4432.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4435.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4438.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4444.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4447.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4450.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4453.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4456.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4459.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4465.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4468.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4471.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4474.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4477.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4486.slice[0].carry ($lut).

21.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFFE): \ctrl_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE): \uart_phy_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFF): \uart_phy_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8552 (SB_DFFE): \spiflash_sr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8354 (SB_DFFE): \uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8409 (SB_DFFE): \timer0_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8148 (SB_DFFE): \ctrl_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8411 (SB_DFFE): \timer0_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8150 (SB_DFFE): \ctrl_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8412 (SB_DFFE): \timer0_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFFE): \ctrl_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8413 (SB_DFFE): \timer0_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8154 (SB_DFFE): \ctrl_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8414 (SB_DFFE): \timer0_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFFE): \ctrl_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8415 (SB_DFFE): \timer0_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFFE): \ctrl_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8416 (SB_DFFE): \timer0_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFFE): \ctrl_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8417 (SB_DFFE): \timer0_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFFE): \ctrl_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8418 (SB_DFFE): \timer0_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFFE): \ctrl_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8419 (SB_DFFE): \timer0_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8166 (SB_DFFE): \ctrl_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8420 (SB_DFFE): \timer0_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFFE): \ctrl_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8421 (SB_DFFE): \timer0_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8170 (SB_DFFE): \ctrl_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8422 (SB_DFFE): \timer0_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFFE): \ctrl_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8423 (SB_DFFE): \timer0_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFFE): \ctrl_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8424 (SB_DFFE): \timer0_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE): \ctrl_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8425 (SB_DFFE): \timer0_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFFE): \ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE): \ctrl_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8426 (SB_DFFE): \timer0_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFFE): \ctrl_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8427 (SB_DFFE): \timer0_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFFE): \ctrl_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8428 (SB_DFFE): \timer0_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFFE): \ctrl_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8429 (SB_DFFE): \timer0_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFFE): \ctrl_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8430 (SB_DFFE): \timer0_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFFE): \ctrl_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8431 (SB_DFFE): \timer0_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFFE): \ctrl_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8432 (SB_DFFE): \timer0_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFFE): \ctrl_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8433 (SB_DFFE): \timer0_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFFE): \ctrl_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8434 (SB_DFFE): \timer0_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFFE): \ctrl_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8435 (SB_DFFE): \timer0_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFFE): \ctrl_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8436 (SB_DFFE): \timer0_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFFE): \ctrl_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8437 (SB_DFFE): \timer0_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFFE): \ctrl_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8438 (SB_DFFE): \timer0_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFFE): \ctrl_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8439 (SB_DFFE): \timer0_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFFE): \ctrl_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8507 (SB_DFF): \timer0_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8440 (SB_DFFE): \timer0_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE): \ctrl_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFFE): \uart_phy_storage [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFFE): \uart_phy_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE): \uart_phy_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8441 (SB_DFFE): \timer0_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8446 (SB_DFFE): \timer0_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE): \uart_phy_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE): \uart_phy_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE): \uart_phy_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8219 (SB_DFFE): \uart_phy_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFF): \uart_phy_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8447 (SB_DFFE): \timer0_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8448 (SB_DFFE): \timer0_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8449 (SB_DFFE): \timer0_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8450 (SB_DFFE): \timer0_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8451 (SB_DFFE): \timer0_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8452 (SB_DFFE): \timer0_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8453 (SB_DFFE): \timer0_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8454 (SB_DFFE): \timer0_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8455 (SB_DFFE): \timer0_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8456 (SB_DFFE): \timer0_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8457 (SB_DFFE): \timer0_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8458 (SB_DFFE): \timer0_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8459 (SB_DFFE): \timer0_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8460 (SB_DFFE): \timer0_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8461 (SB_DFFE): \timer0_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8462 (SB_DFFE): \timer0_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8463 (SB_DFFE): \timer0_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8464 (SB_DFFE): \timer0_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8465 (SB_DFFE): \timer0_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8466 (SB_DFFE): \timer0_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8467 (SB_DFFE): \timer0_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFFE): \uart_phy_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFF): \uart_phy_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFF): \uart_phy_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8468 (SB_DFFE): \timer0_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8469 (SB_DFFE): \timer0_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFF): \uart_phy_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFF): \uart_phy_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFF): \uart_phy_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFF): \uart_phy_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFF): \uart_phy_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFF): \uart_phy_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFF): \uart_phy_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFF): \uart_phy_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFF): \uart_phy_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFF): \uart_phy_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFF): \uart_phy_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8470 (SB_DFFE): \timer0_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8471 (SB_DFFE): \timer0_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8472 (SB_DFFE): \timer0_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8473 (SB_DFFE): \timer0_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8474 (SB_DFFE): \timer0_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8475 (SB_DFFE): \timer0_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFF): \uart_phy_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFF): \uart_phy_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFF): \uart_phy_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFF): \uart_phy_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFF): \uart_phy_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFF): \uart_phy_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFF): \uart_phy_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFF): \uart_phy_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFF): \uart_phy_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFF): \uart_phy_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFF): \uart_phy_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE): \uart_phy_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFF): \uart_phy_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE): \uart_phy_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE): \uart_phy_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE): \uart_phy_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE): \uart_phy_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE): \uart_phy_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE): \uart_phy_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE): \uart_phy_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE): \uart_phy_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE): \uart_phy_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE): \uart_phy_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE): \uart_phy_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE): \uart_phy_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFF): \uart_phy_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE): \uart_phy_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE): \uart_phy_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE): \uart_phy_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE): \uart_phy_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE): \uart_phy_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE): \uart_phy_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFF): \uart_phy_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFFE): \uart_phy_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFF): \uart_phy_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFF): \uart_phy_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFF): \uart_phy_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFF): \uart_phy_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFF): \uart_phy_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFF): \uart_phy_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFF): \uart_phy_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFF): \uart_phy_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFF): \uart_phy_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFF): \uart_phy_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFF): \uart_phy_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFF): \uart_phy_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFF): \uart_phy_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFF): \uart_phy_phase_accumulator_rx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8503 (SB_DFF): \timer0_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFF): \uart_phy_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFF): \uart_phy_phase_accumulator_rx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFF): \uart_phy_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFF): \uart_phy_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFF): \uart_phy_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFF): \uart_phy_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF): \uart_phy_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFF): \uart_phy_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFF): \uart_phy_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFFE): \uart_phy_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFF): \uart_phy_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFF): \uart_phy_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFFE): \uart_phy_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFFE): \uart_phy_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFFE): \uart_phy_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFFE): \uart_phy_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFFE): \uart_phy_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFFE): \uart_phy_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFFE): \uart_phy_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFFE): \uart_phy_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFFE): \uart_phy_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFFE): \uart_phy_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8349 (SB_DFFE): \uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFFE): \uart_phy_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFF): \uart_phy_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFFE): \uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8345 (SB_DFF): \uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8346 (SB_DFFE): \uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8347 (SB_DFF): \uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8352 (SB_DFFE): \uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8348 (SB_DFFE): \uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8350 (SB_DFFE): \uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8353 (SB_DFFE): \uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8355 (SB_DFFE): \uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8357 (SB_DFFE): \uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8351 (SB_DFFE): \uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8358 (SB_DFFE): \uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8359 (SB_DFFE): \uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8361 (SB_DFFE): \uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8356 (SB_DFFE): \uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8362 (SB_DFFE): \uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8363 (SB_DFFE): \uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8366 (SB_DFFE): \uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8360 (SB_DFFE): \uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8364 (SB_DFFE): \uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8367 (SB_DFFE): \uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8368 (SB_DFFE): \uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8369 (SB_DFFE): \uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8371 (SB_DFFE): \uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8365 (SB_DFFE): \uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8372 (SB_DFFE): \uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFFE): \uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8375 (SB_DFFE): \uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8370 (SB_DFFE): \uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8376 (SB_DFFE): \uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8377 (SB_DFFE): \uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8379 (SB_DFFE): \timer0_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8374 (SB_DFFE): \uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8380 (SB_DFFE): \timer0_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8381 (SB_DFFE): \timer0_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8382 (SB_DFFE): \timer0_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8383 (SB_DFFE): \timer0_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8384 (SB_DFFE): \timer0_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8385 (SB_DFFE): \timer0_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8386 (SB_DFFE): \timer0_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8387 (SB_DFFE): \timer0_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8388 (SB_DFFE): \timer0_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8389 (SB_DFFE): \timer0_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8390 (SB_DFFE): \timer0_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8391 (SB_DFFE): \timer0_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8392 (SB_DFFE): \timer0_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8393 (SB_DFFE): \timer0_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8394 (SB_DFFE): \timer0_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8395 (SB_DFFE): \timer0_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8396 (SB_DFFE): \timer0_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8397 (SB_DFFE): \timer0_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8398 (SB_DFFE): \timer0_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8399 (SB_DFFE): \timer0_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8400 (SB_DFFE): \timer0_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8401 (SB_DFFE): \timer0_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8402 (SB_DFFE): \timer0_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8403 (SB_DFFE): \timer0_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8404 (SB_DFFE): \timer0_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8405 (SB_DFFE): \timer0_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8406 (SB_DFFE): \timer0_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8407 (SB_DFFE): \timer0_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8408 (SB_DFFE): \timer0_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFFE): \ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFFE): \ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8378 (SB_DFFE): \timer0_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8149 (SB_DFFE): \ctrl_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8151 (SB_DFFE): \ctrl_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFFE): \ctrl_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8155 (SB_DFFE): \ctrl_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8157 (SB_DFFE): \ctrl_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8159 (SB_DFFE): \ctrl_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFFE): \ctrl_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8163 (SB_DFFE): \ctrl_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8165 (SB_DFFE): \ctrl_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFFE): \ctrl_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFFE): \ctrl_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFFE): \ctrl_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8173 (SB_DFFE): \ctrl_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFFE): \ctrl_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE): \ctrl_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFFE): \ctrl_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFFE): \ctrl_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFFE): \ctrl_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFFE): \ctrl_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFFE): \ctrl_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFFE): \ctrl_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFFE): \ctrl_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFFE): \ctrl_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFFE): \ctrl_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFFE): \ctrl_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFFE): \ctrl_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFFE): \ctrl_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFFE): \ctrl_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFFE): \ctrl_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFFE): \uart_phy_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE): \uart_phy_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8410 (SB_DFFE): \timer0_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8442 (SB_DFFE): \timer0_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8443 (SB_DFFE): \timer0_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8444 (SB_DFF): \timer0_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE): \uart_phy_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE): \uart_phy_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8222 (SB_DFFE): \uart_phy_storage [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE): \uart_phy_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE): \uart_phy_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8225 (SB_DFFE): \uart_phy_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFFE): \uart_phy_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8227 (SB_DFFE): \uart_phy_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFFE): \uart_phy_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8229 (SB_DFFE): \uart_phy_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8230 (SB_DFFE): \uart_phy_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8231 (SB_DFFE): \uart_phy_storage [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE): \uart_phy_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE): \uart_phy_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8234 (SB_DFFE): \uart_phy_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE): \uart_phy_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE): \uart_phy_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE): \uart_phy_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE): \uart_phy_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE): \uart_phy_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE): \uart_phy_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFF): \uart_phy_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFF): \uart_phy_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFF): \uart_phy_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFF): \uart_phy_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFF): \uart_phy_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFF): \uart_phy_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFF): \uart_phy_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFF): \uart_phy_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8481 (SB_DFF): \timer0_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8445 (SB_DFFE): \timer0_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8477 (SB_DFFE): \timer0_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8478 (SB_DFF): \timer0_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8479 (SB_DFFE): \timer0_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8482 (SB_DFF): \timer0_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8483 (SB_DFF): \timer0_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8484 (SB_DFF): \timer0_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFF): \uart_phy_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8486 (SB_DFF): \timer0_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8488 (SB_DFF): \timer0_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8508 (SB_DFF): \timer0_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8509 (SB_DFF): \timer0_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8510 (SB_DFF): \timer0_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8511 (SB_DFF): \timer0_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8513 (SB_DFFE): \cas_leds_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8514 (SB_DFFE): \cas_leds_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8517 (SB_DFFE): \spiflash_bitbang_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8518 (SB_DFFE): \spiflash_bitbang_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8524 (SB_DFFE): \spiflash_sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8498 (SB_DFF): \timer0_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8499 (SB_DFF): \timer0_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFFE): \uart_phy_storage [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8502 (SB_DFF): \timer0_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8500 (SB_DFF): \timer0_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8505 (SB_DFF): \timer0_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8504 (SB_DFF): \timer0_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8506 (SB_DFF): \timer0_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFF): \uart_phy_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8485 (SB_DFF): \timer0_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8489 (SB_DFF): \timer0_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8490 (SB_DFF): \timer0_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8491 (SB_DFF): \timer0_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8492 (SB_DFF): \timer0_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8480 (SB_DFF): \timer0_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8493 (SB_DFF): \timer0_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8494 (SB_DFF): \timer0_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8512 (SB_DFFE): \cas_leds_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8515 (SB_DFFE): \spiflash_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8495 (SB_DFF): \timer0_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8496 (SB_DFF): \timer0_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8497 (SB_DFF): \timer0_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8516 (SB_DFFE): \spiflash_bitbang_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8520 (SB_DFFE): \spiflash_bitbang_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8521 (SB_DFFE): \spiflash_cs_n1 = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8522 (SB_DFF): \spiflash_clk1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8525 (SB_DFFE): \spiflash_sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8526 (SB_DFFE): \spiflash_sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8527 (SB_DFFE): \spiflash_sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8528 (SB_DFFE): \spiflash_sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8529 (SB_DFFE): \spiflash_sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8519 (SB_DFFE): \spiflash_bitbang_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8542 (SB_DFFE): \spiflash_sr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8543 (SB_DFFE): \spiflash_sr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8544 (SB_DFFE): \spiflash_sr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8545 (SB_DFFE): \spiflash_sr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8546 (SB_DFFE): \spiflash_sr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8547 (SB_DFFE): \spiflash_sr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8548 (SB_DFFE): \spiflash_sr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8549 (SB_DFFE): \spiflash_sr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8550 (SB_DFFE): \spiflash_sr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8551 (SB_DFFE): \spiflash_sr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8541 (SB_DFFE): \spiflash_sr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8487 (SB_DFF): \timer0_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8531 (SB_DFFE): \spiflash_sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8532 (SB_DFFE): \spiflash_sr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8533 (SB_DFFE): \spiflash_sr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8534 (SB_DFFE): \spiflash_sr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8535 (SB_DFFE): \spiflash_sr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8536 (SB_DFFE): \spiflash_sr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8537 (SB_DFFE): \spiflash_sr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8538 (SB_DFFE): \spiflash_sr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8539 (SB_DFFE): \spiflash_sr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8540 (SB_DFFE): \spiflash_sr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8553 (SB_DFFE): \spiflash_sr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8599 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8600 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8523 (SB_DFFE): \spiflash_sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8555 (SB_DFF): \spiflash_i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8556 (SB_DFFE): \spiflash_miso1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8601 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8602 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8603 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8604 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8605 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8608 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8609 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8557 (SB_DFFE): \spiflash_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8565 (SB_DFF): \spram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8566 (SB_DFF): \grant = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8610 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8571 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8567 (SB_DFF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8572 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8573 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8574 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8616 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8617 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8618 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8619 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8620 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8621 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8622 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8624 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8625 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8626 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8627 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8628 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8629 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8630 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8632 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8633 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8570 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8634 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8593 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8530 (SB_DFFE): \spiflash_sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8590 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8554 (SB_DFFE): \spiflash_sr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8558 (SB_DFFE): \spiflash_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8559 (SB_DFFE): \spiflash_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8560 (SB_DFFE): \spiflash_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8561 (SB_DFFE): \spiflash_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8562 (SB_DFFE): \spiflash_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8563 (SB_DFFE): \spiflash_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8598 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8606 (SB_DFF): \csrbankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8564 (SB_DFFE): \spiflash_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8568 (SB_DFF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8569 (SB_DFF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8607 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8575 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8576 (SB_DFFE): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8577 (SB_DFFE): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8578 (SB_DFFE): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8579 (SB_DFFE): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8580 (SB_DFFE): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8581 (SB_DFFE): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8615 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8582 (SB_DFFE): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8583 (SB_DFFE): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8584 (SB_DFFE): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8585 (SB_DFFE): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8586 (SB_DFFE): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8587 (SB_DFFE): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8588 (SB_DFFE): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8623 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8589 (SB_DFFE): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8591 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8592 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8636 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8638 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8631 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8639 (SB_DFF): \multiregimpl0_regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8640 (SB_DFF): \multiregimpl0_regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8648 (SB_DFF): \multiregimpl1_regs1 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8641 (SB_DFF): \multiregimpl1_regs0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8642 (SB_DFF): \multiregimpl1_regs0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8643 (SB_DFF): \multiregimpl1_regs0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8644 (SB_DFF): \multiregimpl1_regs0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8645 (SB_DFF): \multiregimpl1_regs1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8651 (SB_DFFE): \crg_reset_delay [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8653 (SB_DFFE): \crg_reset_delay [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8655 (SB_DFFE): \crg_reset_delay [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8657 (SB_DFFE): \crg_reset_delay [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8659 (SB_DFFE): \crg_reset_delay [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFF): \uart_phy_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8501 (SB_DFF): \timer0_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8476 (SB_DFFE): \timer0_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFF): \uart_phy_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFF): \uart_phy_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFF): \uart_phy_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFF): \uart_phy_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8649 (SB_DFFE): \crg_reset_delay [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8635 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8637 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8646 (SB_DFF): \multiregimpl1_regs1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8647 (SB_DFF): \multiregimpl1_regs1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8650 (SB_DFFE): \crg_reset_delay [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8652 (SB_DFFE): \crg_reset_delay [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8654 (SB_DFFE): \crg_reset_delay [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8656 (SB_DFFE): \crg_reset_delay [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8658 (SB_DFFE): \crg_reset_delay [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8660 (SB_DFFE): \crg_reset_delay [11] = 1

21.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$10970 (A=\lm32_cpu.operand_1_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10971 (A=\lm32_cpu.operand_1_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10972 (A=\lm32_cpu.operand_1_x [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10973 (A=\lm32_cpu.operand_1_x [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10974 (A=\lm32_cpu.operand_1_x [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10975 (A=\lm32_cpu.operand_1_x [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10976 (A=\lm32_cpu.operand_1_x [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10977 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10978 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10979 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10980 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10981 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10982 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10983 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10984 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10985 (A=\lm32_cpu.operand_1_x [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10986 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10940 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10987 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10988 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10989 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10990 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10991 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10992 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10993 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10994 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10995 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10996 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10997 (A=\lm32_cpu.operand_1_x [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10998 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10999 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6470 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10968 (A=\lm32_cpu.operand_1_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10962 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3372_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10956 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3387_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11733 (A=\lm32_cpu.instruction_unit.pc_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11734 (A=\lm32_cpu.instruction_unit.pc_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11735 (A=\lm32_cpu.instruction_unit.pc_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11736 (A=\lm32_cpu.instruction_unit.pc_x [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11737 (A=\lm32_cpu.instruction_unit.pc_x [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11738 (A=\lm32_cpu.instruction_unit.pc_x [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11739 (A=\lm32_cpu.instruction_unit.pc_x [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11740 (A=\lm32_cpu.instruction_unit.pc_x [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11741 (A=\lm32_cpu.instruction_unit.pc_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11742 (A=\lm32_cpu.instruction_unit.pc_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11743 (A=\lm32_cpu.instruction_unit.pc_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11744 (A=\lm32_cpu.instruction_unit.pc_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11745 (A=\lm32_cpu.instruction_unit.pc_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11746 (A=\lm32_cpu.instruction_unit.pc_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11747 (A=\lm32_cpu.instruction_unit.pc_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11748 (A=\lm32_cpu.instruction_unit.pc_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11749 (A=\lm32_cpu.instruction_unit.pc_x [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11750 (A=\lm32_cpu.instruction_unit.pc_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11751 (A=\lm32_cpu.instruction_unit.pc_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11752 (A=\lm32_cpu.instruction_unit.pc_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11753 (A=\lm32_cpu.instruction_unit.pc_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11754 (A=\lm32_cpu.instruction_unit.pc_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11755 (A=\lm32_cpu.instruction_unit.pc_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11756 (A=\lm32_cpu.instruction_unit.pc_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11757 (A=\lm32_cpu.instruction_unit.pc_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11758 (A=\lm32_cpu.instruction_unit.pc_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11759 (A=\lm32_cpu.instruction_unit.pc_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11760 (A=\lm32_cpu.instruction_unit.pc_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11732 (A=\lm32_cpu.instruction_unit.pc_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11761 (A=\lm32_cpu.instruction_unit.pc_x [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11673 (A=\lm32_cpu.instruction_unit.pc_d [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11674 (A=\lm32_cpu.instruction_unit.pc_d [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11675 (A=\lm32_cpu.instruction_unit.pc_d [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11676 (A=\lm32_cpu.instruction_unit.pc_d [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11677 (A=\lm32_cpu.instruction_unit.pc_d [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11678 (A=\lm32_cpu.instruction_unit.pc_d [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11679 (A=\lm32_cpu.instruction_unit.pc_d [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11680 (A=\lm32_cpu.instruction_unit.pc_d [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11681 (A=\lm32_cpu.instruction_unit.pc_d [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11682 (A=\lm32_cpu.instruction_unit.pc_d [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11683 (A=\lm32_cpu.instruction_unit.pc_d [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11684 (A=\lm32_cpu.instruction_unit.pc_d [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11685 (A=\lm32_cpu.instruction_unit.pc_d [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11686 (A=\lm32_cpu.instruction_unit.pc_d [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11687 (A=\lm32_cpu.instruction_unit.pc_d [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11688 (A=\lm32_cpu.instruction_unit.pc_d [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11689 (A=\lm32_cpu.instruction_unit.pc_d [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11690 (A=\lm32_cpu.instruction_unit.pc_d [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11691 (A=\lm32_cpu.instruction_unit.pc_d [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11692 (A=\lm32_cpu.instruction_unit.pc_d [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11693 (A=\lm32_cpu.instruction_unit.pc_d [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11694 (A=\lm32_cpu.instruction_unit.pc_d [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11695 (A=\lm32_cpu.instruction_unit.pc_d [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11696 (A=\lm32_cpu.instruction_unit.pc_d [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11697 (A=\lm32_cpu.instruction_unit.pc_d [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11698 (A=\lm32_cpu.instruction_unit.pc_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11699 (A=\lm32_cpu.instruction_unit.pc_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11700 (A=\lm32_cpu.instruction_unit.pc_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11672 (A=\lm32_cpu.instruction_unit.pc_d [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11701 (A=\lm32_cpu.instruction_unit.pc_d [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11613 (A=\lm32_cpu.instruction_unit.pc_f [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11614 (A=\lm32_cpu.instruction_unit.pc_f [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11615 (A=\lm32_cpu.instruction_unit.pc_f [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11616 (A=\lm32_cpu.instruction_unit.pc_f [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11617 (A=\lm32_cpu.instruction_unit.pc_f [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11618 (A=\lm32_cpu.instruction_unit.pc_f [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11619 (A=\lm32_cpu.instruction_unit.pc_f [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11620 (A=\lm32_cpu.instruction_unit.pc_f [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11621 (A=\lm32_cpu.instruction_unit.pc_f [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11622 (A=\lm32_cpu.instruction_unit.pc_f [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11623 (A=\lm32_cpu.instruction_unit.pc_f [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11624 (A=\lm32_cpu.instruction_unit.pc_f [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11625 (A=\lm32_cpu.instruction_unit.pc_f [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11626 (A=\lm32_cpu.instruction_unit.pc_f [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11627 (A=\lm32_cpu.instruction_unit.pc_f [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11628 (A=\lm32_cpu.instruction_unit.pc_f [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11629 (A=\lm32_cpu.instruction_unit.pc_f [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11630 (A=\lm32_cpu.instruction_unit.pc_f [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11631 (A=\lm32_cpu.instruction_unit.pc_f [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11632 (A=\lm32_cpu.instruction_unit.pc_f [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11633 (A=\lm32_cpu.instruction_unit.pc_f [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11634 (A=\lm32_cpu.instruction_unit.pc_f [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11635 (A=\lm32_cpu.instruction_unit.pc_f [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11636 (A=\lm32_cpu.instruction_unit.pc_f [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11637 (A=\lm32_cpu.instruction_unit.pc_f [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11638 (A=\lm32_cpu.instruction_unit.pc_f [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11639 (A=\lm32_cpu.instruction_unit.pc_f [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11640 (A=\lm32_cpu.instruction_unit.pc_f [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11612 (A=\lm32_cpu.instruction_unit.pc_f [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11641 (A=\lm32_cpu.instruction_unit.pc_f [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11553 (A=\lm32_cpu.instruction_unit.pc_a [1], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11554 (A=\lm32_cpu.instruction_unit.pc_a [2], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11555 (A=\lm32_cpu.instruction_unit.pc_a [3], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11556 (A=\lm32_cpu.instruction_unit.pc_a [4], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11557 (A=\lm32_cpu.instruction_unit.pc_a [5], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11558 (A=\lm32_cpu.instruction_unit.pc_a [6], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11559 (A=\lm32_cpu.instruction_unit.pc_a [7], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11560 (A=\lm32_cpu.instruction_unit.pc_a [8], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11561 (A=\lm32_cpu.instruction_unit.pc_a [9], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11562 (A=\lm32_cpu.instruction_unit.pc_a [10], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11563 (A=\lm32_cpu.instruction_unit.pc_a [11], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11564 (A=\lm32_cpu.instruction_unit.pc_a [12], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11565 (A=\lm32_cpu.instruction_unit.pc_a [13], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11566 (A=\lm32_cpu.instruction_unit.pc_a [14], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11567 (A=\lm32_cpu.instruction_unit.pc_a [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11568 (A=\lm32_cpu.instruction_unit.pc_a [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11569 (A=\lm32_cpu.instruction_unit.pc_a [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11570 (A=\lm32_cpu.instruction_unit.pc_a [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11571 (A=\lm32_cpu.instruction_unit.pc_a [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11572 (A=\lm32_cpu.instruction_unit.pc_a [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11573 (A=\lm32_cpu.instruction_unit.pc_a [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11574 (A=\lm32_cpu.instruction_unit.pc_a [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11575 (A=\lm32_cpu.instruction_unit.pc_a [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11576 (A=\lm32_cpu.instruction_unit.pc_a [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11577 (A=\lm32_cpu.instruction_unit.pc_a [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11578 (A=\lm32_cpu.instruction_unit.pc_a [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11579 (A=\lm32_cpu.instruction_unit.pc_a [27], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11580 (A=\lm32_cpu.instruction_unit.pc_a [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11552 (A=\lm32_cpu.instruction_unit.pc_a [0], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11581 (A=\lm32_cpu.instruction_unit.pc_a [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11793 (A=\lm32_cpu.instruction_unit.icache.refill_address [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11794 (A=\lm32_cpu.instruction_unit.icache.refill_address [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11795 (A=\lm32_cpu.instruction_unit.icache.refill_address [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11796 (A=\lm32_cpu.instruction_unit.icache.refill_address [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11797 (A=\lm32_cpu.instruction_unit.icache.refill_address [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11798 (A=\lm32_cpu.instruction_unit.icache.refill_address [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11799 (A=\lm32_cpu.instruction_unit.icache.refill_address [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11800 (A=\lm32_cpu.instruction_unit.icache.refill_address [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11801 (A=\lm32_cpu.instruction_unit.icache.refill_address [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11802 (A=\lm32_cpu.instruction_unit.icache.refill_address [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11803 (A=\lm32_cpu.instruction_unit.icache.refill_address [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11804 (A=\lm32_cpu.instruction_unit.icache.refill_address [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11805 (A=\lm32_cpu.instruction_unit.icache.refill_address [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11806 (A=\lm32_cpu.instruction_unit.icache.refill_address [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11807 (A=\lm32_cpu.instruction_unit.icache.refill_address [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11808 (A=\lm32_cpu.instruction_unit.icache.refill_address [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11809 (A=\lm32_cpu.instruction_unit.icache.refill_address [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11810 (A=\lm32_cpu.instruction_unit.icache.refill_address [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11811 (A=\lm32_cpu.instruction_unit.icache.refill_address [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11812 (A=\lm32_cpu.instruction_unit.icache.refill_address [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11813 (A=\lm32_cpu.instruction_unit.icache.refill_address [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11814 (A=\lm32_cpu.instruction_unit.icache.refill_address [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11815 (A=\lm32_cpu.instruction_unit.icache.refill_address [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11816 (A=\lm32_cpu.instruction_unit.icache.refill_address [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11817 (A=\lm32_cpu.instruction_unit.icache.refill_address [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11818 (A=\lm32_cpu.instruction_unit.icache.refill_address [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11819 (A=\lm32_cpu.instruction_unit.icache.refill_address [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11820 (A=\lm32_cpu.instruction_unit.icache.refill_address [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11792 (A=\lm32_cpu.instruction_unit.icache.refill_address [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6397 (A=$procmux$2744_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13435 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14824 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3806_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14908 (A=\lm32_cpu.load_store_unit.size_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14232 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6253 (A=$procmux$2263_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9836 (A=\lm32_cpu.instruction_unit.pc_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9837 (A=\lm32_cpu.instruction_unit.pc_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9838 (A=\lm32_cpu.instruction_unit.pc_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9839 (A=\lm32_cpu.instruction_unit.pc_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11821 (A=\lm32_cpu.instruction_unit.icache.refill_address [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11880 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11881 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11882 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11883 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11884 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11885 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15175 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3538.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15200_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11852 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3707_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11362 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11858 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3687_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11886 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11963 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3635_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11964 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3635_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11977 (A=\lm32_cpu.instruction_unit.icache.refill_address [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11978 (A=\lm32_cpu.instruction_unit.icache.refill_address [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11979 (A=\lm32_cpu.instruction_unit.icache.refill_address [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11980 (A=\lm32_cpu.instruction_unit.icache.refill_address [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11981 (A=\lm32_cpu.instruction_unit.icache.refill_address [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11982 (A=\lm32_cpu.instruction_unit.icache.refill_address [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11983 (A=\lm32_cpu.instruction_unit.icache.refill_address [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11984 (A=\lm32_cpu.instruction_unit.icache.refill_address [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11985 (A=\lm32_cpu.instruction_unit.icache.refill_address [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11986 (A=\lm32_cpu.instruction_unit.icache.refill_address [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11987 (A=\lm32_cpu.instruction_unit.icache.refill_address [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11988 (A=\lm32_cpu.instruction_unit.icache.refill_address [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11989 (A=\lm32_cpu.instruction_unit.icache.refill_address [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11990 (A=\lm32_cpu.instruction_unit.icache.refill_address [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11991 (A=\lm32_cpu.instruction_unit.icache.refill_address [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11992 (A=\lm32_cpu.instruction_unit.icache.refill_address [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11993 (A=\lm32_cpu.instruction_unit.icache.refill_address [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11994 (A=\lm32_cpu.instruction_unit.icache.refill_address [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11995 (A=\lm32_cpu.instruction_unit.icache.refill_address [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11996 (A=\lm32_cpu.instruction_unit.icache.refill_address [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11997 (A=\lm32_cpu.instruction_unit.icache.refill_address [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11998 (A=\lm32_cpu.instruction_unit.icache.refill_address [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11999 (A=\lm32_cpu.instruction_unit.icache.refill_address [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12000 (A=\lm32_cpu.instruction_unit.icache.refill_address [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12001 (A=\lm32_cpu.instruction_unit.icache.refill_address [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12002 (A=\lm32_cpu.instruction_unit.icache.refill_address [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11854 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3699_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11364 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12003 (A=\lm32_cpu.instruction_unit.icache.refill_address [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12064 (A=\lm32_cpu.instruction_unit.instruction_f [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12065 (A=\lm32_cpu.instruction_unit.instruction_f [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12066 (A=\lm32_cpu.instruction_unit.instruction_f [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12067 (A=\lm32_cpu.instruction_unit.instruction_f [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12068 (A=\lm32_cpu.instruction_unit.instruction_f [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12069 (A=\lm32_cpu.instruction_unit.instruction_f [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12070 (A=\lm32_cpu.instruction_unit.instruction_f [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12071 (A=\lm32_cpu.instruction_unit.instruction_f [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12072 (A=\lm32_cpu.instruction_unit.instruction_f [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12073 (A=\lm32_cpu.instruction_unit.instruction_f [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12074 (A=\lm32_cpu.instruction_unit.instruction_f [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12075 (A=\lm32_cpu.instruction_unit.instruction_f [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12076 (A=\lm32_cpu.instruction_unit.instruction_f [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12077 (A=\lm32_cpu.instruction_unit.instruction_f [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12078 (A=\lm32_cpu.instruction_unit.instruction_f [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12079 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11413 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12080 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11414 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12081 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11415 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12082 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12083 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11417 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12084 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12085 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12086 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12087 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11421 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12088 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3604_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11422 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12089 (A=\lm32_cpu.instruction_unit.instruction_f [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12090 (A=\lm32_cpu.instruction_unit.instruction_f [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12091 (A=\lm32_cpu.instruction_unit.instruction_f [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12092 (A=\lm32_cpu.instruction_unit.instruction_f [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12093 (A=\lm32_cpu.instruction_unit.instruction_f [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12063 (A=\lm32_cpu.instruction_unit.instruction_f [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12094 (A=\lm32_cpu.instruction_unit.instruction_f [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5628 (A=\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8122) into $auto$simplemap.cc:420:simplemap_dff$12153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12232 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$12220) into $auto$simplemap.cc:420:simplemap_dff$12248 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13256 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$13264) into $auto$simplemap.cc:420:simplemap_dff$13254 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6849 (A=$procmux$2884_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$13285 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6848 (A=$procmux$2884_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$13284 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6850 (A=$procmux$2884_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$13286 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13836 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3410.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13896_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13837 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3410.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13897_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13838 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3410.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13898_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13839 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3410.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13899_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13835 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3410.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13895_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13840 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3410.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13900_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13801 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3428.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13829_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13800 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3428.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13828_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13802 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3428.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13830_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13671 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9469_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13672 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9470_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13673 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9471_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13674 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9472_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13675 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9473_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13676 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9474_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13677 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9475_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13678 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9476_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13679 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9477_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13680 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9478_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13681 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9479_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13682 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9480_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13683 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9481_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13684 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9482_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13685 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9483_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13686 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9484_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13687 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9485_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13688 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9486_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13689 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9487_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13690 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9488_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13691 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9489_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13692 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9490_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13693 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9491_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13694 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9492_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13695 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9493_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13696 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9494_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13697 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9495_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13698 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9496_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13699 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9497_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13700 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9498_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13670 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9468_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13701 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9499_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13603 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9469_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13604 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9470_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13605 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9471_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13606 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9472_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13607 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9473_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13608 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9474_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13609 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9475_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13610 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9476_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13611 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9477_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13612 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9478_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13613 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9479_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13614 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9480_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13615 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9481_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13616 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9482_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13617 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9483_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13618 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9484_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13619 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9485_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13620 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9486_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13621 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9487_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13622 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9488_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13623 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9489_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13624 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9490_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13625 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9491_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13626 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9492_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13627 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9493_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13628 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9494_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13629 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9495_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13630 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9496_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13631 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9497_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13632 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9498_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13602 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9468_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13633 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3472.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9499_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13473 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9469_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13474 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9470_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13475 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9471_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13476 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9472_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13477 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9473_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13478 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9474_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13479 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9475_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13480 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9476_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13481 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9477_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13482 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9478_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13483 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9479_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13484 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9480_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13485 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9481_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13486 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9482_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13487 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9483_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13488 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9484_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13489 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9485_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13490 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9486_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13491 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9487_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13492 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9488_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13493 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9489_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13494 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9490_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13495 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9491_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13496 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9492_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13497 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9493_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13498 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9494_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13499 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9495_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13500 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9496_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13501 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9497_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13502 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9498_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13472 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9468_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13503 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3495.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9499_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13441 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9469_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13442 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9470_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13443 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9471_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13444 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9472_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13445 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9473_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13446 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9474_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13447 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9475_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13448 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9476_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13449 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9477_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13450 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9478_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13451 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9479_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13452 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9480_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13453 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9481_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13454 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9482_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13455 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9483_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13456 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9484_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13457 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9485_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13458 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9486_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13459 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9487_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13460 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9488_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13461 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9489_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13462 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9490_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13463 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9491_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13464 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9492_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13465 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9493_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13466 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9494_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13467 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9495_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13468 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9496_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13469 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9497_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13470 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9498_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13440 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9468_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13914 (A=$techmap\lm32_cpu.mc_arithmetic.$procmux$3402_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13433 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13471 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3511.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9499_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$13432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14729 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14730 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14731 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14732 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14733 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14734 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14735 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14736 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14737 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14738 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14739 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14740 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14741 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14742 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14743 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14744 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14745 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14746 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14747 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14748 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14749 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14750 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14751 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14752 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14753 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14754 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14755 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14756 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14757 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14758 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14728 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14724 (A=$techmap\lm32_cpu.load_store_unit.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:767$1639_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14719 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3857_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14759 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14704 (A=\lm32_cpu.load_store_unit.byte_enable_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14705 (A=\lm32_cpu.load_store_unit.byte_enable_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14703 (A=\lm32_cpu.load_store_unit.byte_enable_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14706 (A=\lm32_cpu.load_store_unit.byte_enable_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14573 (A=\lm32_cpu.operand_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14574 (A=\lm32_cpu.operand_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14575 (A=\lm32_cpu.operand_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14576 (A=\lm32_cpu.operand_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14577 (A=\lm32_cpu.operand_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14100 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14578 (A=\lm32_cpu.operand_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14579 (A=\lm32_cpu.operand_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14102 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14580 (A=\lm32_cpu.operand_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14103 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14581 (A=\lm32_cpu.operand_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14582 (A=\lm32_cpu.operand_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14105 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14583 (A=\lm32_cpu.operand_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14584 (A=\lm32_cpu.operand_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14585 (A=\lm32_cpu.operand_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14108 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14586 (A=\lm32_cpu.operand_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14587 (A=\lm32_cpu.operand_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14588 (A=\lm32_cpu.operand_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14589 (A=\lm32_cpu.operand_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14590 (A=\lm32_cpu.operand_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14591 (A=\lm32_cpu.operand_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14592 (A=\lm32_cpu.operand_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14593 (A=\lm32_cpu.operand_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14594 (A=\lm32_cpu.operand_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14595 (A=\lm32_cpu.operand_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14596 (A=\lm32_cpu.operand_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14597 (A=\lm32_cpu.operand_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14598 (A=\lm32_cpu.operand_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14599 (A=\lm32_cpu.operand_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14600 (A=\lm32_cpu.operand_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14699 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3881_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14093 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14601 (A=\lm32_cpu.operand_m [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14476 (A=\lm32_cpu.load_store_unit.store_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14477 (A=\lm32_cpu.load_store_unit.store_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14478 (A=\lm32_cpu.load_store_unit.store_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14479 (A=\lm32_cpu.load_store_unit.store_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14480 (A=\lm32_cpu.load_store_unit.store_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14481 (A=\lm32_cpu.load_store_unit.store_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14482 (A=\lm32_cpu.load_store_unit.store_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14483 (A=\lm32_cpu.load_store_unit.store_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14484 (A=\lm32_cpu.load_store_unit.store_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14485 (A=\lm32_cpu.load_store_unit.store_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14486 (A=\lm32_cpu.load_store_unit.store_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14487 (A=\lm32_cpu.load_store_unit.store_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14488 (A=\lm32_cpu.load_store_unit.store_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14489 (A=\lm32_cpu.load_store_unit.store_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14490 (A=\lm32_cpu.load_store_unit.store_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14491 (A=\lm32_cpu.load_store_unit.store_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14492 (A=\lm32_cpu.load_store_unit.store_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14493 (A=\lm32_cpu.load_store_unit.store_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14494 (A=\lm32_cpu.load_store_unit.store_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14495 (A=\lm32_cpu.load_store_unit.store_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14496 (A=\lm32_cpu.load_store_unit.store_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14497 (A=\lm32_cpu.load_store_unit.store_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14498 (A=\lm32_cpu.load_store_unit.store_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14499 (A=\lm32_cpu.load_store_unit.store_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14500 (A=\lm32_cpu.load_store_unit.store_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14501 (A=\lm32_cpu.load_store_unit.store_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14502 (A=\lm32_cpu.load_store_unit.store_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14503 (A=\lm32_cpu.load_store_unit.store_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14504 (A=\lm32_cpu.load_store_unit.store_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14505 (A=\lm32_cpu.load_store_unit.store_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14475 (A=\lm32_cpu.load_store_unit.store_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14469 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3916_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14506 (A=\lm32_cpu.load_store_unit.store_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14899 (A=\lm32_cpu.load_store_unit.byte_enable_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14900 (A=\lm32_cpu.load_store_unit.byte_enable_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14898 (A=\lm32_cpu.load_store_unit.byte_enable_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14901 (A=\lm32_cpu.load_store_unit.byte_enable_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14835 (A=\lm32_cpu.store_operand_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14836 (A=\lm32_cpu.store_operand_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14837 (A=\lm32_cpu.store_operand_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14838 (A=\lm32_cpu.store_operand_x [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14839 (A=\lm32_cpu.store_operand_x [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14840 (A=\lm32_cpu.store_operand_x [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14841 (A=\lm32_cpu.store_operand_x [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14842 (A=\lm32_cpu.load_store_unit.store_data_x [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14843 (A=\lm32_cpu.load_store_unit.store_data_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14844 (A=\lm32_cpu.load_store_unit.store_data_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14845 (A=\lm32_cpu.load_store_unit.store_data_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14846 (A=\lm32_cpu.load_store_unit.store_data_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14847 (A=\lm32_cpu.load_store_unit.store_data_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14848 (A=\lm32_cpu.load_store_unit.store_data_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14849 (A=\lm32_cpu.load_store_unit.store_data_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14850 (A=\lm32_cpu.load_store_unit.store_data_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14851 (A=\lm32_cpu.load_store_unit.store_data_x [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14852 (A=\lm32_cpu.load_store_unit.store_data_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14853 (A=\lm32_cpu.load_store_unit.store_data_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14854 (A=\lm32_cpu.load_store_unit.store_data_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14855 (A=\lm32_cpu.load_store_unit.store_data_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14856 (A=\lm32_cpu.load_store_unit.store_data_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14857 (A=\lm32_cpu.load_store_unit.store_data_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14858 (A=\lm32_cpu.load_store_unit.store_data_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14859 (A=\lm32_cpu.load_store_unit.store_data_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14860 (A=\lm32_cpu.load_store_unit.store_data_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14861 (A=\lm32_cpu.load_store_unit.store_data_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14862 (A=\lm32_cpu.load_store_unit.store_data_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14863 (A=\lm32_cpu.load_store_unit.store_data_x [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14864 (A=\lm32_cpu.load_store_unit.store_data_x [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14834 (A=\lm32_cpu.store_operand_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14832 (A=\lm32_cpu.sign_extend_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14865 (A=\lm32_cpu.load_store_unit.store_data_x [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14828 (A=\lm32_cpu.size_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14829 (A=\lm32_cpu.size_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14911 (A=\lm32_cpu.load_store_unit.wb_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14200 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14912 (A=\lm32_cpu.load_store_unit.wb_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14201 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14913 (A=\lm32_cpu.load_store_unit.wb_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14202 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14914 (A=\lm32_cpu.load_store_unit.wb_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14203 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14915 (A=\lm32_cpu.load_store_unit.wb_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14204 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14916 (A=\lm32_cpu.load_store_unit.wb_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14205 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14917 (A=\lm32_cpu.load_store_unit.wb_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14918 (A=\lm32_cpu.load_store_unit.wb_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14919 (A=\lm32_cpu.load_store_unit.wb_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14920 (A=\lm32_cpu.load_store_unit.wb_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14209 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14921 (A=\lm32_cpu.load_store_unit.wb_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14922 (A=\lm32_cpu.load_store_unit.wb_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14211 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14923 (A=\lm32_cpu.load_store_unit.wb_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14924 (A=\lm32_cpu.load_store_unit.wb_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14925 (A=\lm32_cpu.load_store_unit.wb_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14926 (A=\lm32_cpu.load_store_unit.wb_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14215 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14927 (A=\lm32_cpu.load_store_unit.wb_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14216 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14928 (A=\lm32_cpu.load_store_unit.wb_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14217 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14929 (A=\lm32_cpu.load_store_unit.wb_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14218 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14930 (A=\lm32_cpu.load_store_unit.wb_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14219 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14931 (A=\lm32_cpu.load_store_unit.wb_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14220 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14932 (A=\lm32_cpu.load_store_unit.wb_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14221 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14933 (A=\lm32_cpu.load_store_unit.wb_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14222 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14934 (A=\lm32_cpu.load_store_unit.wb_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14223 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14935 (A=\lm32_cpu.load_store_unit.wb_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14224 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14936 (A=\lm32_cpu.load_store_unit.wb_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14225 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14937 (A=\lm32_cpu.load_store_unit.wb_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14226 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14938 (A=\lm32_cpu.load_store_unit.wb_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14227 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14939 (A=\lm32_cpu.load_store_unit.wb_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14228 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14940 (A=\lm32_cpu.load_store_unit.wb_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14229 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14910 (A=\lm32_cpu.load_store_unit.wb_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14199 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14942 (A=\lm32_cpu.load_store_unit.sign_extend_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14231 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14941 (A=\lm32_cpu.load_store_unit.wb_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14230 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11879 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14909 (A=\lm32_cpu.load_store_unit.size_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14233 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15012 (A=\lm32_cpu.instruction_unit.icache.state [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14967 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15132 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196_Y [1], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15133 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196_Y [2], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15134 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196_Y [3], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15135 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196_Y [4], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15136 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196_Y [5], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15131 (A=$auto$simplemap.cc:309:simplemap_lut$42069, B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15137 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2196_Y [6], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15108 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3561.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5208_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15109 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3561.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5209_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15107 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3561.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5207_Y, B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15110 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3561.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5210_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12061 (A=\lm32_cpu.instruction_unit.bus_error_f, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6317 (A=$procmux$2258_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9598 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15013 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3593.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$6104_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15176 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3538.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15201_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11863 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11864 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11865 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11866 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11867 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11868 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11869 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11870 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5096 (A=\lm32_cpu.instruction_unit.icache_refill_ready, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$5264) into $auto$simplemap.cc:420:simplemap_dff$5093 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11887 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11888 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11889 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11890 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11891 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11892 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11893 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11894 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5215 (A=$procmux$2639_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5034 (A=\next_state, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6791 (A=$procmux$2787_Y, B=1'1, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6032 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6540 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6541 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5552 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6542 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6543 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5895 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6544 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5897 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6545 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5899 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6546 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5872 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5993 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5874 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5994 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5995 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5878 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5996 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5997 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6108 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5998 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6110 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5999 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6112 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6000 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5545 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6441 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5968 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6443 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5969 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6445 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5970 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6447 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5971 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6449 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5972 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6451 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5973 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6453 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5974 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6455 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5975 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6457 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5850 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6459 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5851 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6461 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5852 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6463 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5853 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6465 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5854 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6467 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5855 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6469 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5756 (A=$procmux$2334_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8507 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5856 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6439 (A=$auto$simplemap.cc:309:simplemap_lut$41651, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5913 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5857 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5644 (A=\timer0_value [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5917 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6077 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6126 (A=$procmux$2268_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5645 (A=\timer0_value [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5646 (A=\timer0_value [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5647 (A=\timer0_value [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5648 (A=\timer0_value [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5649 (A=\timer0_value [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5650 (A=\timer0_value [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5651 (A=\timer0_value [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5652 (A=\timer0_value [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5653 (A=\timer0_value [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5654 (A=\timer0_value [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5655 (A=\timer0_value [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5656 (A=\timer0_value [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5657 (A=\timer0_value [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5658 (A=\timer0_value [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5659 (A=\timer0_value [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5660 (A=\timer0_value [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5661 (A=\timer0_value [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5662 (A=\timer0_value [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5663 (A=\timer0_value [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5664 (A=\timer0_value [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5665 (A=\timer0_value [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5910 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6311 (A=$procmux$2486_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5725 (A=$procmux$2339_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5666 (A=\timer0_value [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5667 (A=\timer0_value [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6127 (A=$procmux$2268_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6128 (A=$procmux$2268_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6129 (A=$procmux$2268_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6130 (A=$procmux$2268_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6131 (A=$procmux$2268_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6132 (A=$procmux$2268_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6133 (A=$procmux$2268_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6134 (A=$procmux$2268_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6135 (A=$procmux$2268_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6136 (A=$procmux$2268_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6143 (A=$procmux$2268_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5668 (A=\timer0_value [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5669 (A=\timer0_value [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5670 (A=\timer0_value [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5671 (A=\timer0_value [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5672 (A=\timer0_value [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5673 (A=\timer0_value [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6144 (A=$procmux$2268_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6145 (A=$procmux$2268_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6146 (A=$procmux$2268_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6147 (A=$procmux$2268_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6148 (A=$procmux$2268_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6149 (A=$procmux$2268_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6150 (A=$procmux$2268_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6151 (A=$procmux$2268_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6152 (A=$procmux$2268_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6153 (A=$procmux$2268_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6154 (A=$procmux$2268_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6558 (A=$procmux$2757_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6123 (A=$procmux$2268_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6559 (A=$procmux$2757_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6560 (A=$procmux$2757_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6561 (A=$procmux$2757_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6562 (A=$procmux$2757_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6563 (A=$procmux$2757_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6564 (A=$procmux$2757_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6396 (A=$procmux$2744_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6557 (A=$procmux$2757_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10086 (A=\lm32_cpu.x_result [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6398 (A=$procmux$2744_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6566 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6395 (A=$procmux$2744_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6471 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1187$1275_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6348 (A=$procmux$2473_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6567 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6568 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6569 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6570 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6571 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6572 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6230 (A=$procmux$2263_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6565 (A=\uart_phy_rx_reg [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5964 (A=$procmux$2297_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6229 (A=$procmux$2263_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9972 (A=\lm32_cpu.d_result_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6231 (A=$procmux$2263_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6232 (A=$procmux$2263_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6233 (A=$procmux$2263_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6236 (A=$procmux$2263_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6240 (A=$procmux$2263_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9890 (A=\lm32_cpu.d_result_0 [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6237 (A=$procmux$2263_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6242 (A=$procmux$2263_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6239 (A=$procmux$2263_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6241 (A=$procmux$2263_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6238 (A=$procmux$2263_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9896 (A=\lm32_cpu.d_result_0 [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6243 (A=$procmux$2263_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6244 (A=$procmux$2263_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9963 (A=\lm32_cpu.d_result_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5752 (A=$procmux$2334_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8503 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6247 (A=$procmux$2263_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9895 (A=\lm32_cpu.d_result_0 [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6249 (A=$procmux$2263_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9898 (A=\lm32_cpu.d_result_0 [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6245 (A=$procmux$2263_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6252 (A=$procmux$2263_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6254 (A=$procmux$2263_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6255 (A=$procmux$2263_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6256 (A=$procmux$2263_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6257 (A=$procmux$2263_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6258 (A=$procmux$2263_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6050 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6227 (A=$procmux$2263_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6361 (A=\multiregimpl0_regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6051 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6052 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6053 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6054 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6055 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6056 (A=\multiregimpl0_regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5026 (A=$procmux$2696_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6049 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5027 (A=$procmux$2696_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5028 (A=$procmux$2696_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5187 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5025 (A=$procmux$2696_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5044 (A=$procmux$2687_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5091 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1250$1289_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4988 (A=\csrbankarray_csrbank4_txfull_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8345 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5097 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1257$1291_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5016 (A=\csrbankarray_csrbank4_rxempty_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8347 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5213 (A=$procmux$2639_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5186 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=\uart_tx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5214 (A=$procmux$2639_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9900 (A=\lm32_cpu.d_result_0 [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5216 (A=$procmux$2639_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5250 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1268$1295_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5212 (A=$procmux$2639_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5251 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1268$1295_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5252 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1268$1295_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5293 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1271$1296_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5249 (A=$auto$simplemap.cc:309:simplemap_lut$41746, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5294 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1271$1296_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5295 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1271$1296_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5445 (A=$procmux$2607_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5292 (A=$auto$simplemap.cc:309:simplemap_lut$41765, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5342 (A=\uart_rx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5446 (A=$procmux$2607_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5447 (A=$procmux$2607_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5448 (A=$procmux$2607_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5474 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1290$1306_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5444 (A=$procmux$2607_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5475 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1290$1306_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5476 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1290$1306_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5498 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1293$1307_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5473 (A=$auto$simplemap.cc:309:simplemap_lut$41803, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5499 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1293$1307_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5500 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1293$1307_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5594 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5497 (A=$auto$simplemap.cc:309:simplemap_lut$41822, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5595 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5596 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5597 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5598 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5599 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5600 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5946 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5947 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5948 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5949 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5950 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5951 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5952 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5953 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5928 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5929 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5930 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5931 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5932 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5933 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5934 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5935 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6025 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6026 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6027 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6028 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6029 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6030 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6031 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5546 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5547 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5593 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5892 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5871 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5877 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6105 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6107 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6111 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6440 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6442 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6444 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6446 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6448 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6450 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6452 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6454 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6456 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6458 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6460 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6462 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6464 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6466 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6468 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1183$1271_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5914 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5915 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6539 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5625 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5627 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5472 (A=\csrbankarray_csrbank3_update_value0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6079 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6080 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6082 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6083 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6059 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6061 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6065 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5707 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5709 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5710 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5711 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5712 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5713 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5714 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6124 (A=$procmux$2268_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6125 (A=$procmux$2268_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6137 (A=$procmux$2268_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6138 (A=$procmux$2268_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6139 (A=$procmux$2268_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6140 (A=$procmux$2268_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6141 (A=$procmux$2268_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6142 (A=$procmux$2268_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5730 (A=$procmux$2334_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8481 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5643 (A=\timer0_value [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5715 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1334$1317_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5029 (A=\timer0_eventmanager_status_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8478 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5728 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5731 (A=$procmux$2334_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8482 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5732 (A=$procmux$2334_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8483 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5733 (A=$procmux$2334_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8484 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6246 (A=$procmux$2263_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5735 (A=$procmux$2334_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8486 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9825 (A=\lm32_cpu.instruction_unit.pc_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5737 (A=$procmux$2334_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8488 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5757 (A=$procmux$2334_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8508 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5758 (A=$procmux$2334_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8509 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5759 (A=$procmux$2334_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8510 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5760 (A=$procmux$2334_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8511 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5795 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5796 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5868 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5869 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5833 (A=\spiflash_sr [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5747 (A=$procmux$2334_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8498 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5748 (A=$procmux$2334_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8499 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5751 (A=$procmux$2334_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8502 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5749 (A=$procmux$2334_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8500 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5754 (A=$procmux$2334_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8505 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5753 (A=$procmux$2334_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8504 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9962 (A=\lm32_cpu.d_result_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5755 (A=$procmux$2334_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8506 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6248 (A=$procmux$2263_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5734 (A=$procmux$2334_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8485 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5738 (A=$procmux$2334_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8489 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5739 (A=$procmux$2334_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8490 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5740 (A=$procmux$2334_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8491 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5741 (A=$procmux$2334_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8492 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5729 (A=$procmux$2334_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8480 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5742 (A=$procmux$2334_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8493 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5743 (A=$procmux$2334_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8494 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5794 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5840 (A=$auto$simplemap.cc:256:simplemap_eqne$8045, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5744 (A=$procmux$2334_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8495 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5745 (A=$procmux$2334_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8496 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5746 (A=$procmux$2334_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8497 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5867 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5891 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5936 (A=$procmux$2532_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8522 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5834 (A=\spiflash_sr [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5835 (A=\spiflash_sr [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5836 (A=\spiflash_sr [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5837 (A=\spiflash_sr [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5838 (A=\spiflash_sr [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5870 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6390 (A=$procmux$2774_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6391 (A=$procmux$2774_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6392 (A=$procmux$2774_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6393 (A=$procmux$2774_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6394 (A=$procmux$2774_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6312 (A=$procmux$2258_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6313 (A=$procmux$2258_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6314 (A=$procmux$2258_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6315 (A=$procmux$2258_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6316 (A=$procmux$2258_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6389 (A=$procmux$2774_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5736 (A=$procmux$2334_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8487 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6379 (A=$procmux$2774_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6380 (A=$procmux$2774_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6381 (A=$procmux$2774_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6382 (A=$procmux$2774_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6383 (A=$procmux$2774_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6384 (A=$procmux$2774_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6385 (A=$procmux$2774_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6386 (A=$procmux$2774_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6387 (A=$procmux$2774_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6388 (A=$procmux$2774_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6318 (A=$procmux$2258_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5067 (A=$procmux$2429_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8599 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5068 (A=$procmux$2429_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5832 (A=\spiflash_miso1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5963 (A=$procmux$2525_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8555 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5967 (A=\spiflash_miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5069 (A=$procmux$2429_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8601 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5070 (A=$procmux$2429_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8602 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5071 (A=$procmux$2429_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8603 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5072 (A=$procmux$2429_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5073 (A=$procmux$2429_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=$procmux$2411_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=$procmux$2411_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5985 (A=$procmux$2516_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5039 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/ice40_up5k_b_evn_base_lm32.lite/gateware/top.v:1379$1339_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8565 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6057 (A=$procmux$2501.Y_B, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8566 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=$procmux$2411_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6156 (A=$procmux$2493_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5045 (A=\slave_sel [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6157 (A=$procmux$2493_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6158 (A=$procmux$2493_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6159 (A=$procmux$2493_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5223 (A=$procmux$2399_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8616 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5224 (A=$procmux$2399_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5225 (A=$procmux$2399_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8618 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5226 (A=$procmux$2399_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8619 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5227 (A=$procmux$2399_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8620 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5228 (A=$procmux$2399_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8621 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5229 (A=$procmux$2399_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8622 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5478 (A=$procmux$2367_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8624 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5479 (A=$procmux$2367_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8625 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5480 (A=$procmux$2367_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8626 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5481 (A=$procmux$2367_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5482 (A=$procmux$2367_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8628 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5483 (A=$procmux$2367_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8629 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5484 (A=$procmux$2367_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8630 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5602 (A=$procmux$2354_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8632 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5603 (A=$procmux$2354_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8633 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6155 (A=$procmux$2493_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5604 (A=$procmux$2354_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8634 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5052 (A=$procmux$2438_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8593 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5839 (A=\spiflash_sr [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5049 (A=$procmux$2438_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8590 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6319 (A=$procmux$2258_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5986 (A=$procmux$2516_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5987 (A=$procmux$2516_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5988 (A=$procmux$2516_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5989 (A=$procmux$2516_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5990 (A=$procmux$2516_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5991 (A=$procmux$2516_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5066 (A=$procmux$2429_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8598 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5188 (A=\csrbankarray_sel, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5992 (A=$procmux$2516_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5046 (A=\slave_sel [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5047 (A=\slave_sel [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=$procmux$2411_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6160 (A=$procmux$2493_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6162 (A=$procmux$2493_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6163 (A=$procmux$2493_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6165 (A=$procmux$2493_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6166 (A=$procmux$2493_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5222 (A=$procmux$2399_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8615 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6167 (A=$procmux$2493_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6168 (A=$procmux$2493_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6170 (A=$procmux$2493_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5477 (A=$procmux$2367_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8623 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5050 (A=$procmux$2438_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8591 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5051 (A=$procmux$2438_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8592 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5606 (A=$procmux$2354_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8636 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9826 (A=\lm32_cpu.instruction_unit.pc_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5608 (A=$procmux$2354_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8638 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9827 (A=\lm32_cpu.instruction_unit.pc_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5601 (A=$procmux$2354_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8631 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9829 (A=\lm32_cpu.instruction_unit.pc_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9830 (A=\lm32_cpu.instruction_unit.pc_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9831 (A=\lm32_cpu.instruction_unit.pc_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9832 (A=\lm32_cpu.instruction_unit.pc_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9833 (A=\lm32_cpu.instruction_unit.pc_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9834 (A=\lm32_cpu.instruction_unit.pc_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9835 (A=\lm32_cpu.instruction_unit.pc_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11871 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11872 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11873 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11874 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11875 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11876 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11877 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11878 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$11345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9502 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9840 (A=\lm32_cpu.instruction_unit.pc_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9504 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9841 (A=\lm32_cpu.instruction_unit.pc_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9506 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9842 (A=\lm32_cpu.instruction_unit.pc_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9508 (A=\lm32_cpu.operand_1_x [17], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9843 (A=\lm32_cpu.instruction_unit.pc_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9510 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9844 (A=\lm32_cpu.instruction_unit.pc_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9512 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9845 (A=\lm32_cpu.instruction_unit.pc_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9514 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9846 (A=\lm32_cpu.instruction_unit.pc_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8940 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9516 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9847 (A=\lm32_cpu.instruction_unit.pc_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9518 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9803 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9520 (A=\lm32_cpu.operand_1_x [29], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8702 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9804 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9522 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9797 (A=\lm32_cpu.instruction_unit.instruction_d [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9500 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9548 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8707 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9798 (A=\lm32_cpu.instruction_unit.instruction_d [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9550 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8709 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10184 (A=\lm32_cpu.write_idx_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8954 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9552 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8711 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10185 (A=\lm32_cpu.write_idx_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8955 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9554 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8713 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10186 (A=\lm32_cpu.write_idx_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8956 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9556 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10187 (A=\lm32_cpu.write_idx_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8957 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9558 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8717 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9782 (A=$techmap\lm32_cpu.$procmux$3016_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9560 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8719 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9783 (A=$techmap\lm32_cpu.$procmux$3016_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9562 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8721 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9784 (A=$techmap\lm32_cpu.$procmux$3016_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9564 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8723 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9785 (A=$techmap\lm32_cpu.$procmux$3016_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9566 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8725 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9772 (A=\lm32_cpu.write_idx_d [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9568 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8727 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9773 (A=\lm32_cpu.write_idx_d [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9570 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8729 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9774 (A=\lm32_cpu.write_idx_d [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9572 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8731 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9775 (A=\lm32_cpu.write_idx_d [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9574 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8733 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9683 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9576 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8735 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9684 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10139 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9546 (A=$auto$simplemap.cc:309:simplemap_lut$41974, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8705 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9596 (A=$techmap\lm32_cpu.$procmux$3172_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8738 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9593 (A=$techmap\lm32_cpu.$procmux$3180_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9589 (A=$techmap\lm32_cpu.$procmux$3194_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9586 (A=$techmap\lm32_cpu.$procmux$3205_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9583 (A=$techmap\lm32_cpu.$procmux$3213_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10189 (A=\lm32_cpu.exception_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10148 (A=$techmap\lm32_cpu.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2946$2111_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10146 (A=\lm32_cpu.condition_met_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9685 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10141 (A=\lm32_cpu.instruction_unit.instruction_d [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9686 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10138 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10136 (A=$techmap\lm32_cpu.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2836$2098_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10134 (A=\lm32_cpu.adder_op_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10152 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8754 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9687 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10154 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8756 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9688 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10156 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8758 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9689 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10158 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8760 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9690 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10160 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8762 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9691 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10162 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8764 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9692 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10164 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8766 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9693 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10166 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8768 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9694 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10168 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8770 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9695 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10170 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8772 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9696 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10172 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8774 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9697 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10174 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8776 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9698 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10176 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8778 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9699 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10178 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8780 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9700 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10180 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8782 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9701 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10071 (A=\lm32_cpu.x_result [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10150 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8752 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9702 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10073 (A=\lm32_cpu.x_result [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9703 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10075 (A=\lm32_cpu.x_result [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9704 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10077 (A=\lm32_cpu.x_result [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9705 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10079 (A=\lm32_cpu.x_result [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10080 (A=\lm32_cpu.x_result [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9706 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9707 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9708 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9709 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9710 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9711 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10087 (A=\lm32_cpu.x_result [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10100 (A=\lm32_cpu.x_result [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9623 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9624 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9625 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9626 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9627 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9628 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9629 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9630 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9631 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9632 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9633 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9634 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10101 (A=\lm32_cpu.x_result [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10007 (A=\lm32_cpu.bypass_data_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10070 (A=\lm32_cpu.x_result [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10008 (A=\lm32_cpu.bypass_data_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10009 (A=\lm32_cpu.bypass_data_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10010 (A=\lm32_cpu.bypass_data_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10011 (A=\lm32_cpu.bypass_data_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10012 (A=\lm32_cpu.bypass_data_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10015 (A=\lm32_cpu.bypass_data_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9635 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9636 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10021 (A=\lm32_cpu.bypass_data_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9637 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9638 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9639 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9640 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9641 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10022 (A=\lm32_cpu.bypass_data_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10023 (A=\lm32_cpu.bypass_data_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10024 (A=\lm32_cpu.bypass_data_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10025 (A=\lm32_cpu.bypass_data_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10027 (A=\lm32_cpu.bypass_data_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9642 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10029 (A=\lm32_cpu.bypass_data_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9643 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10033 (A=\lm32_cpu.bypass_data_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9644 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9645 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9646 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10037 (A=\lm32_cpu.bypass_data_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9647 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9648 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9649 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9944 (A=\lm32_cpu.d_result_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10006 (A=\lm32_cpu.bypass_data_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9650 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9948 (A=\lm32_cpu.d_result_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9651 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9607 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10969 (A=\lm32_cpu.operand_1_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9949 (A=\lm32_cpu.d_result_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9950 (A=\lm32_cpu.d_result_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9951 (A=\lm32_cpu.d_result_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9952 (A=\lm32_cpu.d_result_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9953 (A=\lm32_cpu.d_result_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9954 (A=\lm32_cpu.d_result_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9955 (A=\lm32_cpu.d_result_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9956 (A=\lm32_cpu.d_result_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9957 (A=\lm32_cpu.d_result_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9958 (A=\lm32_cpu.d_result_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9959 (A=\lm32_cpu.d_result_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9960 (A=\lm32_cpu.d_result_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9881 (A=\lm32_cpu.d_result_0 [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6235 (A=$procmux$2263_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9964 (A=\lm32_cpu.d_result_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9965 (A=\lm32_cpu.d_result_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9966 (A=\lm32_cpu.d_result_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9967 (A=\lm32_cpu.d_result_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9968 (A=\lm32_cpu.d_result_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9969 (A=\lm32_cpu.d_result_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9970 (A=\lm32_cpu.d_result_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9971 (A=\lm32_cpu.d_result_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9886 (A=\lm32_cpu.d_result_0 [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9973 (A=\lm32_cpu.d_result_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9879 (A=\lm32_cpu.d_result_0 [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9942 (A=\lm32_cpu.d_result_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9880 (A=\lm32_cpu.d_result_0 [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9889 (A=\lm32_cpu.d_result_0 [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9882 (A=\lm32_cpu.d_result_0 [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9883 (A=\lm32_cpu.d_result_0 [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9884 (A=\lm32_cpu.d_result_0 [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9885 (A=\lm32_cpu.d_result_0 [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5750 (A=$procmux$2334_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8501 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9887 (A=\lm32_cpu.d_result_0 [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9888 (A=\lm32_cpu.d_result_0 [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5674 (A=\timer0_value [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9961 (A=\lm32_cpu.d_result_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9891 (A=\lm32_cpu.d_result_0 [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9893 (A=\lm32_cpu.d_result_0 [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6228 (A=$procmux$2263_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9894 (A=\lm32_cpu.d_result_0 [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6234 (A=$procmux$2263_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9892 (A=\lm32_cpu.d_result_0 [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9897 (A=\lm32_cpu.d_result_0 [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8899 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6251 (A=$procmux$2263_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9899 (A=\lm32_cpu.d_result_0 [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6250 (A=$procmux$2263_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9901 (A=\lm32_cpu.d_result_0 [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9902 (A=\lm32_cpu.d_result_0 [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9903 (A=\lm32_cpu.d_result_0 [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8905 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9904 (A=\lm32_cpu.d_result_0 [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9905 (A=\lm32_cpu.d_result_0 [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9906 (A=\lm32_cpu.d_result_0 [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9907 (A=\lm32_cpu.d_result_0 [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9908 (A=\lm32_cpu.d_result_0 [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9909 (A=\lm32_cpu.d_result_0 [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9819 (A=\lm32_cpu.instruction_unit.pc_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9878 (A=\lm32_cpu.d_result_0 [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9820 (A=\lm32_cpu.instruction_unit.pc_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9821 (A=\lm32_cpu.instruction_unit.pc_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9822 (A=\lm32_cpu.instruction_unit.pc_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9823 (A=\lm32_cpu.instruction_unit.pc_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9824 (A=\lm32_cpu.instruction_unit.pc_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5605 (A=$procmux$2354_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8635 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5607 (A=$procmux$2354_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8637 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9828 (A=\lm32_cpu.instruction_unit.pc_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9501 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9503 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9505 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9507 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9509 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9511 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9513 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9515 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9517 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9818 (A=\lm32_cpu.instruction_unit.pc_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9816 (A=\lm32_cpu.data_bus_error_seen, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9814 (A=\lm32_cpu.instruction_unit.bus_error_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9812 (A=\lm32_cpu.csr_write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9810 (A=\lm32_cpu.eret_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9808 (A=\lm32_cpu.scall_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9519 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8701 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9521 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9802 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9547 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8706 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9549 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8708 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9796 (A=\lm32_cpu.instruction_unit.instruction_d [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9551 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8710 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9553 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8712 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9555 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8714 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9557 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8716 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10183 (A=\lm32_cpu.write_idx_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8953 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9559 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8718 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9561 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8720 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9563 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8722 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9565 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8724 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9781 (A=$techmap\lm32_cpu.$procmux$3016_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9567 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8726 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9569 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8728 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9571 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8730 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9573 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8732 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9771 (A=\lm32_cpu.write_idx_d [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10188 (A=\lm32_cpu.write_enable_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8968 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9769 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2936$2105_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9767 (A=\lm32_cpu.write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9765 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9763 (A=\lm32_cpu.m_bypass_enable_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9761 (A=\lm32_cpu.m_bypass_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9759 (A=\lm32_cpu.decoder.x_bypass_enable, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10182 (A=\lm32_cpu.w_result_sel_load_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8975 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9756 (A=$techmap\lm32_cpu.$procmux$3059_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9754 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9752 (A=\lm32_cpu.m_result_sel_compare_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9750 (A=\lm32_cpu.decoder.cmp, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9748 (A=\lm32_cpu.x_result_sel_add_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9746 (A=\lm32_cpu.x_result_sel_sext_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9744 (A=\lm32_cpu.x_result_sel_mc_arith_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9742 (A=\lm32_cpu.decoder.op_rcsr, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9575 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8734 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9577 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2056_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10140 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10151 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8753 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10153 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8755 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10155 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8757 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10157 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8759 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10159 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8761 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10161 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8763 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10163 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8765 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10165 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8767 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10167 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8769 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10169 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8771 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10171 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8773 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10173 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8775 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10175 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8777 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10177 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8779 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10179 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8781 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10181 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2115_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8783 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10072 (A=\lm32_cpu.x_result [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10074 (A=\lm32_cpu.x_result [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10076 (A=\lm32_cpu.x_result [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10078 (A=\lm32_cpu.x_result [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10081 (A=\lm32_cpu.x_result [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10082 (A=\lm32_cpu.x_result [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10083 (A=\lm32_cpu.x_result [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10084 (A=\lm32_cpu.x_result [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10085 (A=\lm32_cpu.x_result [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10088 (A=\lm32_cpu.x_result [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9682 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2103_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10089 (A=\lm32_cpu.x_result [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10090 (A=\lm32_cpu.x_result [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10091 (A=\lm32_cpu.x_result [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10092 (A=\lm32_cpu.x_result [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10093 (A=\lm32_cpu.x_result [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10094 (A=\lm32_cpu.x_result [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10095 (A=\lm32_cpu.x_result [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10096 (A=\lm32_cpu.x_result [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10097 (A=\lm32_cpu.x_result [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10098 (A=\lm32_cpu.x_result [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10099 (A=\lm32_cpu.x_result [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10013 (A=\lm32_cpu.bypass_data_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10014 (A=\lm32_cpu.bypass_data_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10016 (A=\lm32_cpu.bypass_data_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10017 (A=\lm32_cpu.bypass_data_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10018 (A=\lm32_cpu.bypass_data_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10019 (A=\lm32_cpu.bypass_data_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10020 (A=\lm32_cpu.bypass_data_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10026 (A=\lm32_cpu.bypass_data_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10028 (A=\lm32_cpu.bypass_data_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10030 (A=\lm32_cpu.bypass_data_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10031 (A=\lm32_cpu.bypass_data_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10032 (A=\lm32_cpu.bypass_data_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10034 (A=\lm32_cpu.bypass_data_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10035 (A=\lm32_cpu.bypass_data_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10036 (A=\lm32_cpu.bypass_data_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9943 (A=\lm32_cpu.d_result_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9945 (A=\lm32_cpu.d_result_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9946 (A=\lm32_cpu.d_result_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9622 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2097_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9620 (A=\lm32_cpu.branch_predict_taken_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9618 (A=\lm32_cpu.branch_predict_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9616 (A=\lm32_cpu.branch_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9614 (A=\lm32_cpu.branch_predict_taken_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9612 (A=\lm32_cpu.branch_predict_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9048 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9610 (A=\lm32_cpu.branch_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9049 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9947 (A=\lm32_cpu.d_result_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$8853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9606 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9604 (A=\lm32_cpu.store_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9602 (A=\lm32_cpu.decoder.store, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9600 (A=\lm32_cpu.load_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9054 (SB_DFFE).

21.40. Executing ICE40_OPT pass (performing simple optimizations).

21.40.1. Running ICE40 specific optimizations.

21.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 4283 cells.

21.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1233 unused cells and 12948 unused wires.

21.40.6. Rerunning OPT passes. (Removed registers in this run.)

21.40.7. Running ICE40 specific optimizations.

21.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.12. Rerunning OPT passes. (Removed registers in this run.)

21.40.13. Running ICE40 specific optimizations.

21.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.18. Finished OPT passes. (There is nothing left to do.)

21.41. Executing TECHMAP pass (map to technology primitives).

21.41.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

21.41.2. Continuing TECHMAP pass.
No more expansions possible.

21.42. Executing ABC pass (technology mapping using ABC).

21.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 5632 gates and 7562 wires to a netlist network with 1928 inputs and 1218 outputs.

21.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1853.
ABC: Participating nodes from both networks       =    3932.
ABC: Participating nodes from the first network   =    1866. (  69.24 % of nodes)
ABC: Participating nodes from the second network  =    2066. (  76.66 % of nodes)
ABC: Node pairs (any polarity)                    =    1866. (  69.24 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1558. (  57.81 % of names can be moved)
ABC: Total runtime =     0.29 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

21.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2692
ABC RESULTS:        internal signals:     4416
ABC RESULTS:           input signals:     1928
ABC RESULTS:          output signals:     1218
Removing temp directory.

21.43. Executing ICE40_WRAPCARRY pass (wrap carries).

21.44. Executing TECHMAP pass (map to technology primitives).

21.44.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 22 unused cells and 4020 unused wires.

21.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3114
  1-LUT               92
  2-LUT              452
  3-LUT             1362
  4-LUT             1208
  with \SB_CARRY     405

Eliminating LUTs.
Number of LUTs:     3114
  1-LUT               92
  2-LUT              452
  3-LUT             1362
  4-LUT             1208
  with \SB_CARRY     405

Combining LUTs.
Number of LUTs:     3009
  1-LUT               90
  2-LUT              345
  3-LUT             1269
  4-LUT             1305
  with \SB_CARRY     405

Eliminated 0 LUTs.
Combined 105 LUTs.

21.46. Executing TECHMAP pass (map to technology primitives).

21.46.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010101100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000100000000 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 6121 unused wires.

21.47. Executing AUTONAME pass.
Renamed 50454 objects in module top (53 iterations).

21.48. Executing HIERARCHY pass (managing design hierarchy).

21.48.1. Analyzing design hierarchy..
Top module:  \top

21.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

21.49. Printing statistics.

=== top ===

   Number of wires:               3386
   Number of wire bits:           9453
   Number of public wires:        3386
   Number of public wire bits:    9453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5068
     SB_CARRY                      405
     SB_DFF                        112
     SB_DFFE                        78
     SB_DFFESR                    1134
     SB_DFFESS                      27
     SB_DFFS                         2
     SB_DFFSR                      285
     SB_LUT4                      3009
     SB_RAM40_4K                    12
     SB_SPRAM256KA                   4

21.50. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.adr has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed0 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed1 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed2 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed3 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed4 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire top.cas_switches has an unprocessed 'init' attribute.
Warning: Wire top.cpu_interrupt has an unprocessed 'init' attribute.
Warning: Wire top.csrbankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.next_state has an unprocessed 'init' attribute.
Warning: Wire top.shared_ack has an unprocessed 'init' attribute.
Warning: Wire top.shared_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.slave_sel has an unprocessed 'init' attribute.
Warning: Wire top.spiflash_miso_status has an unprocessed 'init' attribute.
Warning: Wire top.spram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain11 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout0 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout1 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren11 has an unprocessed 'init' attribute.
Warning: Wire top.timer0_zero_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_tx_clear has an unprocessed 'init' attribute.
Warning: Wire top.we has an unprocessed 'init' attribute.
found and reported 32 problems.

21.51. Executing JSON backend.

Warnings: 96 unique messages, 104 total
End of script. Logfile hash: aea1a6affc, CPU: user 17.16s system 0.12s, MEM: 138.96 MB peak
Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 27% 26x opt_expr (4 sec), 19% 22x opt_merge (3 sec), ...
