<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int')">ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.73</td>
<td class="s7 cl rt"><a href="mod1166.html#Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#Toggle" > 21.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1166.html#inst_tag_70531"  onclick="showContent('inst_tag_70531')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></td>
<td class="s5 cl rt"> 56.53</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70531_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70531_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70531_Toggle" > 20.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70531_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1166.html#inst_tag_70532"  onclick="showContent('inst_tag_70532')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></td>
<td class="s5 cl rt"> 56.53</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70532_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70532_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70532_Toggle" > 20.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70532_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1166.html#inst_tag_70529"  onclick="showContent('inst_tag_70529')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></td>
<td class="s5 cl rt"> 56.73</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70529_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70529_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70529_Toggle" > 21.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70529_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1166.html#inst_tag_70530"  onclick="showContent('inst_tag_70530')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></td>
<td class="s5 cl rt"> 56.73</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70530_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70530_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70530_Toggle" > 21.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70530_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_70531'>
<hr>
<a name="inst_tag_70531"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_70531" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.53</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70531_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70531_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70531_Toggle" > 20.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70531_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.48</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s2 cl rt"> 20.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2517.html#inst_tag_182822" >u_dlm_ram0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117471" id="tag_urg_inst_117471">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117472" id="tag_urg_inst_117472">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33398" id="tag_urg_inst_33398">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33399" id="tag_urg_inst_33399">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1181.html#inst_tag_70687" id="tag_urg_inst_70687">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70532'>
<hr>
<a name="inst_tag_70532"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_70532" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.53</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70532_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70532_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70532_Toggle" > 20.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70532_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.48</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s2 cl rt"> 20.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2517.html#inst_tag_182822" >u_dlm_ram0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117473" id="tag_urg_inst_117473">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117474" id="tag_urg_inst_117474">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33400" id="tag_urg_inst_33400">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33401" id="tag_urg_inst_33401">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1181.html#inst_tag_70688" id="tag_urg_inst_70688">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70529'>
<hr>
<a name="inst_tag_70529"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_70529" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.73</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70529_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70529_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70529_Toggle" > 21.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70529_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.63</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s2 cl rt"> 21.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1617.html#inst_tag_81646" >u_ilm_ram0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117467" id="tag_urg_inst_117467">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117468" id="tag_urg_inst_117468">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33394" id="tag_urg_inst_33394">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33395" id="tag_urg_inst_33395">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1181.html#inst_tag_70685" id="tag_urg_inst_70685">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70530'>
<hr>
<a name="inst_tag_70530"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_70530" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.73</td>
<td class="s7 cl rt"><a href="mod1166.html#inst_tag_70530_Line" > 77.27</a></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70530_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1166.html#inst_tag_70530_Toggle" > 21.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1166.html#inst_tag_70530_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.63</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s2 cl rt"> 21.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1617.html#inst_tag_81647" >u_ilm_ram1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117469" id="tag_urg_inst_117469">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117470" id="tag_urg_inst_117470">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33396" id="tag_urg_inst_33396">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_0.html#inst_tag_33397" id="tag_urg_inst_33397">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1181.html#inst_tag_70686" id="tag_urg_inst_70686">U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1166.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>139</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>147</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>155</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>163</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>171</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
138                       begin
139        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
140        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
141        1/1                default : bmux_me = CE_N;
142                         endcase
143                       end
144                     
145                     always_comb
146                       begin
147        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
148        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
149        1/1                default : bmux_we = GWE_N;
150                         endcase
151                       end
152                     
153                     always_comb
154                       begin
155        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
156        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
157        1/1                default : bmux_data = DI;
158                         endcase
159                       end
160                     
161                     always_comb
162                       begin
163        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
164        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
165        1/1                default : bmux_wem = BYWE_N;
166                         endcase
167                       end
168                     
169                     always_comb
170                       begin
171        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
172        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
173        1/1                default : bmux_addr = A;
174                         endcase
175                       end
176                     
177                     assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
178                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf (
179                                   .in (int_T_DLY),
180                                   .out (T_DLY_capt_smpr)
181                                   );
182                     assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
183                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf (
184                                   .in (int_T_RWM),
185                                   .out (T_RWM_capt_smpr)
186                                   );
187                     assign bist_en_int = biste_r;
188                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
189                     assign wr_tclk_en_int = !scan_mode;
190                     assign swt_en_int = scan_mode;
191                     assign scan_mode = dm0 | dm1 | dm2;
192                     
193                     always_comb
194                       begin
195        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
196        1/1                1'b1 : wt_mux_out = swt_r;
197        1/1                default : wt_mux_out = mem_data_out;
198                         endcase
199                       end
200                     
201                     assign swt_nxt = bmux_data;
202                     assign DO = wt_mux_out;
203                     assign mem_data_out = int_DO;
204                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
205                     assign tdc = {16 {tdc2bits_capt}};
206                     assign capt_in = wt_mux_out;
207                     
208                     ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and #(.width(32)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and (
209                                           .and_in1 (capt_in),      // Data Input
210                                           .and_in2 (capt_en),      // Capture Enable
211                                           .and_out (gated_capt_out) // Data Output
212                                         );
213                     
214                     
215                     assign err_data_out = (gated_capt_out ^ tdc);
216                     
217                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
218        1/1            if (!rst_sms)
219                         begin
220        1/1                swt_r &lt;=  32'd0;
221                         end
222        1/1            else if (scan_mode)
223                         begin
224        1/1                swt_r &lt;=  swt_nxt;
225                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1166.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (mpr_sel ? mux_T_DLY_smpr : T_DLY)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (mpr_sel ? mux_T_RWM_smpr : T_RWM)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1166.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">107</td>
<td class="rt">21.06 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">52</td>
<td class="rt">20.47 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">55</td>
<td class="rt">21.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">107</td>
<td class="rt">21.06 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">52</td>
<td class="rt">20.47 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">55</td>
<td class="rt">21.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_DLY_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1166.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">13</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">147</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">155</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177        assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182        assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
140              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
141              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
148              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
149              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
156              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
157              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
164              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
165              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
172              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
173              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
196              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
197              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218          if (!rst_sms)
             <font color = "green">-1-</font>  
219            begin
220              swt_r <=  32'd0;
           <font color = "green">      ==></font>
221            end
222          else if (scan_mode)
                  <font color = "red">-2-</font>  
223            begin
224              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
225            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70531'>
<a name="inst_tag_70531_Line"></a>
<b>Line Coverage for Instance : <a href="mod1166.html#inst_tag_70531" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>139</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>147</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>155</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>163</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>171</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
138                       begin
139        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
140        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
141        1/1                default : bmux_me = CE_N;
142                         endcase
143                       end
144                     
145                     always_comb
146                       begin
147        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
148        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
149        1/1                default : bmux_we = GWE_N;
150                         endcase
151                       end
152                     
153                     always_comb
154                       begin
155        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
156        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
157        1/1                default : bmux_data = DI;
158                         endcase
159                       end
160                     
161                     always_comb
162                       begin
163        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
164        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
165        1/1                default : bmux_wem = BYWE_N;
166                         endcase
167                       end
168                     
169                     always_comb
170                       begin
171        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
172        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
173        1/1                default : bmux_addr = A;
174                         endcase
175                       end
176                     
177                     assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
178                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf (
179                                   .in (int_T_DLY),
180                                   .out (T_DLY_capt_smpr)
181                                   );
182                     assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
183                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf (
184                                   .in (int_T_RWM),
185                                   .out (T_RWM_capt_smpr)
186                                   );
187                     assign bist_en_int = biste_r;
188                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
189                     assign wr_tclk_en_int = !scan_mode;
190                     assign swt_en_int = scan_mode;
191                     assign scan_mode = dm0 | dm1 | dm2;
192                     
193                     always_comb
194                       begin
195        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
196        1/1                1'b1 : wt_mux_out = swt_r;
197        1/1                default : wt_mux_out = mem_data_out;
198                         endcase
199                       end
200                     
201                     assign swt_nxt = bmux_data;
202                     assign DO = wt_mux_out;
203                     assign mem_data_out = int_DO;
204                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
205                     assign tdc = {16 {tdc2bits_capt}};
206                     assign capt_in = wt_mux_out;
207                     
208                     ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and #(.width(32)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and (
209                                           .and_in1 (capt_in),      // Data Input
210                                           .and_in2 (capt_en),      // Capture Enable
211                                           .and_out (gated_capt_out) // Data Output
212                                         );
213                     
214                     
215                     assign err_data_out = (gated_capt_out ^ tdc);
216                     
217                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
218        1/1            if (!rst_sms)
219                         begin
220        1/1                swt_r &lt;=  32'd0;
221                         end
222        1/1            else if (scan_mode)
223                         begin
224        1/1                swt_r &lt;=  swt_nxt;
225                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_70531_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1166.html#inst_tag_70531" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (mpr_sel ? mux_T_DLY_smpr : T_DLY)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (mpr_sel ? mux_T_RWM_smpr : T_RWM)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70531_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1166.html#inst_tag_70531" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">13</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">103</td>
<td class="rt">20.28 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">50</td>
<td class="rt">19.69 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">53</td>
<td class="rt">20.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">13</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">103</td>
<td class="rt">20.28 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">50</td>
<td class="rt">19.69 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">53</td>
<td class="rt">20.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_DLY_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70531_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1166.html#inst_tag_70531" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">13</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">147</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">155</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177        assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182        assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
140              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
141              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
148              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
149              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
156              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
157              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
164              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
165              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
172              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
173              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
196              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
197              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218          if (!rst_sms)
             <font color = "green">-1-</font>  
219            begin
220              swt_r <=  32'd0;
           <font color = "green">      ==></font>
221            end
222          else if (scan_mode)
                  <font color = "red">-2-</font>  
223            begin
224              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
225            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70532'>
<a name="inst_tag_70532_Line"></a>
<b>Line Coverage for Instance : <a href="mod1166.html#inst_tag_70532" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>139</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>147</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>155</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>163</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>171</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
138                       begin
139        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
140        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
141        1/1                default : bmux_me = CE_N;
142                         endcase
143                       end
144                     
145                     always_comb
146                       begin
147        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
148        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
149        1/1                default : bmux_we = GWE_N;
150                         endcase
151                       end
152                     
153                     always_comb
154                       begin
155        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
156        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
157        1/1                default : bmux_data = DI;
158                         endcase
159                       end
160                     
161                     always_comb
162                       begin
163        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
164        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
165        1/1                default : bmux_wem = BYWE_N;
166                         endcase
167                       end
168                     
169                     always_comb
170                       begin
171        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
172        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
173        1/1                default : bmux_addr = A;
174                         endcase
175                       end
176                     
177                     assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
178                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf (
179                                   .in (int_T_DLY),
180                                   .out (T_DLY_capt_smpr)
181                                   );
182                     assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
183                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf (
184                                   .in (int_T_RWM),
185                                   .out (T_RWM_capt_smpr)
186                                   );
187                     assign bist_en_int = biste_r;
188                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
189                     assign wr_tclk_en_int = !scan_mode;
190                     assign swt_en_int = scan_mode;
191                     assign scan_mode = dm0 | dm1 | dm2;
192                     
193                     always_comb
194                       begin
195        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
196        1/1                1'b1 : wt_mux_out = swt_r;
197        1/1                default : wt_mux_out = mem_data_out;
198                         endcase
199                       end
200                     
201                     assign swt_nxt = bmux_data;
202                     assign DO = wt_mux_out;
203                     assign mem_data_out = int_DO;
204                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
205                     assign tdc = {16 {tdc2bits_capt}};
206                     assign capt_in = wt_mux_out;
207                     
208                     ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and #(.width(32)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and (
209                                           .and_in1 (capt_in),      // Data Input
210                                           .and_in2 (capt_en),      // Capture Enable
211                                           .and_out (gated_capt_out) // Data Output
212                                         );
213                     
214                     
215                     assign err_data_out = (gated_capt_out ^ tdc);
216                     
217                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
218        1/1            if (!rst_sms)
219                         begin
220        1/1                swt_r &lt;=  32'd0;
221                         end
222        1/1            else if (scan_mode)
223                         begin
224        1/1                swt_r &lt;=  swt_nxt;
225                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_70532_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1166.html#inst_tag_70532" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (mpr_sel ? mux_T_DLY_smpr : T_DLY)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (mpr_sel ? mux_T_RWM_smpr : T_RWM)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70532_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1166.html#inst_tag_70532" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">13</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">103</td>
<td class="rt">20.28 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">50</td>
<td class="rt">19.69 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">53</td>
<td class="rt">20.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">13</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">103</td>
<td class="rt">20.28 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">50</td>
<td class="rt">19.69 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">53</td>
<td class="rt">20.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_DLY_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70532_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1166.html#inst_tag_70532" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">13</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">147</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">155</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177        assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182        assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
140              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
141              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
148              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
149              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
156              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
157              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
164              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
165              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
172              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
173              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
196              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
197              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218          if (!rst_sms)
             <font color = "green">-1-</font>  
219            begin
220              swt_r <=  32'd0;
           <font color = "green">      ==></font>
221            end
222          else if (scan_mode)
                  <font color = "red">-2-</font>  
223            begin
224              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
225            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70529'>
<a name="inst_tag_70529_Line"></a>
<b>Line Coverage for Instance : <a href="mod1166.html#inst_tag_70529" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>139</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>147</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>155</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>163</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>171</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
138                       begin
139        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
140        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
141        1/1                default : bmux_me = CE_N;
142                         endcase
143                       end
144                     
145                     always_comb
146                       begin
147        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
148        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
149        1/1                default : bmux_we = GWE_N;
150                         endcase
151                       end
152                     
153                     always_comb
154                       begin
155        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
156        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
157        1/1                default : bmux_data = DI;
158                         endcase
159                       end
160                     
161                     always_comb
162                       begin
163        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
164        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
165        1/1                default : bmux_wem = BYWE_N;
166                         endcase
167                       end
168                     
169                     always_comb
170                       begin
171        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
172        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
173        1/1                default : bmux_addr = A;
174                         endcase
175                       end
176                     
177                     assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
178                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf (
179                                   .in (int_T_DLY),
180                                   .out (T_DLY_capt_smpr)
181                                   );
182                     assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
183                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf (
184                                   .in (int_T_RWM),
185                                   .out (T_RWM_capt_smpr)
186                                   );
187                     assign bist_en_int = biste_r;
188                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
189                     assign wr_tclk_en_int = !scan_mode;
190                     assign swt_en_int = scan_mode;
191                     assign scan_mode = dm0 | dm1 | dm2;
192                     
193                     always_comb
194                       begin
195        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
196        1/1                1'b1 : wt_mux_out = swt_r;
197        1/1                default : wt_mux_out = mem_data_out;
198                         endcase
199                       end
200                     
201                     assign swt_nxt = bmux_data;
202                     assign DO = wt_mux_out;
203                     assign mem_data_out = int_DO;
204                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
205                     assign tdc = {16 {tdc2bits_capt}};
206                     assign capt_in = wt_mux_out;
207                     
208                     ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and #(.width(32)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and (
209                                           .and_in1 (capt_in),      // Data Input
210                                           .and_in2 (capt_en),      // Capture Enable
211                                           .and_out (gated_capt_out) // Data Output
212                                         );
213                     
214                     
215                     assign err_data_out = (gated_capt_out ^ tdc);
216                     
217                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
218        1/1            if (!rst_sms)
219                         begin
220        1/1                swt_r &lt;=  32'd0;
221                         end
222        1/1            else if (scan_mode)
223                         begin
224        1/1                swt_r &lt;=  swt_nxt;
225                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_70529_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1166.html#inst_tag_70529" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (mpr_sel ? mux_T_DLY_smpr : T_DLY)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (mpr_sel ? mux_T_RWM_smpr : T_RWM)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70529_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1166.html#inst_tag_70529" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">107</td>
<td class="rt">21.06 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">52</td>
<td class="rt">20.47 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">55</td>
<td class="rt">21.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">107</td>
<td class="rt">21.06 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">52</td>
<td class="rt">20.47 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">55</td>
<td class="rt">21.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_DLY_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70529_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1166.html#inst_tag_70529" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">13</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">147</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">155</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177        assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182        assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
140              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
141              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
148              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
149              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
156              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
157              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
164              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
165              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
172              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
173              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
196              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
197              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218          if (!rst_sms)
             <font color = "green">-1-</font>  
219            begin
220              swt_r <=  32'd0;
           <font color = "green">      ==></font>
221            end
222          else if (scan_mode)
                  <font color = "red">-2-</font>  
223            begin
224              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
225            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70530'>
<a name="inst_tag_70530_Line"></a>
<b>Line Coverage for Instance : <a href="mod1166.html#inst_tag_70530" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>139</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>147</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>155</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>163</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>171</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
138                       begin
139        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
140        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
141        1/1                default : bmux_me = CE_N;
142                         endcase
143                       end
144                     
145                     always_comb
146                       begin
147        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
148        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
149        1/1                default : bmux_we = GWE_N;
150                         endcase
151                       end
152                     
153                     always_comb
154                       begin
155        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
156        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
157        1/1                default : bmux_data = DI;
158                         endcase
159                       end
160                     
161                     always_comb
162                       begin
163        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
164        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
165        1/1                default : bmux_wem = BYWE_N;
166                         endcase
167                       end
168                     
169                     always_comb
170                       begin
171        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
172        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
173        1/1                default : bmux_addr = A;
174                         endcase
175                       end
176                     
177                     assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
178                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf (
179                                   .in (int_T_DLY),
180                                   .out (T_DLY_capt_smpr)
181                                   );
182                     assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
183                     dwsms_buf #(.width (3)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf (
184                                   .in (int_T_RWM),
185                                   .out (T_RWM_capt_smpr)
186                                   );
187                     assign bist_en_int = biste_r;
188                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
189                     assign wr_tclk_en_int = !scan_mode;
190                     assign swt_en_int = scan_mode;
191                     assign scan_mode = dm0 | dm1 | dm2;
192                     
193                     always_comb
194                       begin
195        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
196        1/1                1'b1 : wt_mux_out = swt_r;
197        1/1                default : wt_mux_out = mem_data_out;
198                         endcase
199                       end
200                     
201                     assign swt_nxt = bmux_data;
202                     assign DO = wt_mux_out;
203                     assign mem_data_out = int_DO;
204                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
205                     assign tdc = {16 {tdc2bits_capt}};
206                     assign capt_in = wt_mux_out;
207                     
208                     ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and #(.width(32)) U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_preserved_and (
209                                           .and_in1 (capt_in),      // Data Input
210                                           .and_in2 (capt_en),      // Capture Enable
211                                           .and_out (gated_capt_out) // Data Output
212                                         );
213                     
214                     
215                     assign err_data_out = (gated_capt_out ^ tdc);
216                     
217                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
218        1/1            if (!rst_sms)
219                         begin
220        1/1                swt_r &lt;=  32'd0;
221                         end
222        1/1            else if (scan_mode)
223                         begin
224        1/1                swt_r &lt;=  swt_nxt;
225                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_70530_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1166.html#inst_tag_70530" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (mpr_sel ? mux_T_DLY_smpr : T_DLY)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (mpr_sel ? mux_T_RWM_smpr : T_RWM)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70530_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1166.html#inst_tag_70530" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">107</td>
<td class="rt">21.06 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">52</td>
<td class="rt">20.47 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">55</td>
<td class="rt">21.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">107</td>
<td class="rt">21.06 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">52</td>
<td class="rt">20.47 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">55</td>
<td class="rt">21.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_RWM_capt_smpr[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>T_DLY_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70530_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1166.html#inst_tag_70530" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">13</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">147</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">155</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177        assign int_T_DLY = mpr_sel ? mux_T_DLY_smpr : T_DLY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182        assign int_T_RWM = mpr_sel ? mux_T_RWM_smpr : T_RWM;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
140              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
141              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
148              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
149              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
156              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
157              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
164              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
165              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
172              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
173              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
196              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
197              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218          if (!rst_sms)
             <font color = "green">-1-</font>  
219            begin
220              swt_r <=  32'd0;
           <font color = "green">      ==></font>
221            end
222          else if (scan_mode)
                  <font color = "red">-2-</font>  
223            begin
224              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
225            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_70529">
    <li>
      <a href="#inst_tag_70529_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70529_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70529_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70529_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70530">
    <li>
      <a href="#inst_tag_70530_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70530_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70530_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70530_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70531">
    <li>
      <a href="#inst_tag_70531_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70531_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70531_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70531_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70532">
    <li>
      <a href="#inst_tag_70532_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70532_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70532_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70532_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
