ncverilog: v3.20.(p1): (c) Copyright 1995 - 2000 Cadence Design Systems, Inc.
ncverilog: v3.20.(p1): Started on Aug 22, 2001 at 01:58:37
ncverilog
	+incdir+../../../rtl/verilog/
	+incdir+../../../bench/verilog/
	../../../bench/verilog/clkrst.v
	../../../bench/verilog/tb_defines.v
	../../../bench/verilog/tb_tasks.v
	../../../bench/verilog/tb_top.v
	../../../bench/verilog/timescale.v
	../../../bench/verilog/wb_master.v
	../../../rtl/verilog/defines.v
	../../../rtl/verilog/ptc.v

file: ../../../bench/verilog/clkrst.v
	module worklib.clkrst:v (up-to-date)
		errors: 0, warnings: 0
file: ../../../bench/verilog/tb_defines.v
file: ../../../bench/verilog/tb_tasks.v
	module worklib.tb_tasks:v
		errors: 0, warnings: 0
file: ../../../bench/verilog/tb_top.v
	module worklib.tb_top:v (up-to-date)
		errors: 0, warnings: 0
file: ../../../bench/verilog/timescale.v
file: ../../../bench/verilog/wb_master.v
	module worklib.wb_master:v (up-to-date)
		errors: 0, warnings: 0
file: ../../../rtl/verilog/defines.v
file: ../../../rtl/verilog/ptc.v
	module worklib.ptc:v (up-to-date)
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
wb_master wb_master(
                  |
ncelab: *W,CUVWSP (/projects/Temp/damjan/ptc/bench/verilog/tb_top.v,95|18): Too few module port connections.
	.RTY_I(0),
	       |
ncelab: *W,CUVMPW (/projects/Temp/damjan/ptc/bench/verilog/tb_top.v,108|8): port sizes differ in port connection.
	Building instance overlay tables: ....................
		`PTC_RPTC_HRC: wb_dat_o[dw-1:0] <= {{dw-cw{1'b0}}, rptc_hrc};
		                                       |
ncelab: *W,NEGMCV (/projects/Temp/damjan/ptc/rtl/verilog/ptc.v,303|41): zero or negative multiple concatenation multiplier (0).
		`PTC_RPTC_LRC: wb_dat_o[dw-1:0] <= {{dw-cw{1'b0}}, rptc_lrc};
		                                       |
ncelab: *W,NEGMCV (/projects/Temp/damjan/ptc/rtl/verilog/ptc.v,304|41): zero or negative multiple concatenation multiplier (0).
		default: wb_dat_o[dw-1:0] <= {{dw-cw{1'b0}}, rptc_cntr};
		                                 |
ncelab: *W,NEGMCV (/projects/Temp/damjan/ptc/rtl/verilog/ptc.v,307|35): zero or negative multiple concatenation multiplier (0).
 Done
	Generating native compiled code:
		worklib.clkrst:v <0x4a5775d7>
			streams:   3, words:   351
		worklib.ptc:v <0x445302e9>
			streams:  43, words:  4150
		worklib.tb_tasks:v <0x7534da37>
			streams:  31, words:  2955
		worklib.tb_top:v <0x6bcb5cb6>
			streams:   4, words:   150
		worklib.wb_master:v <0x122b0123>
			streams:  38, words:  3464
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Registers:               97      97
		Scalar wires:            30       -
		Expanded wires:          32       1
		Vectored wires:           5       -
		Always blocks:           17      17
		Initial blocks:           3       3
		Cont. assignments:       16      22
		Pseudo assignments:       2      36
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb_tasks:v
Loading snapshot worklib.tb_tasks:v .................... Done
ncsim> source /software/cadence/tools/inca/files/ncsimrc
ncsim> run

Warning!  some objects excluded from $dumpvars due to access restrictions, use +access+r on comandline for access to all objects
            File: /projects/Temp/damjan/ptc/bench/verilog/tb_tasks.v, line = 928, pos = 9
           Scope: tb_tasks
            Time: 0 FS + 0


###
### PTC IP Core Verification ###
###

I. Testing correct operation of RPTC_CTRL control bits

  Testing control bit RPTC_CTRL[ECLK] ...
Warning!  Unable to open VCD file ../sim/tb_top.vcd (check file permissions)
            Time: 0 FS + 2

. OK
  Testing control bit RPTC_CTRL[OE] ... OK
  Testing control bit RPTC_CTRL[CNTRRST] ... OK
  Testing control bit RPTC_CTRL[EN] ... OK
  Testing control bit RPTC_CTRL[NEC] ... OK
  Testing control bit RPTC_CTRL[CAPTE] ... OK
  Testing control bit RPTC_CTRL[SINGLE] ... OK
  Testing control bit RPTC_CTRL[INTE] and PTC_RPTC_CTRL[INT]... OK

II. Testing modes of operation ...

  Testing PWM mode ...FAILED !!!
  Testing timer/counter mode ...FAILED !!!
  Testing gate feature ... OK
  Testing interrupt feature ... OK
  Testing capture feature ... OK

###
### FAILED TESTS:           2 ###
###

Simulation complete via $finish(1) at time 224476 NS + 1
/projects/Temp/damjan/ptc/bench/verilog/tb_tasks.v:961 	$finish;
ncsim> exit
ncverilog: v3.20.(p1): Exiting on Aug 22, 2001 at 01:58:38  (total: 00:00:01)
