1
 
****************************************
Report : area
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           99
Number of nets:                           361
Number of cells:                          285
Number of combinational cells:            253
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                         71
Number of references:                      21

Combinational area:               2161.440037
Buf/Inv area:                      345.600014
Noncombinational area:            1059.839966
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  3221.280003
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
add                                    4.50e-02    0.208 3.83e+03    0.253 100.0
1
 
****************************************
Report : design
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
S_reg_0_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_1_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_2_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_3_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_4_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_5_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_6_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_7_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_8_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_9_                  DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_10_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_11_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_12_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_13_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_14_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_15_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_16_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_17_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_18_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_19_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_20_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_21_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_22_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_23_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_24_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_25_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_26_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_27_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_28_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_29_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_30_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
S_reg_31_                 DFFRX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
U69                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U70                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U71                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U72                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U73                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U74                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U75                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U76                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U77                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U78                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U79                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U80                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U81                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U82                       NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U83                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U84                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U85                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U86                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U87                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U88                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U89                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U90                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U91                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U92                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U93                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U94                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U95                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U96                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U97                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U98                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U99                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U100                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U101                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U102                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U103                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U104                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U105                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U106                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U107                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U108                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U109                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U110                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U111                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U112                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U113                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U114                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U115                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U116                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U117                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U118                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U119                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U120                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U121                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U122                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U123                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U124                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U125                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U126                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U127                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U128                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U129                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U130                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U131                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U132                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U133                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U134                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U135                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U136                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U137                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U138                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U139                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U140                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U141                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U142                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U143                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U144                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U145                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U146                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U147                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U148                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U149                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U150                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U151                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U152                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U153                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U154                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U155                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U156                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U157                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U158                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U159                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U160                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U161                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U162                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U163                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U164                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U165                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U166                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U167                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U168                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U169                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U170                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U171                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U172                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U173                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U174                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U175                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U176                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U177                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U178                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U179                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U180                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U181                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U182                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U183                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U184                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U185                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U186                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U187                      AO21X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U188                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U189                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U190                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U191                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U192                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U193                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U194                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U195                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U196                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U197                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U198                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U199                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U200                      NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U201                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U202                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U203                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U204                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U205                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U206                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U207                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U208                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U209                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U210                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U211                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U212                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U213                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U214                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U215                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U216                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U217                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U218                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U219                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U220                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U221                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U222                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U223                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U224                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U225                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U226                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U227                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U228                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U229                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U230                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U231                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U232                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U233                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U234                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U235                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U236                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U237                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U238                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U239                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U240                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U241                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U242                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U243                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U244                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U245                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U246                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U247                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U248                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U249                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U250                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U251                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U252                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U253                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U254                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U255                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U256                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U257                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U258                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U259                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U260                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U261                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U262                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U263                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U264                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U265                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U266                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U267                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U268                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U269                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U270                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U271                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U272                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U273                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U274                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U275                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U276                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U277                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U278                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U279                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U280                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U281                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U282                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U283                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U284                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U285                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U286                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U287                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U288                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U289                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U290                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U291                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U292                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U293                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U294                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U295                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U296                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U297                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U298                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U299                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U300                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U301                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U302                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U303                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U304                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U305                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U306                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U307                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U308                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U309                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U310                      AFHCONX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          40.320000 r
U311                      AFHCINX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 r
U312                      AFHCONX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          40.320000 r
U313                      AFHCINX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 r
U314                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U315                      AFHCONX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          40.320000 r
U316                      AFHCINX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 r
U317                      AFHCONX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          40.320000 r
U318                      AFHCINX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 r
U319                      AFHCONX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          40.320000 r
U320                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U321                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
--------------------------------------------------------------------------------
Total 285 cells                                           3221.280003
1
 
****************************************
Report : port
        -verbose
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
a[0]           in      0.0000   0.0000    1.02    0.00   --         
a[1]           in      0.0000   0.0000    1.02    0.00   --         
a[2]           in      0.0000   0.0000    1.02    0.00   --         
a[3]           in      0.0000   0.0000    1.02    0.00   --         
a[4]           in      0.0000   0.0000    1.02    0.00   --         
a[5]           in      0.0000   0.0000    1.02    0.00   --         
a[6]           in      0.0000   0.0000    1.02    0.00   --         
a[7]           in      0.0000   0.0000    1.02    0.00   --         
a[8]           in      0.0000   0.0000    1.02    0.00   --         
a[9]           in      0.0000   0.0000    1.02    0.00   --         
a[10]          in      0.0000   0.0000    1.02    0.00   --         
a[11]          in      0.0000   0.0000    1.02    0.00   --         
a[12]          in      0.0000   0.0000    1.02    0.00   --         
a[13]          in      0.0000   0.0000    1.02    0.00   --         
a[14]          in      0.0000   0.0000    1.02    0.00   --         
a[15]          in      0.0000   0.0000    1.02    0.00   --         
a[16]          in      0.0000   0.0000    1.02    0.00   --         
a[17]          in      0.0000   0.0000    1.02    0.00   --         
a[18]          in      0.0000   0.0000    1.02    0.00   --         
a[19]          in      0.0000   0.0000    1.02    0.00   --         
a[20]          in      0.0000   0.0000    1.02    0.00   --         
a[21]          in      0.0000   0.0000    1.02    0.00   --         
a[22]          in      0.0000   0.0000    1.02    0.00   --         
a[23]          in      0.0000   0.0000    1.02    0.00   --         
a[24]          in      0.0000   0.0000    1.02    0.00   --         
a[25]          in      0.0000   0.0000    1.02    0.00   --         
a[26]          in      0.0000   0.0000    1.02    0.00   --         
a[27]          in      0.0000   0.0000    1.02    0.00   --         
a[28]          in      0.0000   0.0000    1.02    0.00   --         
a[29]          in      0.0000   0.0000    1.02    0.00   --         
a[30]          in      0.0000   0.0000    1.02    0.00   --         
a[31]          in      0.0000   0.0000    1.02    0.00   --         
b[0]           in      0.0000   0.0000    1.02    0.00   --         
b[1]           in      0.0000   0.0000    1.02    0.00   --         
b[2]           in      0.0000   0.0000    1.02    0.00   --         
b[3]           in      0.0000   0.0000    1.02    0.00   --         
b[4]           in      0.0000   0.0000    1.02    0.00   --         
b[5]           in      0.0000   0.0000    1.02    0.00   --         
b[6]           in      0.0000   0.0000    1.02    0.00   --         
b[7]           in      0.0000   0.0000    1.02    0.00   --         
b[8]           in      0.0000   0.0000    1.02    0.00   --         
b[9]           in      0.0000   0.0000    1.02    0.00   --         
b[10]          in      0.0000   0.0000    1.02    0.00   --         
b[11]          in      0.0000   0.0000    1.02    0.00   --         
b[12]          in      0.0000   0.0000    1.02    0.00   --         
b[13]          in      0.0000   0.0000    1.02    0.00   --         
b[14]          in      0.0000   0.0000    1.02    0.00   --         
b[15]          in      0.0000   0.0000    1.02    0.00   --         
b[16]          in      0.0000   0.0000    1.02    0.00   --         
b[17]          in      0.0000   0.0000    1.02    0.00   --         
b[18]          in      0.0000   0.0000    1.02    0.00   --         
b[19]          in      0.0000   0.0000    1.02    0.00   --         
b[20]          in      0.0000   0.0000    1.02    0.00   --         
b[21]          in      0.0000   0.0000    1.02    0.00   --         
b[22]          in      0.0000   0.0000    1.02    0.00   --         
b[23]          in      0.0000   0.0000    1.02    0.00   --         
b[24]          in      0.0000   0.0000    1.02    0.00   --         
b[25]          in      0.0000   0.0000    1.02    0.00   --         
b[26]          in      0.0000   0.0000    1.02    0.00   --         
b[27]          in      0.0000   0.0000    1.02    0.00   --         
b[28]          in      0.0000   0.0000    1.02    0.00   --         
b[29]          in      0.0000   0.0000    1.02    0.00   --         
b[30]          in      0.0000   0.0000    1.02    0.00   --         
b[31]          in      0.0000   0.0000    1.02    0.00   --         
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
r              in      0.0000   0.0000    1.02    0.00   --         
rstn           in      0.0000   0.0000    1.02    0.00   --         
s[0]           out     0.0500   0.0000   --      --      --         
s[1]           out     0.0500   0.0000   --      --      --         
s[2]           out     0.0500   0.0000   --      --      --         
s[3]           out     0.0500   0.0000   --      --      --         
s[4]           out     0.0500   0.0000   --      --      --         
s[5]           out     0.0500   0.0000   --      --      --         
s[6]           out     0.0500   0.0000   --      --      --         
s[7]           out     0.0500   0.0000   --      --      --         
s[8]           out     0.0500   0.0000   --      --      --         
s[9]           out     0.0500   0.0000   --      --      --         
s[10]          out     0.0500   0.0000   --      --      --         
s[11]          out     0.0500   0.0000   --      --      --         
s[12]          out     0.0500   0.0000   --      --      --         
s[13]          out     0.0500   0.0000   --      --      --         
s[14]          out     0.0500   0.0000   --      --      --         
s[15]          out     0.0500   0.0000   --      --      --         
s[16]          out     0.0500   0.0000   --      --      --         
s[17]          out     0.0500   0.0000   --      --      --         
s[18]          out     0.0500   0.0000   --      --      --         
s[19]          out     0.0500   0.0000   --      --      --         
s[20]          out     0.0500   0.0000   --      --      --         
s[21]          out     0.0500   0.0000   --      --      --         
s[22]          out     0.0500   0.0000   --      --      --         
s[23]          out     0.0500   0.0000   --      --      --         
s[24]          out     0.0500   0.0000   --      --      --         
s[25]          out     0.0500   0.0000   --      --      --         
s[26]          out     0.0500   0.0000   --      --      --         
s[27]          out     0.0500   0.0000   --      --      --         
s[28]          out     0.0500   0.0000   --      --      --         
s[29]          out     0.0500   0.0000   --      --      --         
s[30]          out     0.0500   0.0000   --      --      --         
s[31]          out     0.0500   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
a[0]               1      --              --              --        -- 
a[1]               1      --              --              --        -- 
a[2]               1      --              --              --        -- 
a[3]               1      --              --              --        -- 
a[4]               1      --              --              --        -- 
a[5]               1      --              --              --        -- 
a[6]               1      --              --              --        -- 
a[7]               1      --              --              --        -- 
a[8]               1      --              --              --        -- 
a[9]               1      --              --              --        -- 
a[10]              1      --              --              --        -- 
a[11]              1      --              --              --        -- 
a[12]              1      --              --              --        -- 
a[13]              1      --              --              --        -- 
a[14]              1      --              --              --        -- 
a[15]              1      --              --              --        -- 
a[16]              1      --              --              --        -- 
a[17]              1      --              --              --        -- 
a[18]              1      --              --              --        -- 
a[19]              1      --              --              --        -- 
a[20]              1      --              --              --        -- 
a[21]              1      --              --              --        -- 
a[22]              1      --              --              --        -- 
a[23]              1      --              --              --        -- 
a[24]              1      --              --              --        -- 
a[25]              1      --              --              --        -- 
a[26]              1      --              --              --        -- 
a[27]              1      --              --              --        -- 
a[28]              1      --              --              --        -- 
a[29]              1      --              --              --        -- 
a[30]              1      --              --              --        -- 
a[31]              1      --              --              --        -- 
b[0]               1      --              --              --        -- 
b[1]               1      --              --              --        -- 
b[2]               1      --              --              --        -- 
b[3]               1      --              --              --        -- 
b[4]               1      --              --              --        -- 
b[5]               1      --              --              --        -- 
b[6]               1      --              --              --        -- 
b[7]               1      --              --              --        -- 
b[8]               1      --              --              --        -- 
b[9]               1      --              --              --        -- 
b[10]              1      --              --              --        -- 
b[11]              1      --              --              --        -- 
b[12]              1      --              --              --        -- 
b[13]              1      --              --              --        -- 
b[14]              1      --              --              --        -- 
b[15]              1      --              --              --        -- 
b[16]              1      --              --              --        -- 
b[17]              1      --              --              --        -- 
b[18]              1      --              --              --        -- 
b[19]              1      --              --              --        -- 
b[20]              1      --              --              --        -- 
b[21]              1      --              --              --        -- 
b[22]              1      --              --              --        -- 
b[23]              1      --              --              --        -- 
b[24]              1      --              --              --        -- 
b[25]              1      --              --              --        -- 
b[26]              1      --              --              --        -- 
b[27]              1      --              --              --        -- 
b[28]              1      --              --              --        -- 
b[29]              1      --              --              --        -- 
b[30]              1      --              --              --        -- 
b[31]              1      --              --              --        -- 
clk                1      --              --              --        -- 
r                  1      --              --              --        -- 
rstn               1      --              --              --        -- 
s[0]               1      --              --              --        -- 
s[1]               1      --              --              --        -- 
s[2]               1      --              --              --        -- 
s[3]               1      --              --              --        -- 
s[4]               1      --              --              --        -- 
s[5]               1      --              --              --        -- 
s[6]               1      --              --              --        -- 
s[7]               1      --              --              --        -- 
s[8]               1      --              --              --        -- 
s[9]               1      --              --              --        -- 
s[10]              1      --              --              --        -- 
s[11]              1      --              --              --        -- 
s[12]              1      --              --              --        -- 
s[13]              1      --              --              --        -- 
s[14]              1      --              --              --        -- 
s[15]              1      --              --              --        -- 
s[16]              1      --              --              --        -- 
s[17]              1      --              --              --        -- 
s[18]              1      --              --              --        -- 
s[19]              1      --              --              --        -- 
s[20]              1      --              --              --        -- 
s[21]              1      --              --              --        -- 
s[22]              1      --              --              --        -- 
s[23]              1      --              --              --        -- 
s[24]              1      --              --              --        -- 
s[25]              1      --              --              --        -- 
s[26]              1      --              --              --        -- 
s[27]              1      --              --              --        -- 
s[28]              1      --              --              --        -- 
s[29]              1      --              --              --        -- 
s[30]              1      --              --              --        -- 
s[31]              1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
a[0]          0.05    0.05    0.05    0.05  clk       4.00  
a[1]          0.05    0.05    0.05    0.05  clk       4.00  
a[2]          0.05    0.05    0.05    0.05  clk       4.00  
a[3]          0.05    0.05    0.05    0.05  clk       4.00  
a[4]          0.05    0.05    0.05    0.05  clk       4.00  
a[5]          0.05    0.05    0.05    0.05  clk       4.00  
a[6]          0.05    0.05    0.05    0.05  clk       4.00  
a[7]          0.05    0.05    0.05    0.05  clk       4.00  
a[8]          0.05    0.05    0.05    0.05  clk       4.00  
a[9]          0.05    0.05    0.05    0.05  clk       4.00  
a[10]         0.05    0.05    0.05    0.05  clk       4.00  
a[11]         0.05    0.05    0.05    0.05  clk       4.00  
a[12]         0.05    0.05    0.05    0.05  clk       4.00  
a[13]         0.05    0.05    0.05    0.05  clk       4.00  
a[14]         0.05    0.05    0.05    0.05  clk       4.00  
a[15]         0.05    0.05    0.05    0.05  clk       4.00  
a[16]         0.05    0.05    0.05    0.05  clk       4.00  
a[17]         0.05    0.05    0.05    0.05  clk       4.00  
a[18]         0.05    0.05    0.05    0.05  clk       4.00  
a[19]         0.05    0.05    0.05    0.05  clk       4.00  
a[20]         0.05    0.05    0.05    0.05  clk       4.00  
a[21]         0.05    0.05    0.05    0.05  clk       4.00  
a[22]         0.05    0.05    0.05    0.05  clk       4.00  
a[23]         0.05    0.05    0.05    0.05  clk       4.00  
a[24]         0.05    0.05    0.05    0.05  clk       4.00  
a[25]         0.05    0.05    0.05    0.05  clk       4.00  
a[26]         0.05    0.05    0.05    0.05  clk       4.00  
a[27]         0.05    0.05    0.05    0.05  clk       4.00  
a[28]         0.05    0.05    0.05    0.05  clk       4.00  
a[29]         0.05    0.05    0.05    0.05  clk       4.00  
a[30]         0.05    0.05    0.05    0.05  clk       4.00  
a[31]         0.05    0.05    0.05    0.05  clk       4.00  
b[0]          0.05    0.05    0.05    0.05  clk       4.00  
b[1]          0.05    0.05    0.05    0.05  clk       4.00  
b[2]          0.05    0.05    0.05    0.05  clk       4.00  
b[3]          0.05    0.05    0.05    0.05  clk       4.00  
b[4]          0.05    0.05    0.05    0.05  clk       4.00  
b[5]          0.05    0.05    0.05    0.05  clk       4.00  
b[6]          0.05    0.05    0.05    0.05  clk       4.00  
b[7]          0.05    0.05    0.05    0.05  clk       4.00  
b[8]          0.05    0.05    0.05    0.05  clk       4.00  
b[9]          0.05    0.05    0.05    0.05  clk       4.00  
b[10]         0.05    0.05    0.05    0.05  clk       4.00  
b[11]         0.05    0.05    0.05    0.05  clk       4.00  
b[12]         0.05    0.05    0.05    0.05  clk       4.00  
b[13]         0.05    0.05    0.05    0.05  clk       4.00  
b[14]         0.05    0.05    0.05    0.05  clk       4.00  
b[15]         0.05    0.05    0.05    0.05  clk       4.00  
b[16]         0.05    0.05    0.05    0.05  clk       4.00  
b[17]         0.05    0.05    0.05    0.05  clk       4.00  
b[18]         0.05    0.05    0.05    0.05  clk       4.00  
b[19]         0.05    0.05    0.05    0.05  clk       4.00  
b[20]         0.05    0.05    0.05    0.05  clk       4.00  
b[21]         0.05    0.05    0.05    0.05  clk       4.00  
b[22]         0.05    0.05    0.05    0.05  clk       4.00  
b[23]         0.05    0.05    0.05    0.05  clk       4.00  
b[24]         0.05    0.05    0.05    0.05  clk       4.00  
b[25]         0.05    0.05    0.05    0.05  clk       4.00  
b[26]         0.05    0.05    0.05    0.05  clk       4.00  
b[27]         0.05    0.05    0.05    0.05  clk       4.00  
b[28]         0.05    0.05    0.05    0.05  clk       4.00  
b[29]         0.05    0.05    0.05    0.05  clk       4.00  
b[30]         0.05    0.05    0.05    0.05  clk       4.00  
b[31]         0.05    0.05    0.05    0.05  clk       4.00  
clk           --      --      --      --      --      4.00
r             0.05    0.05    0.05    0.05  clk       4.00  
rstn          0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
a[0]         INVX1TS            INVX1TS              -- /  --     
a[1]         INVX1TS            INVX1TS              -- /  --     
a[2]         INVX1TS            INVX1TS              -- /  --     
a[3]         INVX1TS            INVX1TS              -- /  --     
a[4]         INVX1TS            INVX1TS              -- /  --     
a[5]         INVX1TS            INVX1TS              -- /  --     
a[6]         INVX1TS            INVX1TS              -- /  --     
a[7]         INVX1TS            INVX1TS              -- /  --     
a[8]         INVX1TS            INVX1TS              -- /  --     
a[9]         INVX1TS            INVX1TS              -- /  --     
a[10]        INVX1TS            INVX1TS              -- /  --     
a[11]        INVX1TS            INVX1TS              -- /  --     
a[12]        INVX1TS            INVX1TS              -- /  --     
a[13]        INVX1TS            INVX1TS              -- /  --     
a[14]        INVX1TS            INVX1TS              -- /  --     
a[15]        INVX1TS            INVX1TS              -- /  --     
a[16]        INVX1TS            INVX1TS              -- /  --     
a[17]        INVX1TS            INVX1TS              -- /  --     
a[18]        INVX1TS            INVX1TS              -- /  --     
a[19]        INVX1TS            INVX1TS              -- /  --     
a[20]        INVX1TS            INVX1TS              -- /  --     
a[21]        INVX1TS            INVX1TS              -- /  --     
a[22]        INVX1TS            INVX1TS              -- /  --     
a[23]        INVX1TS            INVX1TS              -- /  --     
a[24]        INVX1TS            INVX1TS              -- /  --     
a[25]        INVX1TS            INVX1TS              -- /  --     
a[26]        INVX1TS            INVX1TS              -- /  --     
a[27]        INVX1TS            INVX1TS              -- /  --     
a[28]        INVX1TS            INVX1TS              -- /  --     
a[29]        INVX1TS            INVX1TS              -- /  --     
a[30]        INVX1TS            INVX1TS              -- /  --     
a[31]        INVX1TS            INVX1TS              -- /  --     
b[0]         INVX1TS            INVX1TS              -- /  --     
b[1]         INVX1TS            INVX1TS              -- /  --     
b[2]         INVX1TS            INVX1TS              -- /  --     
b[3]         INVX1TS            INVX1TS              -- /  --     
b[4]         INVX1TS            INVX1TS              -- /  --     
b[5]         INVX1TS            INVX1TS              -- /  --     
b[6]         INVX1TS            INVX1TS              -- /  --     
b[7]         INVX1TS            INVX1TS              -- /  --     
b[8]         INVX1TS            INVX1TS              -- /  --     
b[9]         INVX1TS            INVX1TS              -- /  --     
b[10]        INVX1TS            INVX1TS              -- /  --     
b[11]        INVX1TS            INVX1TS              -- /  --     
b[12]        INVX1TS            INVX1TS              -- /  --     
b[13]        INVX1TS            INVX1TS              -- /  --     
b[14]        INVX1TS            INVX1TS              -- /  --     
b[15]        INVX1TS            INVX1TS              -- /  --     
b[16]        INVX1TS            INVX1TS              -- /  --     
b[17]        INVX1TS            INVX1TS              -- /  --     
b[18]        INVX1TS            INVX1TS              -- /  --     
b[19]        INVX1TS            INVX1TS              -- /  --     
b[20]        INVX1TS            INVX1TS              -- /  --     
b[21]        INVX1TS            INVX1TS              -- /  --     
b[22]        INVX1TS            INVX1TS              -- /  --     
b[23]        INVX1TS            INVX1TS              -- /  --     
b[24]        INVX1TS            INVX1TS              -- /  --     
b[25]        INVX1TS            INVX1TS              -- /  --     
b[26]        INVX1TS            INVX1TS              -- /  --     
b[27]        INVX1TS            INVX1TS              -- /  --     
b[28]        INVX1TS            INVX1TS              -- /  --     
b[29]        INVX1TS            INVX1TS              -- /  --     
b[30]        INVX1TS            INVX1TS              -- /  --     
b[31]        INVX1TS            INVX1TS              -- /  --     
clk          INVX1TS            INVX1TS              -- /  --     
r            INVX1TS            INVX1TS              -- /  --     
rstn         INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
a[0]          --      --     --      --     --      --     --     --        -- 
a[1]          --      --     --      --     --      --     --     --        -- 
a[2]          --      --     --      --     --      --     --     --        -- 
a[3]          --      --     --      --     --      --     --     --        -- 
a[4]          --      --     --      --     --      --     --     --        -- 
a[5]          --      --     --      --     --      --     --     --        -- 
a[6]          --      --     --      --     --      --     --     --        -- 
a[7]          --      --     --      --     --      --     --     --        -- 
a[8]          --      --     --      --     --      --     --     --        -- 
a[9]          --      --     --      --     --      --     --     --        -- 
a[10]         --      --     --      --     --      --     --     --        -- 
a[11]         --      --     --      --     --      --     --     --        -- 
a[12]         --      --     --      --     --      --     --     --        -- 
a[13]         --      --     --      --     --      --     --     --        -- 
a[14]         --      --     --      --     --      --     --     --        -- 
a[15]         --      --     --      --     --      --     --     --        -- 
a[16]         --      --     --      --     --      --     --     --        -- 
a[17]         --      --     --      --     --      --     --     --        -- 
a[18]         --      --     --      --     --      --     --     --        -- 
a[19]         --      --     --      --     --      --     --     --        -- 
a[20]         --      --     --      --     --      --     --     --        -- 
a[21]         --      --     --      --     --      --     --     --        -- 
a[22]         --      --     --      --     --      --     --     --        -- 
a[23]         --      --     --      --     --      --     --     --        -- 
a[24]         --      --     --      --     --      --     --     --        -- 
a[25]         --      --     --      --     --      --     --     --        -- 
a[26]         --      --     --      --     --      --     --     --        -- 
a[27]         --      --     --      --     --      --     --     --        -- 
a[28]         --      --     --      --     --      --     --     --        -- 
a[29]         --      --     --      --     --      --     --     --        -- 
a[30]         --      --     --      --     --      --     --     --        -- 
a[31]         --      --     --      --     --      --     --     --        -- 
b[0]          --      --     --      --     --      --     --     --        -- 
b[1]          --      --     --      --     --      --     --     --        -- 
b[2]          --      --     --      --     --      --     --     --        -- 
b[3]          --      --     --      --     --      --     --     --        -- 
b[4]          --      --     --      --     --      --     --     --        -- 
b[5]          --      --     --      --     --      --     --     --        -- 
b[6]          --      --     --      --     --      --     --     --        -- 
b[7]          --      --     --      --     --      --     --     --        -- 
b[8]          --      --     --      --     --      --     --     --        -- 
b[9]          --      --     --      --     --      --     --     --        -- 
b[10]         --      --     --      --     --      --     --     --        -- 
b[11]         --      --     --      --     --      --     --     --        -- 
b[12]         --      --     --      --     --      --     --     --        -- 
b[13]         --      --     --      --     --      --     --     --        -- 
b[14]         --      --     --      --     --      --     --     --        -- 
b[15]         --      --     --      --     --      --     --     --        -- 
b[16]         --      --     --      --     --      --     --     --        -- 
b[17]         --      --     --      --     --      --     --     --        -- 
b[18]         --      --     --      --     --      --     --     --        -- 
b[19]         --      --     --      --     --      --     --     --        -- 
b[20]         --      --     --      --     --      --     --     --        -- 
b[21]         --      --     --      --     --      --     --     --        -- 
b[22]         --      --     --      --     --      --     --     --        -- 
b[23]         --      --     --      --     --      --     --     --        -- 
b[24]         --      --     --      --     --      --     --     --        -- 
b[25]         --      --     --      --     --      --     --     --        -- 
b[26]         --      --     --      --     --      --     --     --        -- 
b[27]         --      --     --      --     --      --     --     --        -- 
b[28]         --      --     --      --     --      --     --     --        -- 
b[29]         --      --     --      --     --      --     --     --        -- 
b[30]         --      --     --      --     --      --     --     --        -- 
b[31]         --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
r             --      --     --      --     --      --     --     --        -- 
rstn          --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
a[0]          --      --      --      -- 
a[1]          --      --      --      -- 
a[2]          --      --      --      -- 
a[3]          --      --      --      -- 
a[4]          --      --      --      -- 
a[5]          --      --      --      -- 
a[6]          --      --      --      -- 
a[7]          --      --      --      -- 
a[8]          --      --      --      -- 
a[9]          --      --      --      -- 
a[10]         --      --      --      -- 
a[11]         --      --      --      -- 
a[12]         --      --      --      -- 
a[13]         --      --      --      -- 
a[14]         --      --      --      -- 
a[15]         --      --      --      -- 
a[16]         --      --      --      -- 
a[17]         --      --      --      -- 
a[18]         --      --      --      -- 
a[19]         --      --      --      -- 
a[20]         --      --      --      -- 
a[21]         --      --      --      -- 
a[22]         --      --      --      -- 
a[23]         --      --      --      -- 
a[24]         --      --      --      -- 
a[25]         --      --      --      -- 
a[26]         --      --      --      -- 
a[27]         --      --      --      -- 
a[28]         --      --      --      -- 
a[29]         --      --      --      -- 
a[30]         --      --      --      -- 
a[31]         --      --      --      -- 
b[0]          --      --      --      -- 
b[1]          --      --      --      -- 
b[2]          --      --      --      -- 
b[3]          --      --      --      -- 
b[4]          --      --      --      -- 
b[5]          --      --      --      -- 
b[6]          --      --      --      -- 
b[7]          --      --      --      -- 
b[8]          --      --      --      -- 
b[9]          --      --      --      -- 
b[10]         --      --      --      -- 
b[11]         --      --      --      -- 
b[12]         --      --      --      -- 
b[13]         --      --      --      -- 
b[14]         --      --      --      -- 
b[15]         --      --      --      -- 
b[16]         --      --      --      -- 
b[17]         --      --      --      -- 
b[18]         --      --      --      -- 
b[19]         --      --      --      -- 
b[20]         --      --      --      -- 
b[21]         --      --      --      -- 
b[22]         --      --      --      -- 
b[23]         --      --      --      -- 
b[24]         --      --      --      -- 
b[25]         --      --      --      -- 
b[26]         --      --      --      -- 
b[27]         --      --      --      -- 
b[28]         --      --      --      -- 
b[29]         --      --      --      -- 
b[30]         --      --      --      -- 
b[31]         --      --      --      -- 
clk           --      --      --      -- 
r             --      --      --      -- 
rstn          --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
s[0]          0.05    0.05    0.05    0.05  clk       0.00  
s[1]          0.05    0.05    0.05    0.05  clk       0.00  
s[2]          0.05    0.05    0.05    0.05  clk       0.00  
s[3]          0.05    0.05    0.05    0.05  clk       0.00  
s[4]          0.05    0.05    0.05    0.05  clk       0.00  
s[5]          0.05    0.05    0.05    0.05  clk       0.00  
s[6]          0.05    0.05    0.05    0.05  clk       0.00  
s[7]          0.05    0.05    0.05    0.05  clk       0.00  
s[8]          0.05    0.05    0.05    0.05  clk       0.00  
s[9]          0.05    0.05    0.05    0.05  clk       0.00  
s[10]         0.05    0.05    0.05    0.05  clk       0.00  
s[11]         0.05    0.05    0.05    0.05  clk       0.00  
s[12]         0.05    0.05    0.05    0.05  clk       0.00  
s[13]         0.05    0.05    0.05    0.05  clk       0.00  
s[14]         0.05    0.05    0.05    0.05  clk       0.00  
s[15]         0.05    0.05    0.05    0.05  clk       0.00  
s[16]         0.05    0.05    0.05    0.05  clk       0.00  
s[17]         0.05    0.05    0.05    0.05  clk       0.00  
s[18]         0.05    0.05    0.05    0.05  clk       0.00  
s[19]         0.05    0.05    0.05    0.05  clk       0.00  
s[20]         0.05    0.05    0.05    0.05  clk       0.00  
s[21]         0.05    0.05    0.05    0.05  clk       0.00  
s[22]         0.05    0.05    0.05    0.05  clk       0.00  
s[23]         0.05    0.05    0.05    0.05  clk       0.00  
s[24]         0.05    0.05    0.05    0.05  clk       0.00  
s[25]         0.05    0.05    0.05    0.05  clk       0.00  
s[26]         0.05    0.05    0.05    0.05  clk       0.00  
s[27]         0.05    0.05    0.05    0.05  clk       0.00  
s[28]         0.05    0.05    0.05    0.05  clk       0.00  
s[29]         0.05    0.05    0.05    0.05  clk       0.00  
s[30]         0.05    0.05    0.05    0.05  clk       0.00  
s[31]         0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
add                                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************


    Design: add

    max_area               0.00
  - Current Area        3221.28
  ------------------------------
    Slack              -3221.28  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : add
Version: O-2018.06-SP5-1
Date   : Tue Dec 13 16:36:17 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.98 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: S_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U171/Y (NAND2X1TS)                       0.13       0.21 r
  U200/Y (NOR2BX2TS)                       0.22       0.43 r
  U201/Y (INVX2TS)                         0.08       0.50 f
  U187/Y (AO21X1TS)                        0.46       0.96 f
  U215/Y (AOI21X1TS)                       0.26       1.22 r
  U78/Y (OAI21XLTS)                        0.21       1.43 f
  U281/Y (AOI21X1TS)                       0.33       1.75 r
  U309/Y (OAI21X1TS)                       0.26       2.02 f
  U310/CON (AFHCONX2TS)                    0.22       2.24 r
  U311/CO (AFHCINX2TS)                     0.21       2.45 f
  U312/CON (AFHCONX2TS)                    0.23       2.68 r
  U313/CO (AFHCINX2TS)                     0.21       2.89 f
  U315/CON (AFHCONX2TS)                    0.23       3.12 r
  U316/CO (AFHCINX2TS)                     0.21       3.33 f
  U317/CON (AFHCONX2TS)                    0.23       3.56 r
  U318/CO (AFHCINX2TS)                     0.21       3.77 f
  U319/CON (AFHCONX2TS)                    0.20       3.97 r
  U320/Y (INVX2TS)                         0.10       4.07 f
  U83/Y (XOR2X1TS)                         0.20       4.28 f
  U165/Y (MX2X1TS)                         0.33       4.60 f
  S_reg_31_/D (DFFRX1TS)                   0.00       4.60 f
  data arrival time                                   4.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  S_reg_31_/CK (DFFRX1TS)                  0.00       5.00 r
  library setup time                      -0.39       4.61
  data required time                                  4.61
  -----------------------------------------------------------
  data required time                                  4.61
  data arrival time                                  -4.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
