

================================================================
== Vitis HLS Report for 'ban_interface'
================================================================
* Date:           Thu Mar 17 18:48:04 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        bans3hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       48|  10.000 ns|  0.480 us|    2|   49|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 160
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 14 30 62 76 84 87 89 105 136 138 152 155 156 158 22 160 26 97 101 
2 --> 3 
3 --> 4 6 
4 --> 160 5 7 
5 --> 160 
6 --> 7 
7 --> 160 8 
8 --> 160 9 
9 --> 10 160 
10 --> 11 160 
11 --> 160 
12 --> 13 
13 --> 160 
14 --> 15 
15 --> 160 21 16 
16 --> 17 160 
17 --> 18 160 
18 --> 19 160 
19 --> 20 160 
20 --> 160 
21 --> 160 
22 --> 23 160 
23 --> 24 160 
24 --> 25 
25 --> 160 
26 --> 27 160 
27 --> 28 160 
28 --> 29 
29 --> 160 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 160 
59 --> 60 61 
60 --> 160 
61 --> 160 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 160 
73 --> 74 75 
74 --> 160 
75 --> 160 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 160 
81 --> 82 83 
82 --> 160 
83 --> 160 
84 --> 85 
85 --> 86 
86 --> 160 
87 --> 88 
88 --> 160 
89 --> 90 
90 --> 160 91 92 93 94 95 96 
91 --> 160 
92 --> 160 
93 --> 160 
94 --> 160 
95 --> 160 
96 --> 160 
97 --> 98 160 
98 --> 99 160 
99 --> 100 
100 --> 160 
101 --> 102 160 
102 --> 103 160 
103 --> 104 
104 --> 160 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 160 
136 --> 137 
137 --> 160 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 160 
149 --> 150 151 
150 --> 160 
151 --> 160 
152 --> 153 
153 --> 154 
154 --> 160 
155 --> 160 
156 --> 157 
157 --> 160 
158 --> 159 
159 --> 160 
160 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 0"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 162 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op" [src/ban_interface.cpp:4]   --->   Operation 171 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op" [src/ban_interface.cpp:4]   --->   Operation 172 'read' 'f_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1" [src/ban_interface.cpp:10]   --->   Operation 173 'read' 'b_op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2" [src/ban_interface.cpp:10]   --->   Operation 174 'read' 'b_op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.78ns)   --->   "%switch_ln8 = switch i32 %op_read, void %_ifconv, i32 0, void, i32 1, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void, i32 6, void, i32 7, void, i32 8, void, i32 9, void %_ifconv40, i32 10, void %_ifconv70, i32 11, void %_ifconv100, i32 12, void %_ifconv145, i32 13, void, i32 14, void, i32 15, void, i32 16, void, i32 17, void, i32 18, void, i32 19, void, i32 20, void, i32 21, void %_ifconv190, i32 22, void" [src/ban_interface.cpp:8]   --->   Operation 175 'switch' 'switch_ln8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln22_16 = trunc i128 %b_op1_read" [src/ban_s3.cpp:22]   --->   Operation 176 'trunc' 'trunc_ln22_16' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.99ns)   --->   "%icmp_ln22_1 = icmp_eq  i32 %trunc_ln22_16, i32 0" [src/ban_s3.cpp:22]   --->   Operation 177 'icmp' 'icmp_ln22_1' <Predicate = (op_read == 19)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.79ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:22]   --->   Operation 178 'br' 'br_ln22' <Predicate = (op_read == 19)> <Delay = 0.79>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:22]   --->   Operation 179 'partselect' 'trunc_ln22_6' <Predicate = (op_read == 19 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 180 'bitcast' 'bitcast_ln22_2' <Predicate = (op_read == 19 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (2.78ns)   --->   "%tmp_121 = fcmp_oeq  i32 %bitcast_ln22_2, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 181 'fcmp' 'tmp_121' <Predicate = (op_read == 19 & icmp_ln22_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %b_op1_read" [src/ban_s3.cpp:22]   --->   Operation 182 'trunc' 'trunc_ln22' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_eq  i32 %trunc_ln22, i32 0" [src/ban_s3.cpp:22]   --->   Operation 183 'icmp' 'icmp_ln22' <Predicate = (op_read == 18)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.79ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:22]   --->   Operation 184 'br' 'br_ln22' <Predicate = (op_read == 18)> <Delay = 0.79>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:22]   --->   Operation 185 'partselect' 'trunc_ln22_5' <Predicate = (op_read == 18 & icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %trunc_ln22_5" [src/ban_s3.cpp:22]   --->   Operation 186 'bitcast' 'bitcast_ln22_1' <Predicate = (op_read == 18 & icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (2.78ns)   --->   "%tmp_118 = fcmp_oeq  i32 %bitcast_ln22_1, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 187 'fcmp' 'tmp_118' <Predicate = (op_read == 18 & icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:144]   --->   Operation 188 'partselect' 'trunc_ln19' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.35ns)   --->   "%xor_ln144 = xor i32 %trunc_ln19, i32 2147483648" [src/ban_s3.cpp:144]   --->   Operation 189 'xor' 'xor_ln144' <Predicate = (op_read == 17)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i128 %b_op1_read" [src/ban_s3.cpp:18]   --->   Operation 190 'trunc' 'trunc_ln18_2' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i128 %b_op2_read" [src/ban_s3.cpp:18]   --->   Operation 191 'trunc' 'trunc_ln18_3' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.99ns)   --->   "%icmp_ln18_1 = icmp_eq  i32 %trunc_ln18_2, i32 %trunc_ln18_3" [src/ban_s3.cpp:18]   --->   Operation 192 'icmp' 'icmp_ln18_1' <Predicate = (op_read == 8)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.79ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:18]   --->   Operation 193 'br' 'br_ln18' <Predicate = (op_read == 8)> <Delay = 0.79>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:18]   --->   Operation 194 'partselect' 'trunc_ln18_6' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %trunc_ln18_6" [src/ban_s3.cpp:18]   --->   Operation 195 'bitcast' 'bitcast_ln18_2' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:18]   --->   Operation 196 'partselect' 'trunc_ln18_7' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln18_3 = bitcast i32 %trunc_ln18_7" [src/ban_s3.cpp:18]   --->   Operation 197 'bitcast' 'bitcast_ln18_3' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (2.78ns)   --->   "%tmp_109 = fcmp_oeq  i32 %bitcast_ln18_2, i32 %bitcast_ln18_3" [src/ban_s3.cpp:18]   --->   Operation 198 'fcmp' 'tmp_109' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i128 %b_op1_read" [src/ban_s3.cpp:18]   --->   Operation 199 'trunc' 'trunc_ln18' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i128 %b_op2_read" [src/ban_s3.cpp:18]   --->   Operation 200 'trunc' 'trunc_ln18_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.99ns)   --->   "%icmp_ln18 = icmp_eq  i32 %trunc_ln18, i32 %trunc_ln18_1" [src/ban_s3.cpp:18]   --->   Operation 201 'icmp' 'icmp_ln18' <Predicate = (op_read == 7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.79ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:18]   --->   Operation 202 'br' 'br_ln18' <Predicate = (op_read == 7)> <Delay = 0.79>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln18_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:18]   --->   Operation 203 'partselect' 'trunc_ln18_4' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %trunc_ln18_4" [src/ban_s3.cpp:18]   --->   Operation 204 'bitcast' 'bitcast_ln18' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln18_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:18]   --->   Operation 205 'partselect' 'trunc_ln18_5' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %trunc_ln18_5" [src/ban_s3.cpp:18]   --->   Operation 206 'bitcast' 'bitcast_ln18_1' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (2.78ns)   --->   "%tmp_106 = fcmp_oeq  i32 %bitcast_ln18, i32 %bitcast_ln18_1" [src/ban_s3.cpp:18]   --->   Operation 207 'fcmp' 'tmp_106' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 24> <Delay = 2.78>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln216_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:216]   --->   Operation 208 'partselect' 'trunc_ln216_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln216_2 = bitcast i32 %trunc_ln216_2" [src/ban_s3.cpp:216]   --->   Operation 209 'bitcast' 'bitcast_ln216_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (2.78ns)   --->   "%tmp_101 = fcmp_oeq  i32 %bitcast_ln216_2, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 210 'fcmp' 'tmp_101' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 25> <Delay = 3.35>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln22_24 = trunc i128 %b_op1_read" [src/ban_s3.cpp:22]   --->   Operation 211 'trunc' 'trunc_ln22_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.99ns)   --->   "%icmp_ln22_3 = icmp_eq  i32 %trunc_ln22_24, i32 0" [src/ban_s3.cpp:22]   --->   Operation 212 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:22]   --->   Operation 213 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln22_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:22]   --->   Operation 214 'partselect' 'trunc_ln22_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln22_12 = bitcast i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 215 'bitcast' 'bitcast_ln22_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_12, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 216 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln22_29 = trunc i32 %bitcast_ln22_12" [src/ban_s3.cpp:22]   --->   Operation 217 'trunc' 'trunc_ln22_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.84ns)   --->   "%icmp_ln22_13 = icmp_ne  i8 %tmp_99, i8 255" [src/ban_s3.cpp:22]   --->   Operation 218 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (1.05ns)   --->   "%icmp_ln22_14 = icmp_eq  i23 %trunc_ln22_19, i23 0" [src/ban_s3.cpp:22]   --->   Operation 219 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.28ns)   --->   "%or_ln22_8 = or i1 %icmp_ln22_14, i1 %icmp_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 220 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.84ns)   --->   "%icmp_ln22_15 = icmp_ne  i8 %tmp_100, i8 255" [src/ban_s3.cpp:22]   --->   Operation 221 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (1.05ns)   --->   "%icmp_ln22_16 = icmp_eq  i23 %trunc_ln22_29, i23 0" [src/ban_s3.cpp:22]   --->   Operation 222 'icmp' 'icmp_ln22_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.28ns)   --->   "%or_ln22_9 = or i1 %icmp_ln22_16, i1 %icmp_ln22_15" [src/ban_s3.cpp:22]   --->   Operation 223 'or' 'or_ln22_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.28ns)   --->   "%and_ln22_20 = and i1 %or_ln22_8, i1 %or_ln22_9" [src/ban_s3.cpp:22]   --->   Operation 224 'and' 'and_ln22_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/2] (2.78ns)   --->   "%tmp_101 = fcmp_oeq  i32 %bitcast_ln216_2, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 225 'fcmp' 'tmp_101' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.28ns)   --->   "%and_ln22_21 = and i1 %and_ln22_20, i1 %tmp_101" [src/ban_s3.cpp:22]   --->   Operation 226 'and' 'and_ln22_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.28ns)   --->   "%and_ln22_1 = and i1 %icmp_ln22_3, i1 %and_ln22_21" [src/ban_s3.cpp:22]   --->   Operation 227 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_1, void %.critedge383, void" [src/ban_s3.cpp:22]   --->   Operation 228 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.99ns)   --->   "%icmp_ln219_3 = icmp_slt  i32 %trunc_ln22_24, i32 1" [src/ban_s3.cpp:219]   --->   Operation 229 'icmp' 'icmp_ln219_3' <Predicate = (!and_ln22_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [2/2] (2.78ns)   --->   "%tmp_124 = fcmp_olt  i32 %bitcast_ln216_2, i32 0" [src/ban_s3.cpp:219]   --->   Operation 230 'fcmp' 'tmp_124' <Predicate = (!and_ln22_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:22]   --->   Operation 231 'partselect' 'trunc_ln22_8' <Predicate = (and_ln22_1)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %trunc_ln22_8" [src/ban_s3.cpp:22]   --->   Operation 232 'bitcast' 'bitcast_ln22_4' <Predicate = (and_ln22_1)> <Delay = 0.00>
ST_3 : Operation 233 [2/2] (2.78ns)   --->   "%tmp_123 = fcmp_oeq  i32 %bitcast_ln22_4, i32 0" [src/ban_s3.cpp:22]   --->   Operation 233 'fcmp' 'tmp_123' <Predicate = (and_ln22_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 26> <Delay = 4.14>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%pl_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [src/ban_s3.cpp:215]   --->   Operation 234 'bitselect' 'pl_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/2] (2.78ns)   --->   "%tmp_124 = fcmp_olt  i32 %bitcast_ln216_2, i32 0" [src/ban_s3.cpp:219]   --->   Operation 235 'fcmp' 'tmp_124' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.28ns)   --->   "%and_ln219_30 = and i1 %or_ln22_8, i1 %tmp_124" [src/ban_s3.cpp:219]   --->   Operation 236 'and' 'and_ln219_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_3)   --->   "%xor_ln219_12 = xor i1 %and_ln219_30, i1 1" [src/ban_s3.cpp:219]   --->   Operation 237 'xor' 'xor_ln219_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_3 = or i1 %icmp_ln219_3, i1 %xor_ln219_12" [src/ban_s3.cpp:219]   --->   Operation 238 'or' 'or_ln219_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %or_ln219_3, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 239 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %pl_3, void, void" [src/ban_s3.cpp:219]   --->   Operation 240 'br' 'br_ln219' <Predicate = (or_ln219_3)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %icmp_ln22_3, void %_ZNK3BaneqERKS_.exit, void %._crit_edge61" [src/ban_s3.cpp:219]   --->   Operation 241 'br' 'br_ln219' <Predicate = (or_ln219_3 & !pl_3)> <Delay = 0.79>
ST_4 : Operation 242 [2/2] (2.78ns)   --->   "%tmp_162 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 242 'fcmp' 'tmp_162' <Predicate = (or_ln219_3 & pl_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [2/2] (2.78ns)   --->   "%tmp_163 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 243 'fcmp' 'tmp_163' <Predicate = (or_ln219_3 & pl_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 27> <Delay = 3.06>
ST_5 : Operation 244 [1/2] (2.78ns)   --->   "%tmp_162 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 244 'fcmp' 'tmp_162' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_26)   --->   "%and_ln219_36 = and i1 %or_ln22_9, i1 %tmp_162" [src/ban_s3.cpp:219]   --->   Operation 245 'and' 'and_ln219_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/2] (2.78ns)   --->   "%tmp_163 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 246 'fcmp' 'tmp_163' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_26)   --->   "%and_ln219_37 = and i1 %or_ln22_9, i1 %tmp_163" [src/ban_s3.cpp:219]   --->   Operation 247 'and' 'and_ln219_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_26)   --->   "%and_ln219_38 = and i1 %and_ln219_30, i1 %and_ln219_37" [src/ban_s3.cpp:219]   --->   Operation 248 'and' 'and_ln219_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_26 = or i1 %and_ln219_36, i1 %and_ln219_38" [src/ban_s3.cpp:219]   --->   Operation 249 'or' 'or_ln219_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.79ns)   --->   "%br_ln219 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:219]   --->   Operation 250 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>

State 6 <SV = 26> <Delay = 3.06>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:22]   --->   Operation 251 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:22]   --->   Operation 252 'partselect' 'trunc_ln22_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.84ns)   --->   "%icmp_ln22_25 = icmp_ne  i8 %tmp_122, i8 255" [src/ban_s3.cpp:22]   --->   Operation 253 'icmp' 'icmp_ln22_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (1.05ns)   --->   "%icmp_ln22_26 = icmp_eq  i23 %trunc_ln22_s, i23 0" [src/ban_s3.cpp:22]   --->   Operation 254 'icmp' 'icmp_ln22_26' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_26)   --->   "%or_ln22_14 = or i1 %icmp_ln22_26, i1 %icmp_ln22_25" [src/ban_s3.cpp:22]   --->   Operation 255 'or' 'or_ln22_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/2] (2.78ns)   --->   "%tmp_123 = fcmp_oeq  i32 %bitcast_ln22_4, i32 0" [src/ban_s3.cpp:22]   --->   Operation 256 'fcmp' 'tmp_123' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_26 = and i1 %or_ln22_14, i1 %tmp_123" [src/ban_s3.cpp:22]   --->   Operation 257 'and' 'and_ln22_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_26, void %.thread24, void %_ZNK3BaneqEf.exit.i301" [src/ban_s3.cpp:22]   --->   Operation 258 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:22]   --->   Operation 259 'partselect' 'trunc_ln22_12' <Predicate = (and_ln22_26)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %trunc_ln22_12" [src/ban_s3.cpp:22]   --->   Operation 260 'bitcast' 'bitcast_ln22_8' <Predicate = (and_ln22_26)> <Delay = 0.00>
ST_6 : Operation 261 [2/2] (2.78ns)   --->   "%tmp_147 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [src/ban_s3.cpp:22]   --->   Operation 261 'fcmp' 'tmp_147' <Predicate = (and_ln22_26)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 27> <Delay = 3.86>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:22]   --->   Operation 262 'partselect' 'tmp_146' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln22_27 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:22]   --->   Operation 263 'partselect' 'trunc_ln22_27' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.84ns)   --->   "%icmp_ln22_31 = icmp_ne  i8 %tmp_146, i8 255" [src/ban_s3.cpp:22]   --->   Operation 264 'icmp' 'icmp_ln22_31' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.05ns)   --->   "%icmp_ln22_32 = icmp_eq  i23 %trunc_ln22_27, i23 0" [src/ban_s3.cpp:22]   --->   Operation 265 'icmp' 'icmp_ln22_32' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_29)   --->   "%or_ln22_17 = or i1 %icmp_ln22_32, i1 %icmp_ln22_31" [src/ban_s3.cpp:22]   --->   Operation 266 'or' 'or_ln22_17' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/2] (2.78ns)   --->   "%tmp_147 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [src/ban_s3.cpp:22]   --->   Operation 267 'fcmp' 'tmp_147' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_29 = and i1 %or_ln22_17, i1 %tmp_147" [src/ban_s3.cpp:22]   --->   Operation 268 'and' 'and_ln22_29' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.79ns)   --->   "%br_ln87 = br i1 %and_ln22_29, void %.thread24, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.h:87]   --->   Operation 269 'br' 'br_ln87' <Predicate = (and_ln22_1 & and_ln22_26)> <Delay = 0.79>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln219 = br void %._crit_edge61" [src/ban_s3.cpp:219]   --->   Operation 270 'br' 'br_ln219' <Predicate = (and_ln22_1 & !and_ln22_29) | (and_ln22_1 & !and_ln22_26)> <Delay = 0.00>
ST_7 : Operation 271 [2/2] (2.78ns)   --->   "%tmp_173 = fcmp_olt  i32 %bitcast_ln216_2, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 271 'fcmp' 'tmp_173' <Predicate = (and_ln22_1 & !and_ln22_29) | (and_ln22_1 & !and_ln22_26) | (!and_ln22_1 & icmp_ln22_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 28> <Delay = 3.86>
ST_8 : Operation 272 [1/2] (2.78ns)   --->   "%tmp_173 = fcmp_olt  i32 %bitcast_ln216_2, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 272 'fcmp' 'tmp_173' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.28ns)   --->   "%and_ln219_40 = and i1 %and_ln22_20, i1 %tmp_173" [src/ban_s3.cpp:219]   --->   Operation 273 'and' 'and_ln219_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_40, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:219]   --->   Operation 274 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_8 : Operation 275 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln22_21, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 275 'br' 'br_ln219' <Predicate = (!and_ln219_40)> <Delay = 0.79>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln219_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:219]   --->   Operation 276 'partselect' 'trunc_ln219_3' <Predicate = (!and_ln219_40 & and_ln22_21)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln219_3 = bitcast i32 %trunc_ln219_3" [src/ban_s3.cpp:219]   --->   Operation 277 'bitcast' 'bitcast_ln219_3' <Predicate = (!and_ln219_40 & and_ln22_21)> <Delay = 0.00>
ST_8 : Operation 278 [2/2] (2.78ns)   --->   "%tmp_178 = fcmp_olt  i32 %bitcast_ln219_3, i32 0" [src/ban_s3.cpp:219]   --->   Operation 278 'fcmp' 'tmp_178' <Predicate = (!and_ln219_40 & and_ln22_21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 29> <Delay = 3.86>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:219]   --->   Operation 279 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln219_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:219]   --->   Operation 280 'partselect' 'trunc_ln219_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.84ns)   --->   "%icmp_ln219_22 = icmp_ne  i8 %tmp_177, i8 255" [src/ban_s3.cpp:219]   --->   Operation 281 'icmp' 'icmp_ln219_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (1.05ns)   --->   "%icmp_ln219_23 = icmp_eq  i23 %trunc_ln219_12, i23 0" [src/ban_s3.cpp:219]   --->   Operation 282 'icmp' 'icmp_ln219_23' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.28ns)   --->   "%or_ln219_28 = or i1 %icmp_ln219_23, i1 %icmp_ln219_22" [src/ban_s3.cpp:219]   --->   Operation 283 'or' 'or_ln219_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/2] (2.78ns)   --->   "%tmp_178 = fcmp_olt  i32 %bitcast_ln219_3, i32 0" [src/ban_s3.cpp:219]   --->   Operation 284 'fcmp' 'tmp_178' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.28ns)   --->   "%and_ln219_43 = and i1 %or_ln219_28, i1 %tmp_178" [src/ban_s3.cpp:219]   --->   Operation 285 'and' 'and_ln219_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_43, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:219]   --->   Operation 286 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_9 : Operation 287 [2/2] (2.78ns)   --->   "%tmp_181 = fcmp_oeq  i32 %bitcast_ln219_3, i32 0" [src/ban_s3.cpp:219]   --->   Operation 287 'fcmp' 'tmp_181' <Predicate = (!and_ln219_43)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 30> <Delay = 3.86>
ST_10 : Operation 288 [1/2] (2.78ns)   --->   "%tmp_181 = fcmp_oeq  i32 %bitcast_ln219_3, i32 0" [src/ban_s3.cpp:219]   --->   Operation 288 'fcmp' 'tmp_181' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (0.28ns)   --->   "%and_ln219_45 = and i1 %or_ln219_28, i1 %tmp_181" [src/ban_s3.cpp:219]   --->   Operation 289 'and' 'and_ln219_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_45, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 290 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln219_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:219]   --->   Operation 291 'partselect' 'trunc_ln219_7' <Predicate = (and_ln219_45)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln219_7 = bitcast i32 %trunc_ln219_7" [src/ban_s3.cpp:219]   --->   Operation 292 'bitcast' 'bitcast_ln219_7' <Predicate = (and_ln219_45)> <Delay = 0.00>
ST_10 : Operation 293 [2/2] (2.78ns)   --->   "%tmp_183 = fcmp_olt  i32 %bitcast_ln219_7, i32 0" [src/ban_s3.cpp:219]   --->   Operation 293 'fcmp' 'tmp_183' <Predicate = (and_ln219_45)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 31> <Delay = 3.06>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:219]   --->   Operation 294 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln219_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:219]   --->   Operation 295 'partselect' 'trunc_ln219_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.84ns)   --->   "%icmp_ln219_26 = icmp_ne  i8 %tmp_182, i8 255" [src/ban_s3.cpp:219]   --->   Operation 296 'icmp' 'icmp_ln219_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (1.05ns)   --->   "%icmp_ln219_27 = icmp_eq  i23 %trunc_ln219_14, i23 0" [src/ban_s3.cpp:219]   --->   Operation 297 'icmp' 'icmp_ln219_27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_46)   --->   "%or_ln219_30 = or i1 %icmp_ln219_27, i1 %icmp_ln219_26" [src/ban_s3.cpp:219]   --->   Operation 298 'or' 'or_ln219_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/2] (2.78ns)   --->   "%tmp_183 = fcmp_olt  i32 %bitcast_ln219_7, i32 0" [src/ban_s3.cpp:219]   --->   Operation 299 'fcmp' 'tmp_183' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_46 = and i1 %or_ln219_30, i1 %tmp_183" [src/ban_s3.cpp:219]   --->   Operation 300 'and' 'and_ln219_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 301 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 12 <SV = 29> <Delay = 2.78>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:22]   --->   Operation 302 'partselect' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_3" [src/ban_s3.cpp:22]   --->   Operation 303 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [2/2] (2.78ns)   --->   "%tmp_88 = fcmp_oeq  i32 %bitcast_ln22, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 304 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:22]   --->   Operation 305 'partselect' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %trunc_ln22_7" [src/ban_s3.cpp:22]   --->   Operation 306 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [2/2] (2.78ns)   --->   "%tmp_90 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 307 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [2/2] (2.78ns)   --->   "%tmp_91 = fcmp_olt  i32 %bitcast_ln22, i32 0" [src/ban_s3.cpp:219]   --->   Operation 308 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:22]   --->   Operation 309 'partselect' 'trunc_ln22_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %trunc_ln22_11" [src/ban_s3.cpp:22]   --->   Operation 310 'bitcast' 'bitcast_ln22_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [2/2] (2.78ns)   --->   "%tmp_93 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [src/ban_s3.cpp:22]   --->   Operation 311 'fcmp' 'tmp_93' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [2/2] (2.78ns)   --->   "%tmp_94 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 312 'fcmp' 'tmp_94' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [2/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 313 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [2/2] (2.78ns)   --->   "%tmp_96 = fcmp_olt  i32 %bitcast_ln22, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 314 'fcmp' 'tmp_96' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [2/2] (2.78ns)   --->   "%tmp_97 = fcmp_olt  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:219]   --->   Operation 315 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [2/2] (2.78ns)   --->   "%tmp_98 = fcmp_olt  i32 %bitcast_ln22_7, i32 0" [src/ban_s3.cpp:219]   --->   Operation 316 'fcmp' 'tmp_98' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 30> <Delay = 5.07>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln22_20 = trunc i128 %b_op1_read" [src/ban_s3.cpp:22]   --->   Operation 317 'trunc' 'trunc_ln22_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.99ns)   --->   "%icmp_ln22_2 = icmp_eq  i32 %trunc_ln22_20, i32 0" [src/ban_s3.cpp:22]   --->   Operation 318 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:22]   --->   Operation 319 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln22_15 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:22]   --->   Operation 320 'partselect' 'trunc_ln22_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln22_11 = bitcast i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 321 'bitcast' 'bitcast_ln22_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_11, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 322 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln22_22 = trunc i32 %bitcast_ln22_11" [src/ban_s3.cpp:22]   --->   Operation 323 'trunc' 'trunc_ln22_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.84ns)   --->   "%icmp_ln22_4 = icmp_ne  i8 %tmp_86, i8 255" [src/ban_s3.cpp:22]   --->   Operation 324 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [1/1] (1.05ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_15, i23 0" [src/ban_s3.cpp:22]   --->   Operation 325 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.28ns)   --->   "%or_ln22 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4" [src/ban_s3.cpp:22]   --->   Operation 326 'or' 'or_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.84ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_87, i8 255" [src/ban_s3.cpp:22]   --->   Operation 327 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (1.05ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_22, i23 0" [src/ban_s3.cpp:22]   --->   Operation 328 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (0.28ns)   --->   "%or_ln22_1 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 329 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.28ns)   --->   "%and_ln22_2 = and i1 %or_ln22, i1 %or_ln22_1" [src/ban_s3.cpp:22]   --->   Operation 330 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/2] (2.78ns)   --->   "%tmp_88 = fcmp_oeq  i32 %bitcast_ln22, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 331 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (0.28ns)   --->   "%and_ln22_3 = and i1 %and_ln22_2, i1 %tmp_88" [src/ban_s3.cpp:22]   --->   Operation 332 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.28ns)   --->   "%and_ln22 = and i1 %icmp_ln22_2, i1 %and_ln22_3" [src/ban_s3.cpp:22]   --->   Operation 333 'and' 'and_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:22]   --->   Operation 334 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln22_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:22]   --->   Operation 335 'partselect' 'trunc_ln22_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.84ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_89, i8 255" [src/ban_s3.cpp:22]   --->   Operation 336 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (1.05ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_17, i23 0" [src/ban_s3.cpp:22]   --->   Operation 337 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (0.28ns)   --->   "%or_ln22_2 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [src/ban_s3.cpp:22]   --->   Operation 338 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/2] (2.78ns)   --->   "%tmp_90 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 339 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/1] (0.28ns)   --->   "%and_ln22_4 = and i1 %or_ln22_2, i1 %tmp_90" [src/ban_s3.cpp:22]   --->   Operation 340 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%pl_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [src/ban_s3.cpp:215]   --->   Operation 341 'bitselect' 'pl_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.99ns)   --->   "%icmp_ln219_2 = icmp_slt  i32 %trunc_ln22_20, i32 1" [src/ban_s3.cpp:219]   --->   Operation 342 'icmp' 'icmp_ln219_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/2] (2.78ns)   --->   "%tmp_91 = fcmp_olt  i32 %bitcast_ln22, i32 0" [src/ban_s3.cpp:219]   --->   Operation 343 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (0.28ns)   --->   "%and_ln219_21 = and i1 %or_ln22, i1 %tmp_91" [src/ban_s3.cpp:219]   --->   Operation 344 'and' 'and_ln219_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_2)   --->   "%xor_ln219_7 = xor i1 %and_ln219_21, i1 1" [src/ban_s3.cpp:219]   --->   Operation 345 'xor' 'xor_ln219_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_2 = or i1 %icmp_ln219_2, i1 %xor_ln219_7" [src/ban_s3.cpp:219]   --->   Operation 346 'or' 'or_ln219_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:22]   --->   Operation 347 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln22_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:22]   --->   Operation 348 'partselect' 'trunc_ln22_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.84ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_92, i8 255" [src/ban_s3.cpp:22]   --->   Operation 349 'icmp' 'icmp_ln22_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (1.05ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_18, i23 0" [src/ban_s3.cpp:22]   --->   Operation 350 'icmp' 'icmp_ln22_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.28ns)   --->   "%or_ln22_3 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [src/ban_s3.cpp:22]   --->   Operation 351 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [1/2] (2.78ns)   --->   "%tmp_93 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [src/ban_s3.cpp:22]   --->   Operation 352 'fcmp' 'tmp_93' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%and_ln22_5 = and i1 %or_ln22_3, i1 %tmp_93" [src/ban_s3.cpp:22]   --->   Operation 353 'and' 'and_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/2] (2.78ns)   --->   "%tmp_94 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 354 'fcmp' 'tmp_94' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_19)   --->   "%and_ln219_22 = and i1 %or_ln22_1, i1 %tmp_94" [src/ban_s3.cpp:219]   --->   Operation 355 'and' 'and_ln219_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 356 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_19)   --->   "%and_ln219_23 = and i1 %or_ln22_1, i1 %tmp_95" [src/ban_s3.cpp:219]   --->   Operation 357 'and' 'and_ln219_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_19)   --->   "%and_ln219_24 = and i1 %and_ln219_21, i1 %and_ln219_23" [src/ban_s3.cpp:219]   --->   Operation 358 'and' 'and_ln219_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_19 = or i1 %and_ln219_22, i1 %and_ln219_24" [src/ban_s3.cpp:219]   --->   Operation 359 'or' 'or_ln219_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/2] (2.78ns)   --->   "%tmp_96 = fcmp_olt  i32 %bitcast_ln22, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 360 'fcmp' 'tmp_96' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/1] (0.28ns)   --->   "%and_ln219_25 = and i1 %and_ln22_2, i1 %tmp_96" [src/ban_s3.cpp:219]   --->   Operation 361 'and' 'and_ln219_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln219_4 = xor i1 %and_ln22_3, i1 1" [src/ban_s3.cpp:219]   --->   Operation 362 'xor' 'xor_ln219_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln219_8 = or i1 %and_ln219_25, i1 %xor_ln219_4" [src/ban_s3.cpp:219]   --->   Operation 363 'or' 'or_ln219_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/2] (2.78ns)   --->   "%tmp_97 = fcmp_olt  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:219]   --->   Operation 364 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 365 [1/1] (0.28ns)   --->   "%and_ln219_26 = and i1 %or_ln22_2, i1 %tmp_97" [src/ban_s3.cpp:219]   --->   Operation 365 'and' 'and_ln219_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%xor_ln219_8 = xor i1 %and_ln22_4, i1 1" [src/ban_s3.cpp:219]   --->   Operation 366 'xor' 'xor_ln219_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/2] (2.78ns)   --->   "%tmp_98 = fcmp_olt  i32 %bitcast_ln22_7, i32 0" [src/ban_s3.cpp:219]   --->   Operation 367 'fcmp' 'tmp_98' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_21)   --->   "%and_ln219_27 = and i1 %or_ln22_3, i1 %tmp_98" [src/ban_s3.cpp:219]   --->   Operation 368 'and' 'and_ln219_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_28)   --->   "%xor_ln22 = xor i1 %and_ln22, i1 1" [src/ban_s3.cpp:22]   --->   Operation 369 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_28 = and i1 %or_ln219_2, i1 %xor_ln22" [src/ban_s3.cpp:219]   --->   Operation 370 'and' 'and_ln219_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_21)   --->   "%and_ln215_1 = and i1 %and_ln219_28, i1 %pl_2" [src/ban_s3.cpp:215]   --->   Operation 371 'and' 'and_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_21)   --->   "%select_ln215_1 = select i1 %and_ln215_1, i1 %or_ln219_19, i1 %and_ln219_27" [src/ban_s3.cpp:215]   --->   Operation 372 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_6 = and i1 %and_ln22_4, i1 %and_ln22_5" [src/ban_s3.cpp:22]   --->   Operation 373 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%and_ln22_7 = and i1 %and_ln22_6, i1 %and_ln22" [src/ban_s3.cpp:22]   --->   Operation 374 'and' 'and_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln219_9)   --->   "%or_ln219_20 = or i1 %and_ln22, i1 %or_ln219_2" [src/ban_s3.cpp:219]   --->   Operation 375 'or' 'or_ln219_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 376 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln219_9 = xor i1 %or_ln219_20, i1 1" [src/ban_s3.cpp:219]   --->   Operation 376 'xor' 'xor_ln219_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_21 = or i1 %select_ln215_1, i1 %xor_ln219_9" [src/ban_s3.cpp:219]   --->   Operation 377 'or' 'or_ln219_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%or_ln219_22 = or i1 %or_ln219_21, i1 %and_ln22_7" [src/ban_s3.cpp:219]   --->   Operation 378 'or' 'or_ln219_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_5)   --->   "%xor_ln22_1 = xor i1 %icmp_ln219_2, i1 1" [src/ban_s3.cpp:22]   --->   Operation 379 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_5)   --->   "%and_ln22_8 = and i1 %and_ln219_21, i1 %xor_ln22_1" [src/ban_s3.cpp:22]   --->   Operation 380 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_5)   --->   "%or_ln22_4 = or i1 %and_ln22, i1 %and_ln22_8" [src/ban_s3.cpp:22]   --->   Operation 381 'or' 'or_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln22_5 = or i1 %icmp_ln219_2, i1 %or_ln22_4" [src/ban_s3.cpp:22]   --->   Operation 382 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_9 = and i1 %or_ln219_22, i1 %or_ln22_5" [src/ban_s3.cpp:22]   --->   Operation 383 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_6)   --->   "%xor_ln22_2 = xor i1 %and_ln22_6, i1 1" [src/ban_s3.cpp:22]   --->   Operation 384 'xor' 'xor_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_6)   --->   "%and_ln22_11 = and i1 %and_ln22, i1 %xor_ln22_2" [src/ban_s3.cpp:22]   --->   Operation 385 'and' 'and_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_6)   --->   "%xor_ln215_1 = xor i1 %pl_2, i1 1" [src/ban_s3.cpp:215]   --->   Operation 386 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_6)   --->   "%and_ln22_12 = and i1 %icmp_ln22_2, i1 %xor_ln215_1" [src/ban_s3.cpp:22]   --->   Operation 387 'and' 'and_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_6)   --->   "%and_ln22_13 = and i1 %and_ln22_12, i1 %and_ln219_28" [src/ban_s3.cpp:22]   --->   Operation 388 'and' 'and_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln22_6 = or i1 %and_ln22_11, i1 %and_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 389 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22_14 = and i1 %or_ln219_8, i1 %or_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 390 'and' 'and_ln22_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %and_ln22_14, i1 %and_ln219_25, i1 %and_ln22_9" [src/ban_s3.cpp:22]   --->   Operation 391 'select' 'select_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_29)   --->   "%xor_ln219_10 = xor i1 %and_ln219_25, i1 1" [src/ban_s3.cpp:219]   --->   Operation 392 'xor' 'xor_ln219_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_29 = and i1 %and_ln22_3, i1 %xor_ln219_10" [src/ban_s3.cpp:219]   --->   Operation 393 'and' 'and_ln219_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%and_ln22_15 = and i1 %and_ln219_26, i1 %or_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 394 'and' 'and_ln22_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%and_ln22_16 = and i1 %and_ln22_15, i1 %and_ln219_29" [src/ban_s3.cpp:22]   --->   Operation 395 'and' 'and_ln22_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%or_ln22_7 = or i1 %and_ln22_16, i1 %select_ln22" [src/ban_s3.cpp:22]   --->   Operation 396 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%xor_ln219_11 = xor i1 %and_ln219_26, i1 1" [src/ban_s3.cpp:219]   --->   Operation 397 'xor' 'xor_ln219_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln22_17 = and i1 %and_ln219_29, i1 %xor_ln219_11" [src/ban_s3.cpp:22]   --->   Operation 398 'and' 'and_ln22_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln22_18 = and i1 %or_ln22_6, i1 %xor_ln219_8" [src/ban_s3.cpp:22]   --->   Operation 399 'and' 'and_ln22_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln22_19 = and i1 %and_ln22_18, i1 %and_ln22_17" [src/ban_s3.cpp:22]   --->   Operation 400 'and' 'and_ln22_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln86 = xor i1 %or_ln22_7, i1 1" [src/ban_s3.h:86]   --->   Operation 401 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l_3 = or i1 %and_ln22_19, i1 %xor_ln86" [src/ban_s3.h:86]   --->   Operation 402 'or' 'out_l_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.79ns)   --->   "%br_ln95 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:95]   --->   Operation 403 'br' 'br_ln95' <Predicate = true> <Delay = 0.79>

State 14 <SV = 25> <Delay = 2.78>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:216]   --->   Operation 404 'partselect' 'trunc_ln216_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln216_1 = bitcast i32 %trunc_ln216_1" [src/ban_s3.cpp:216]   --->   Operation 405 'bitcast' 'bitcast_ln216_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 406 [2/2] (2.78ns)   --->   "%tmp_85 = fcmp_olt  i32 %bitcast_ln216_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 406 'fcmp' 'tmp_85' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 26> <Delay = 4.14>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i128 %b_op1_read" [src/ban_s3.cpp:214]   --->   Operation 407 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%pl_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [src/ban_s3.cpp:215]   --->   Operation 408 'bitselect' 'pl_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.99ns)   --->   "%icmp_ln219_1 = icmp_slt  i32 %trunc_ln214_1, i32 1" [src/ban_s3.cpp:219]   --->   Operation 409 'icmp' 'icmp_ln219_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:219]   --->   Operation 410 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln219_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:219]   --->   Operation 411 'partselect' 'trunc_ln219_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.84ns)   --->   "%icmp_ln219_14 = icmp_ne  i8 %tmp_84, i8 255" [src/ban_s3.cpp:219]   --->   Operation 412 'icmp' 'icmp_ln219_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 413 [1/1] (1.05ns)   --->   "%icmp_ln219_15 = icmp_eq  i23 %trunc_ln219_9, i23 0" [src/ban_s3.cpp:219]   --->   Operation 413 'icmp' 'icmp_ln219_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.28ns)   --->   "%or_ln219_18 = or i1 %icmp_ln219_15, i1 %icmp_ln219_14" [src/ban_s3.cpp:219]   --->   Operation 414 'or' 'or_ln219_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/2] (2.78ns)   --->   "%tmp_85 = fcmp_olt  i32 %bitcast_ln216_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 415 'fcmp' 'tmp_85' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 416 [1/1] (0.28ns)   --->   "%and_ln219_20 = and i1 %or_ln219_18, i1 %tmp_85" [src/ban_s3.cpp:219]   --->   Operation 416 'and' 'and_ln219_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_1)   --->   "%xor_ln219_6 = xor i1 %and_ln219_20, i1 1" [src/ban_s3.cpp:219]   --->   Operation 417 'xor' 'xor_ln219_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_1 = or i1 %icmp_ln219_1, i1 %xor_ln219_6" [src/ban_s3.cpp:219]   --->   Operation 418 'or' 'or_ln219_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 419 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %or_ln219_1, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 419 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %pl_1, void, void" [src/ban_s3.cpp:219]   --->   Operation 420 'br' 'br_ln219' <Predicate = (or_ln219_1)> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (0.99ns)   --->   "%icmp_ln219_5 = icmp_eq  i32 %trunc_ln214_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 421 'icmp' 'icmp_ln219_5' <Predicate = (or_ln219_1 & !pl_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %icmp_ln219_5, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 422 'br' 'br_ln219' <Predicate = (or_ln219_1 & !pl_1)> <Delay = 0.79>
ST_15 : Operation 423 [2/2] (2.78ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln216_1, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 423 'fcmp' 'tmp_161' <Predicate = (or_ln219_1 & !pl_1 & icmp_ln219_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 424 [2/2] (2.78ns)   --->   "%tmp_144 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 424 'fcmp' 'tmp_144' <Predicate = (or_ln219_1 & pl_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 425 [2/2] (2.78ns)   --->   "%tmp_145 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 425 'fcmp' 'tmp_145' <Predicate = (or_ln219_1 & pl_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 27> <Delay = 3.86>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%bitcast_ln219_8 = bitcast i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 426 'bitcast' 'bitcast_ln219_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln219_8, i32 23, i32 30" [src/ban_s3.cpp:219]   --->   Operation 427 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln219_10 = trunc i32 %bitcast_ln219_8" [src/ban_s3.cpp:219]   --->   Operation 428 'trunc' 'trunc_ln219_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (0.84ns)   --->   "%icmp_ln219_18 = icmp_ne  i8 %tmp_160, i8 255" [src/ban_s3.cpp:219]   --->   Operation 429 'icmp' 'icmp_ln219_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (1.05ns)   --->   "%icmp_ln219_19 = icmp_eq  i23 %trunc_ln219_10, i23 0" [src/ban_s3.cpp:219]   --->   Operation 430 'icmp' 'icmp_ln219_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_34)   --->   "%or_ln219_25 = or i1 %icmp_ln219_19, i1 %icmp_ln219_18" [src/ban_s3.cpp:219]   --->   Operation 431 'or' 'or_ln219_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_34 = and i1 %or_ln219_18, i1 %or_ln219_25" [src/ban_s3.cpp:219]   --->   Operation 432 'and' 'and_ln219_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/2] (2.78ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln216_1, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 433 'fcmp' 'tmp_161' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (0.28ns)   --->   "%and_ln219_35 = and i1 %and_ln219_34, i1 %tmp_161" [src/ban_s3.cpp:219]   --->   Operation 434 'and' 'and_ln219_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 435 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_35, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:219]   --->   Operation 435 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_16 : Operation 436 [2/2] (2.78ns)   --->   "%tmp_172 = fcmp_oeq  i32 %bitcast_ln216_1, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 436 'fcmp' 'tmp_172' <Predicate = (!and_ln219_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 28> <Delay = 3.86>
ST_17 : Operation 437 [1/2] (2.78ns)   --->   "%tmp_172 = fcmp_oeq  i32 %bitcast_ln216_1, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 437 'fcmp' 'tmp_172' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 438 [1/1] (0.28ns)   --->   "%and_ln219_39 = and i1 %and_ln219_34, i1 %tmp_172" [src/ban_s3.cpp:219]   --->   Operation 438 'and' 'and_ln219_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 439 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_39, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 439 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:219]   --->   Operation 440 'partselect' 'trunc_ln219_1' <Predicate = (and_ln219_39)> <Delay = 0.00>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln219_1 = bitcast i32 %trunc_ln219_1" [src/ban_s3.cpp:219]   --->   Operation 441 'bitcast' 'bitcast_ln219_1' <Predicate = (and_ln219_39)> <Delay = 0.00>
ST_17 : Operation 442 [2/2] (2.78ns)   --->   "%tmp_175 = fcmp_olt  i32 %bitcast_ln219_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 442 'fcmp' 'tmp_175' <Predicate = (and_ln219_39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 29> <Delay = 3.86>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:219]   --->   Operation 443 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln219_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:219]   --->   Operation 444 'partselect' 'trunc_ln219_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 445 [1/1] (0.84ns)   --->   "%icmp_ln219_20 = icmp_ne  i8 %tmp_174, i8 255" [src/ban_s3.cpp:219]   --->   Operation 445 'icmp' 'icmp_ln219_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (1.05ns)   --->   "%icmp_ln219_21 = icmp_eq  i23 %trunc_ln219_11, i23 0" [src/ban_s3.cpp:219]   --->   Operation 446 'icmp' 'icmp_ln219_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.28ns)   --->   "%or_ln219_27 = or i1 %icmp_ln219_21, i1 %icmp_ln219_20" [src/ban_s3.cpp:219]   --->   Operation 447 'or' 'or_ln219_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 448 [1/2] (2.78ns)   --->   "%tmp_175 = fcmp_olt  i32 %bitcast_ln219_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 448 'fcmp' 'tmp_175' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 449 [1/1] (0.28ns)   --->   "%and_ln219_41 = and i1 %or_ln219_27, i1 %tmp_175" [src/ban_s3.cpp:219]   --->   Operation 449 'and' 'and_ln219_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_41, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:219]   --->   Operation 450 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_18 : Operation 451 [2/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %bitcast_ln219_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 451 'fcmp' 'tmp_176' <Predicate = (!and_ln219_41)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 30> <Delay = 3.86>
ST_19 : Operation 452 [1/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %bitcast_ln219_1, i32 0" [src/ban_s3.cpp:219]   --->   Operation 452 'fcmp' 'tmp_176' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [1/1] (0.28ns)   --->   "%and_ln219_42 = and i1 %or_ln219_27, i1 %tmp_176" [src/ban_s3.cpp:219]   --->   Operation 453 'and' 'and_ln219_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 454 [1/1] (0.79ns)   --->   "%br_ln219 = br i1 %and_ln219_42, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:219]   --->   Operation 454 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln219_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:219]   --->   Operation 455 'partselect' 'trunc_ln219_5' <Predicate = (and_ln219_42)> <Delay = 0.00>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln219_5 = bitcast i32 %trunc_ln219_5" [src/ban_s3.cpp:219]   --->   Operation 456 'bitcast' 'bitcast_ln219_5' <Predicate = (and_ln219_42)> <Delay = 0.00>
ST_19 : Operation 457 [2/2] (2.78ns)   --->   "%tmp_180 = fcmp_olt  i32 %bitcast_ln219_5, i32 0" [src/ban_s3.cpp:219]   --->   Operation 457 'fcmp' 'tmp_180' <Predicate = (and_ln219_42)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 31> <Delay = 3.06>
ST_20 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:219]   --->   Operation 458 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln219_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:219]   --->   Operation 459 'partselect' 'trunc_ln219_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 460 [1/1] (0.84ns)   --->   "%icmp_ln219_24 = icmp_ne  i8 %tmp_179, i8 255" [src/ban_s3.cpp:219]   --->   Operation 460 'icmp' 'icmp_ln219_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 461 [1/1] (1.05ns)   --->   "%icmp_ln219_25 = icmp_eq  i23 %trunc_ln219_13, i23 0" [src/ban_s3.cpp:219]   --->   Operation 461 'icmp' 'icmp_ln219_25' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_44)   --->   "%or_ln219_29 = or i1 %icmp_ln219_25, i1 %icmp_ln219_24" [src/ban_s3.cpp:219]   --->   Operation 462 'or' 'or_ln219_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 463 [1/2] (2.78ns)   --->   "%tmp_180 = fcmp_olt  i32 %bitcast_ln219_5, i32 0" [src/ban_s3.cpp:219]   --->   Operation 463 'fcmp' 'tmp_180' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_44 = and i1 %or_ln219_29, i1 %tmp_180" [src/ban_s3.cpp:219]   --->   Operation 464 'and' 'and_ln219_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 465 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 465 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 21 <SV = 27> <Delay = 3.06>
ST_21 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln219_6 = bitcast i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 466 'bitcast' 'bitcast_ln219_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln219_6, i32 23, i32 30" [src/ban_s3.cpp:219]   --->   Operation 467 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln219_6 = trunc i32 %bitcast_ln219_6" [src/ban_s3.cpp:219]   --->   Operation 468 'trunc' 'trunc_ln219_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 469 [1/1] (0.84ns)   --->   "%icmp_ln219_16 = icmp_ne  i8 %tmp_143, i8 255" [src/ban_s3.cpp:219]   --->   Operation 469 'icmp' 'icmp_ln219_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 470 [1/1] (1.05ns)   --->   "%icmp_ln219_17 = icmp_eq  i23 %trunc_ln219_6, i23 0" [src/ban_s3.cpp:219]   --->   Operation 470 'icmp' 'icmp_ln219_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 471 [1/1] (0.28ns)   --->   "%or_ln219_23 = or i1 %icmp_ln219_17, i1 %icmp_ln219_16" [src/ban_s3.cpp:219]   --->   Operation 471 'or' 'or_ln219_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 472 [1/2] (2.78ns)   --->   "%tmp_144 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 472 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_24)   --->   "%and_ln219_31 = and i1 %or_ln219_23, i1 %tmp_144" [src/ban_s3.cpp:219]   --->   Operation 473 'and' 'and_ln219_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 474 [1/2] (2.78ns)   --->   "%tmp_145 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 474 'fcmp' 'tmp_145' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_24)   --->   "%and_ln219_32 = and i1 %or_ln219_23, i1 %tmp_145" [src/ban_s3.cpp:219]   --->   Operation 475 'and' 'and_ln219_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_24)   --->   "%and_ln219_33 = and i1 %and_ln219_20, i1 %and_ln219_32" [src/ban_s3.cpp:219]   --->   Operation 476 'and' 'and_ln219_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 477 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_24 = or i1 %and_ln219_31, i1 %and_ln219_33" [src/ban_s3.cpp:219]   --->   Operation 477 'or' 'or_ln219_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [1/1] (0.79ns)   --->   "%br_ln219 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:219]   --->   Operation 478 'br' 'br_ln219' <Predicate = true> <Delay = 0.79>

State 22 <SV = 1> <Delay = 3.86>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:22]   --->   Operation 479 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln22_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:22]   --->   Operation 480 'partselect' 'trunc_ln22_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln22_14 = bitcast i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 481 'bitcast' 'bitcast_ln22_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_14, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 482 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln22_31 = trunc i32 %bitcast_ln22_14" [src/ban_s3.cpp:22]   --->   Operation 483 'trunc' 'trunc_ln22_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (0.84ns)   --->   "%icmp_ln22_21 = icmp_ne  i8 %tmp_119, i8 255" [src/ban_s3.cpp:22]   --->   Operation 484 'icmp' 'icmp_ln22_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 485 [1/1] (1.05ns)   --->   "%icmp_ln22_22 = icmp_eq  i23 %trunc_ln22_23, i23 0" [src/ban_s3.cpp:22]   --->   Operation 485 'icmp' 'icmp_ln22_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_25)   --->   "%or_ln22_12 = or i1 %icmp_ln22_22, i1 %icmp_ln22_21" [src/ban_s3.cpp:22]   --->   Operation 486 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 487 [1/1] (0.84ns)   --->   "%icmp_ln22_23 = icmp_ne  i8 %tmp_120, i8 255" [src/ban_s3.cpp:22]   --->   Operation 487 'icmp' 'icmp_ln22_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 488 [1/1] (1.05ns)   --->   "%icmp_ln22_24 = icmp_eq  i23 %trunc_ln22_31, i23 0" [src/ban_s3.cpp:22]   --->   Operation 488 'icmp' 'icmp_ln22_24' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_25)   --->   "%or_ln22_13 = or i1 %icmp_ln22_24, i1 %icmp_ln22_23" [src/ban_s3.cpp:22]   --->   Operation 489 'or' 'or_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_25)   --->   "%and_ln22_24 = and i1 %or_ln22_12, i1 %or_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 490 'and' 'and_ln22_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [1/2] (2.78ns)   --->   "%tmp_121 = fcmp_oeq  i32 %bitcast_ln22_2, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 491 'fcmp' 'tmp_121' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 492 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_25 = and i1 %and_ln22_24, i1 %tmp_121" [src/ban_s3.cpp:22]   --->   Operation 492 'and' 'and_ln22_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 493 [1/1] (0.79ns)   --->   "%br_ln22 = br i1 %and_ln22_25, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:22]   --->   Operation 493 'br' 'br_ln22' <Predicate = true> <Delay = 0.79>
ST_22 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:22]   --->   Operation 494 'partselect' 'trunc_ln22_10' <Predicate = (and_ln22_25)> <Delay = 0.00>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %trunc_ln22_10" [src/ban_s3.cpp:22]   --->   Operation 495 'bitcast' 'bitcast_ln22_6' <Predicate = (and_ln22_25)> <Delay = 0.00>
ST_22 : Operation 496 [2/2] (2.78ns)   --->   "%tmp_142 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [src/ban_s3.cpp:22]   --->   Operation 496 'fcmp' 'tmp_142' <Predicate = (and_ln22_25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 2> <Delay = 3.86>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:22]   --->   Operation 497 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln22_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:22]   --->   Operation 498 'partselect' 'trunc_ln22_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (0.84ns)   --->   "%icmp_ln22_29 = icmp_ne  i8 %tmp_141, i8 255" [src/ban_s3.cpp:22]   --->   Operation 499 'icmp' 'icmp_ln22_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/1] (1.05ns)   --->   "%icmp_ln22_30 = icmp_eq  i23 %trunc_ln22_26, i23 0" [src/ban_s3.cpp:22]   --->   Operation 500 'icmp' 'icmp_ln22_30' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_28)   --->   "%or_ln22_16 = or i1 %icmp_ln22_30, i1 %icmp_ln22_29" [src/ban_s3.cpp:22]   --->   Operation 501 'or' 'or_ln22_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/2] (2.78ns)   --->   "%tmp_142 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [src/ban_s3.cpp:22]   --->   Operation 502 'fcmp' 'tmp_142' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 503 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_28 = and i1 %or_ln22_16, i1 %tmp_142" [src/ban_s3.cpp:22]   --->   Operation 503 'and' 'and_ln22_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 504 [1/1] (0.79ns)   --->   "%br_ln22 = br i1 %and_ln22_28, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:22]   --->   Operation 504 'br' 'br_ln22' <Predicate = true> <Delay = 0.79>

State 24 <SV = 30> <Delay = 2.78>
ST_24 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln22_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:22]   --->   Operation 505 'partselect' 'trunc_ln22_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln22_10 = bitcast i32 %trunc_ln22_14" [src/ban_s3.cpp:22]   --->   Operation 506 'bitcast' 'bitcast_ln22_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 507 [2/2] (2.78ns)   --->   "%tmp_159 = fcmp_oeq  i32 %bitcast_ln22_10, i32 0" [src/ban_s3.cpp:22]   --->   Operation 507 'fcmp' 'tmp_159' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 31> <Delay = 3.06>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_interface.cpp:10]   --->   Operation 508 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_interface.cpp:10]   --->   Operation 509 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 510 [1/1] (0.84ns)   --->   "%notlhs550 = icmp_ne  i8 %tmp_158, i8 255" [src/ban_interface.cpp:10]   --->   Operation 510 'icmp' 'notlhs550' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 511 [1/1] (1.05ns)   --->   "%notrhs551 = icmp_eq  i23 %tmp_7, i23 0" [src/ban_interface.cpp:10]   --->   Operation 511 'icmp' 'notrhs551' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node empty_14)   --->   "%empty_12 = or i1 %notrhs551, i1 %notlhs550" [src/ban_interface.cpp:10]   --->   Operation 512 'or' 'empty_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 513 [1/2] (2.78ns)   --->   "%tmp_159 = fcmp_oeq  i32 %bitcast_ln22_10, i32 0" [src/ban_s3.cpp:22]   --->   Operation 513 'fcmp' 'tmp_159' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node empty_14)   --->   "%empty_13 = and i1 %empty_12, i1 %tmp_159" [src/ban_interface.cpp:10]   --->   Operation 514 'and' 'empty_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 515 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_14 = xor i1 %empty_13, i1 1" [src/ban_interface.cpp:10]   --->   Operation 515 'xor' 'empty_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 516 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 516 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 26 <SV = 1> <Delay = 3.86>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:22]   --->   Operation 517 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln22_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:22]   --->   Operation 518 'partselect' 'trunc_ln22_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln22_13 = bitcast i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 519 'bitcast' 'bitcast_ln22_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_13, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 520 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln22_30 = trunc i32 %bitcast_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 521 'trunc' 'trunc_ln22_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 522 [1/1] (0.84ns)   --->   "%icmp_ln22_17 = icmp_ne  i8 %tmp_116, i8 255" [src/ban_s3.cpp:22]   --->   Operation 522 'icmp' 'icmp_ln22_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 523 [1/1] (1.05ns)   --->   "%icmp_ln22_18 = icmp_eq  i23 %trunc_ln22_21, i23 0" [src/ban_s3.cpp:22]   --->   Operation 523 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_23)   --->   "%or_ln22_10 = or i1 %icmp_ln22_18, i1 %icmp_ln22_17" [src/ban_s3.cpp:22]   --->   Operation 524 'or' 'or_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [1/1] (0.84ns)   --->   "%icmp_ln22_19 = icmp_ne  i8 %tmp_117, i8 255" [src/ban_s3.cpp:22]   --->   Operation 525 'icmp' 'icmp_ln22_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [1/1] (1.05ns)   --->   "%icmp_ln22_20 = icmp_eq  i23 %trunc_ln22_30, i23 0" [src/ban_s3.cpp:22]   --->   Operation 526 'icmp' 'icmp_ln22_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_23)   --->   "%or_ln22_11 = or i1 %icmp_ln22_20, i1 %icmp_ln22_19" [src/ban_s3.cpp:22]   --->   Operation 527 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_23)   --->   "%and_ln22_22 = and i1 %or_ln22_10, i1 %or_ln22_11" [src/ban_s3.cpp:22]   --->   Operation 528 'and' 'and_ln22_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 529 [1/2] (2.78ns)   --->   "%tmp_118 = fcmp_oeq  i32 %bitcast_ln22_1, i32 %f_op_read" [src/ban_s3.cpp:22]   --->   Operation 529 'fcmp' 'tmp_118' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 530 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_23 = and i1 %and_ln22_22, i1 %tmp_118" [src/ban_s3.cpp:22]   --->   Operation 530 'and' 'and_ln22_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 531 [1/1] (0.79ns)   --->   "%br_ln22 = br i1 %and_ln22_23, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:22]   --->   Operation 531 'br' 'br_ln22' <Predicate = true> <Delay = 0.79>
ST_26 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:22]   --->   Operation 532 'partselect' 'trunc_ln22_9' <Predicate = (and_ln22_23)> <Delay = 0.00>
ST_26 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %trunc_ln22_9" [src/ban_s3.cpp:22]   --->   Operation 533 'bitcast' 'bitcast_ln22_5' <Predicate = (and_ln22_23)> <Delay = 0.00>
ST_26 : Operation 534 [2/2] (2.78ns)   --->   "%tmp_140 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [src/ban_s3.cpp:22]   --->   Operation 534 'fcmp' 'tmp_140' <Predicate = (and_ln22_23)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 2> <Delay = 3.86>
ST_27 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:22]   --->   Operation 535 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln22_25 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:22]   --->   Operation 536 'partselect' 'trunc_ln22_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 537 [1/1] (0.84ns)   --->   "%icmp_ln22_27 = icmp_ne  i8 %tmp_139, i8 255" [src/ban_s3.cpp:22]   --->   Operation 537 'icmp' 'icmp_ln22_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 538 [1/1] (1.05ns)   --->   "%icmp_ln22_28 = icmp_eq  i23 %trunc_ln22_25, i23 0" [src/ban_s3.cpp:22]   --->   Operation 538 'icmp' 'icmp_ln22_28' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_27)   --->   "%or_ln22_15 = or i1 %icmp_ln22_28, i1 %icmp_ln22_27" [src/ban_s3.cpp:22]   --->   Operation 539 'or' 'or_ln22_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 540 [1/2] (2.78ns)   --->   "%tmp_140 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [src/ban_s3.cpp:22]   --->   Operation 540 'fcmp' 'tmp_140' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 541 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_27 = and i1 %or_ln22_15, i1 %tmp_140" [src/ban_s3.cpp:22]   --->   Operation 541 'and' 'and_ln22_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 542 [1/1] (0.79ns)   --->   "%br_ln22 = br i1 %and_ln22_27, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:22]   --->   Operation 542 'br' 'br_ln22' <Predicate = true> <Delay = 0.79>

State 28 <SV = 30> <Delay = 2.78>
ST_28 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln22_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:22]   --->   Operation 543 'partselect' 'trunc_ln22_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln22_9 = bitcast i32 %trunc_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 544 'bitcast' 'bitcast_ln22_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [2/2] (2.78ns)   --->   "%tmp_157 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [src/ban_s3.cpp:22]   --->   Operation 545 'fcmp' 'tmp_157' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 31> <Delay = 3.06>
ST_29 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:22]   --->   Operation 546 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln22_28 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:22]   --->   Operation 547 'partselect' 'trunc_ln22_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 548 [1/1] (0.84ns)   --->   "%icmp_ln22_33 = icmp_ne  i8 %tmp_156, i8 255" [src/ban_s3.cpp:22]   --->   Operation 548 'icmp' 'icmp_ln22_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 549 [1/1] (1.05ns)   --->   "%icmp_ln22_34 = icmp_eq  i23 %trunc_ln22_28, i23 0" [src/ban_s3.cpp:22]   --->   Operation 549 'icmp' 'icmp_ln22_34' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_30)   --->   "%or_ln22_18 = or i1 %icmp_ln22_34, i1 %icmp_ln22_33" [src/ban_s3.cpp:22]   --->   Operation 550 'or' 'or_ln22_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 551 [1/2] (2.78ns)   --->   "%tmp_157 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [src/ban_s3.cpp:22]   --->   Operation 551 'fcmp' 'tmp_157' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 552 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_30 = and i1 %or_ln22_18, i1 %tmp_157" [src/ban_s3.cpp:22]   --->   Operation 552 'and' 'and_ln22_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 553 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 553 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 30 <SV = 1> <Delay = 7.05>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %xor_ln144" [src/ban_s3.cpp:144]   --->   Operation 554 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:144]   --->   Operation 555 'partselect' 'trunc_ln144_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln144_1 = bitcast i32 %trunc_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 556 'bitcast' 'bitcast_ln144_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 557 [9/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 557 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 2> <Delay = 7.05>
ST_31 : Operation 558 [8/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 558 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 3> <Delay = 7.05>
ST_32 : Operation 559 [7/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 559 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:145]   --->   Operation 560 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 561 [1/1] (0.35ns)   --->   "%xor_ln145 = xor i32 %trunc_ln20, i32 2147483648" [src/ban_s3.cpp:145]   --->   Operation 561 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 4> <Delay = 7.05>
ST_33 : Operation 562 [6/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 562 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %xor_ln145" [src/ban_s3.cpp:145]   --->   Operation 563 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 564 [9/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 564 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 5> <Delay = 7.05>
ST_34 : Operation 565 [5/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 565 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 566 [8/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 566 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 6> <Delay = 7.05>
ST_35 : Operation 567 [4/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 567 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 568 [7/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 568 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 7> <Delay = 7.05>
ST_36 : Operation 569 [3/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 569 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [6/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 570 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 7.05>
ST_37 : Operation 571 [2/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 571 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 572 [5/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 572 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 7.05>
ST_38 : Operation 573 [1/9] (7.05ns)   --->   "%num2 = fdiv i32 %bitcast_ln144, i32 %bitcast_ln144_1" [src/ban_s3.cpp:144]   --->   Operation 573 'fdiv' 'num2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 574 [4/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 574 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.05>
ST_39 : Operation 575 [3/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 575 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 576 [3/3] (7.01ns)   --->   "%mul17_i = fmul i32 %num2, i32 %num2" [src/ban_s3.cpp:145]   --->   Operation 576 'fmul' 'mul17_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 7.05>
ST_40 : Operation 577 [2/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 577 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 578 [2/3] (7.01ns)   --->   "%mul17_i = fmul i32 %num2, i32 %num2" [src/ban_s3.cpp:145]   --->   Operation 578 'fmul' 'mul17_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 12> <Delay = 7.05>
ST_41 : Operation 579 [1/9] (7.05ns)   --->   "%div16_i = fdiv i32 %bitcast_ln145, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 579 'fdiv' 'div16_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 580 [1/3] (7.01ns)   --->   "%mul17_i = fmul i32 %num2, i32 %num2" [src/ban_s3.cpp:145]   --->   Operation 580 'fmul' 'mul17_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 13> <Delay = 6.43>
ST_42 : Operation 581 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %div16_i, i32 %mul17_i" [src/ban_s3.cpp:145]   --->   Operation 581 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 14> <Delay = 6.43>
ST_43 : Operation 582 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %div16_i, i32 %mul17_i" [src/ban_s3.cpp:145]   --->   Operation 582 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 15> <Delay = 6.43>
ST_44 : Operation 583 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %div16_i, i32 %mul17_i" [src/ban_s3.cpp:145]   --->   Operation 583 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 16> <Delay = 6.43>
ST_45 : Operation 584 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %div16_i, i32 %mul17_i" [src/ban_s3.cpp:145]   --->   Operation 584 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 17> <Delay = 7.01>
ST_46 : Operation 585 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %num2, i32 %f_op_read" [src/ban_s3.cpp:145]   --->   Operation 585 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 586 [3/3] (7.01ns)   --->   "%mul18_i = fmul i32 %add_i, i32 %f_op_read" [src/ban_s3.cpp:145]   --->   Operation 586 'fmul' 'mul18_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 18> <Delay = 7.01>
ST_47 : Operation 587 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %num2, i32 %f_op_read" [src/ban_s3.cpp:145]   --->   Operation 587 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 588 [2/3] (7.01ns)   --->   "%mul18_i = fmul i32 %add_i, i32 %f_op_read" [src/ban_s3.cpp:145]   --->   Operation 588 'fmul' 'mul18_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 19> <Delay = 7.05>
ST_48 : Operation 589 [9/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 589 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 590 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %num2, i32 %f_op_read" [src/ban_s3.cpp:145]   --->   Operation 590 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 591 [1/3] (7.01ns)   --->   "%mul18_i = fmul i32 %add_i, i32 %f_op_read" [src/ban_s3.cpp:145]   --->   Operation 591 'fmul' 'mul18_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 20> <Delay = 7.05>
ST_49 : Operation 592 [8/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 592 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 593 [9/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 593 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 594 [9/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 594 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 21> <Delay = 7.05>
ST_50 : Operation 595 [7/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 595 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 596 [8/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 596 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 597 [8/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 597 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 22> <Delay = 7.05>
ST_51 : Operation 598 [6/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 598 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 599 [7/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 599 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 600 [7/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 600 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 23> <Delay = 7.05>
ST_52 : Operation 601 [5/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 601 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 602 [6/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 602 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 603 [6/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 603 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 24> <Delay = 7.05>
ST_53 : Operation 604 [4/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 604 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 605 [5/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 605 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 606 [5/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 606 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 25> <Delay = 7.05>
ST_54 : Operation 607 [3/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 607 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 608 [4/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 608 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 609 [4/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 609 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 7.05>
ST_55 : Operation 610 [2/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 610 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 611 [3/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 611 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 612 [3/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 612 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 27> <Delay = 7.05>
ST_56 : Operation 613 [1/9] (7.05ns)   --->   "%num = fdiv i32 %f_op_read, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 613 'fdiv' 'num' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 614 [2/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 614 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 615 [2/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 615 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 28> <Delay = 7.05>
ST_57 : Operation 616 [1/9] (7.05ns)   --->   "%num_3 = fdiv i32 %mul_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 616 'fdiv' 'num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 617 [1/9] (7.05ns)   --->   "%c_num_8 = fdiv i32 %mul18_i, i32 %bitcast_ln144_1" [src/ban_s3.cpp:145]   --->   Operation 617 'fdiv' 'c_num_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 618 [2/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %num, i32 0" [src/ban_s3.cpp:27]   --->   Operation 618 'fcmp' 'tmp_83' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 29> <Delay = 3.86>
ST_58 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i128 %b_op1_read" [src/ban_s3.cpp:147]   --->   Operation 619 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 620 [1/1] (1.01ns)   --->   "%c_p_5 = sub i32 0, i32 %trunc_ln147" [src/ban_s3.cpp:147]   --->   Operation 620 'sub' 'c_p_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %num" [src/ban_s3.cpp:27]   --->   Operation 621 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_3, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 622 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i32 %bitcast_ln27_3" [src/ban_s3.cpp:27]   --->   Operation 623 'trunc' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 624 [1/1] (0.84ns)   --->   "%icmp_ln27_6 = icmp_ne  i8 %tmp_82, i8 255" [src/ban_s3.cpp:27]   --->   Operation 624 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 625 [1/1] (1.05ns)   --->   "%icmp_ln27_7 = icmp_eq  i23 %trunc_ln27_3, i23 0" [src/ban_s3.cpp:27]   --->   Operation 625 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_3)   --->   "%or_ln27_3 = or i1 %icmp_ln27_7, i1 %icmp_ln27_6" [src/ban_s3.cpp:27]   --->   Operation 626 'or' 'or_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 627 [1/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %num, i32 0" [src/ban_s3.cpp:27]   --->   Operation 627 'fcmp' 'tmp_83' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 628 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_3 = and i1 %or_ln27_3, i1 %tmp_83" [src/ban_s3.cpp:27]   --->   Operation 628 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 629 [1/1] (0.79ns)   --->   "%br_ln27 = br i1 %and_ln27_3, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:27]   --->   Operation 629 'br' 'br_ln27' <Predicate = true> <Delay = 0.79>
ST_58 : Operation 630 [2/2] (2.78ns)   --->   "%tmp_115 = fcmp_oeq  i32 %num_3, i32 0" [src/ban_s3.cpp:30]   --->   Operation 630 'fcmp' 'tmp_115' <Predicate = (and_ln27_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 30> <Delay = 3.06>
ST_59 : Operation 631 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i32 %num_3" [src/ban_s3.cpp:30]   --->   Operation 631 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_3, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 632 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = trunc i32 %bitcast_ln30_3" [src/ban_s3.cpp:30]   --->   Operation 633 'trunc' 'trunc_ln30_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 634 [1/1] (0.84ns)   --->   "%icmp_ln30_6 = icmp_ne  i8 %tmp_114, i8 255" [src/ban_s3.cpp:30]   --->   Operation 634 'icmp' 'icmp_ln30_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 635 [1/1] (1.05ns)   --->   "%icmp_ln30_7 = icmp_eq  i23 %trunc_ln30_3, i23 0" [src/ban_s3.cpp:30]   --->   Operation 635 'icmp' 'icmp_ln30_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_3)   --->   "%or_ln30_3 = or i1 %icmp_ln30_7, i1 %icmp_ln30_6" [src/ban_s3.cpp:30]   --->   Operation 636 'or' 'or_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 637 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_oeq  i32 %num_3, i32 0" [src/ban_s3.cpp:30]   --->   Operation 637 'fcmp' 'tmp_115' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 638 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_3 = and i1 %or_ln30_3, i1 %tmp_115" [src/ban_s3.cpp:30]   --->   Operation 638 'and' 'and_ln30_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_3, void, void" [src/ban_s3.cpp:30]   --->   Operation 639 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 640 [2/2] (2.78ns)   --->   "%tmp_138 = fcmp_oeq  i32 %c_num_8, i32 0" [src/ban_s3.cpp:38]   --->   Operation 640 'fcmp' 'tmp_138' <Predicate = (and_ln30_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 31> <Delay = 0.79>
ST_60 : Operation 641 [1/1] (0.35ns)   --->   "%c_p_9 = xor i32 %trunc_ln147, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 641 'xor' 'c_p_9' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 642 [1/1] (0.79ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:35]   --->   Operation 642 'br' 'br_ln35' <Predicate = true> <Delay = 0.79>

State 61 <SV = 31> <Delay = 3.51>
ST_61 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i32 %c_num_8" [src/ban_s3.cpp:38]   --->   Operation 643 'bitcast' 'bitcast_ln38_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_3, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 644 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = trunc i32 %bitcast_ln38_3" [src/ban_s3.cpp:38]   --->   Operation 645 'trunc' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 646 [1/1] (0.84ns)   --->   "%icmp_ln38_6 = icmp_ne  i8 %tmp_137, i8 255" [src/ban_s3.cpp:38]   --->   Operation 646 'icmp' 'icmp_ln38_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 647 [1/1] (1.05ns)   --->   "%icmp_ln38_7 = icmp_eq  i23 %trunc_ln38_3, i23 0" [src/ban_s3.cpp:38]   --->   Operation 647 'icmp' 'icmp_ln38_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_3)   --->   "%or_ln38_3 = or i1 %icmp_ln38_7, i1 %icmp_ln38_6" [src/ban_s3.cpp:38]   --->   Operation 648 'or' 'or_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 649 [1/2] (2.78ns)   --->   "%tmp_138 = fcmp_oeq  i32 %c_num_8, i32 0" [src/ban_s3.cpp:38]   --->   Operation 649 'fcmp' 'tmp_138' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 650 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_3 = and i1 %or_ln38_3, i1 %tmp_138" [src/ban_s3.cpp:38]   --->   Operation 650 'and' 'and_ln38_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 651 [1/1] (1.01ns)   --->   "%c_p_8 = sub i32 4294967294, i32 %trunc_ln147" [src/ban_s3.cpp:41]   --->   Operation 651 'sub' 'c_p_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 652 [1/1] (0.44ns)   --->   "%select_ln38_9 = select i1 %and_ln38_3, i32 %c_num_8, i32 0" [src/ban_s3.cpp:38]   --->   Operation 652 'select' 'select_ln38_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 653 [1/1] (0.44ns)   --->   "%select_ln38_10 = select i1 %and_ln38_3, i32 %num, i32 %c_num_8" [src/ban_s3.cpp:38]   --->   Operation 653 'select' 'select_ln38_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 654 [1/1] (0.44ns)   --->   "%select_ln38_11 = select i1 %and_ln38_3, i32 0, i32 %c_p_8" [src/ban_s3.cpp:38]   --->   Operation 654 'select' 'select_ln38_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 655 [1/1] (0.79ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:38]   --->   Operation 655 'br' 'br_ln38' <Predicate = true> <Delay = 0.79>

State 62 <SV = 19> <Delay = 7.05>
ST_62 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln328_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:328]   --->   Operation 656 'partselect' 'trunc_ln328_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 657 [1/1] (0.00ns)   --->   "%bitcast_ln328 = bitcast i32 %trunc_ln328_1" [src/ban_s3.cpp:328]   --->   Operation 657 'bitcast' 'bitcast_ln328' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 658 [9/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 658 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 20> <Delay = 7.05>
ST_63 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln328_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:328]   --->   Operation 659 'partselect' 'trunc_ln328_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 660 [1/1] (0.00ns)   --->   "%bitcast_ln328_1 = bitcast i32 %trunc_ln328_2" [src/ban_s3.cpp:328]   --->   Operation 660 'bitcast' 'bitcast_ln328_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln328_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:328]   --->   Operation 661 'partselect' 'trunc_ln328_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln328_2 = bitcast i32 %trunc_ln328_3" [src/ban_s3.cpp:328]   --->   Operation 662 'bitcast' 'bitcast_ln328_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 663 [8/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 663 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 664 [9/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 664 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 665 [9/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 665 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 7.05>
ST_64 : Operation 666 [7/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 666 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 667 [8/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 667 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 668 [8/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 668 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 22> <Delay = 7.05>
ST_65 : Operation 669 [6/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 669 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 670 [7/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 670 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 671 [7/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 671 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 23> <Delay = 7.05>
ST_66 : Operation 672 [5/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 672 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 673 [6/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 673 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 674 [6/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 674 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 7.05>
ST_67 : Operation 675 [4/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 675 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 676 [5/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 676 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 677 [5/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 677 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 25> <Delay = 7.05>
ST_68 : Operation 678 [3/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 678 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 679 [4/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 679 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 680 [4/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 680 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 26> <Delay = 7.05>
ST_69 : Operation 681 [2/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 681 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 682 [3/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 682 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 683 [3/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 683 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 27> <Delay = 7.05>
ST_70 : Operation 684 [1/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln328, i32 %f_op_read" [src/ban_s3.cpp:330]   --->   Operation 684 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 685 [2/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 685 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 686 [2/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 686 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 28> <Delay = 7.05>
ST_71 : Operation 687 [1/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln328_1, i32 %f_op_read" [src/ban_s3.cpp:331]   --->   Operation 687 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 688 [1/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln328_2, i32 %f_op_read" [src/ban_s3.cpp:332]   --->   Operation 688 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 689 [2/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %res_num_2, i32 0" [src/ban_s3.cpp:27]   --->   Operation 689 'fcmp' 'tmp_81' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 29> <Delay = 3.86>
ST_72 : Operation 690 [1/1] (0.00ns)   --->   "%res_p_13 = trunc i128 %b_op1_read" [src/ban_s3.cpp:328]   --->   Operation 690 'trunc' 'res_p_13' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 691 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %res_num_2" [src/ban_s3.cpp:27]   --->   Operation 691 'bitcast' 'bitcast_ln27_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_2, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 692 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i32 %bitcast_ln27_2" [src/ban_s3.cpp:27]   --->   Operation 693 'trunc' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 694 [1/1] (0.84ns)   --->   "%icmp_ln27_4 = icmp_ne  i8 %tmp_80, i8 255" [src/ban_s3.cpp:27]   --->   Operation 694 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 695 [1/1] (1.05ns)   --->   "%icmp_ln27_5 = icmp_eq  i23 %trunc_ln27_2, i23 0" [src/ban_s3.cpp:27]   --->   Operation 695 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27_2 = or i1 %icmp_ln27_5, i1 %icmp_ln27_4" [src/ban_s3.cpp:27]   --->   Operation 696 'or' 'or_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 697 [1/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %res_num_2, i32 0" [src/ban_s3.cpp:27]   --->   Operation 697 'fcmp' 'tmp_81' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 698 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_2 = and i1 %or_ln27_2, i1 %tmp_81" [src/ban_s3.cpp:27]   --->   Operation 698 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 699 [1/1] (0.79ns)   --->   "%br_ln27 = br i1 %and_ln27_2, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:27]   --->   Operation 699 'br' 'br_ln27' <Predicate = true> <Delay = 0.79>
ST_72 : Operation 700 [2/2] (2.78ns)   --->   "%tmp_113 = fcmp_oeq  i32 %res_num_3, i32 0" [src/ban_s3.cpp:30]   --->   Operation 700 'fcmp' 'tmp_113' <Predicate = (and_ln27_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 30> <Delay = 3.06>
ST_73 : Operation 701 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %res_num_3" [src/ban_s3.cpp:30]   --->   Operation 701 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_2, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 702 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i32 %bitcast_ln30_2" [src/ban_s3.cpp:30]   --->   Operation 703 'trunc' 'trunc_ln30_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 704 [1/1] (0.84ns)   --->   "%icmp_ln30_4 = icmp_ne  i8 %tmp_112, i8 255" [src/ban_s3.cpp:30]   --->   Operation 704 'icmp' 'icmp_ln30_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 705 [1/1] (1.05ns)   --->   "%icmp_ln30_5 = icmp_eq  i23 %trunc_ln30_2, i23 0" [src/ban_s3.cpp:30]   --->   Operation 705 'icmp' 'icmp_ln30_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_2)   --->   "%or_ln30_2 = or i1 %icmp_ln30_5, i1 %icmp_ln30_4" [src/ban_s3.cpp:30]   --->   Operation 706 'or' 'or_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 707 [1/2] (2.78ns)   --->   "%tmp_113 = fcmp_oeq  i32 %res_num_3, i32 0" [src/ban_s3.cpp:30]   --->   Operation 707 'fcmp' 'tmp_113' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 708 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_2 = and i1 %or_ln30_2, i1 %tmp_113" [src/ban_s3.cpp:30]   --->   Operation 708 'and' 'and_ln30_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_2, void, void" [src/ban_s3.cpp:30]   --->   Operation 709 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 710 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %res_num_5, i32 0" [src/ban_s3.cpp:38]   --->   Operation 710 'fcmp' 'tmp_136' <Predicate = (and_ln30_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 31> <Delay = 1.01>
ST_74 : Operation 711 [1/1] (1.01ns)   --->   "%res_p_17 = add i32 %res_p_13, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 711 'add' 'res_p_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 712 [1/1] (0.79ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:35]   --->   Operation 712 'br' 'br_ln35' <Predicate = true> <Delay = 0.79>

State 75 <SV = 31> <Delay = 3.51>
ST_75 : Operation 713 [1/1] (0.00ns)   --->   "%bitcast_ln38_2 = bitcast i32 %res_num_5" [src/ban_s3.cpp:38]   --->   Operation 713 'bitcast' 'bitcast_ln38_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_2, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 714 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = trunc i32 %bitcast_ln38_2" [src/ban_s3.cpp:38]   --->   Operation 715 'trunc' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 716 [1/1] (0.84ns)   --->   "%icmp_ln38_4 = icmp_ne  i8 %tmp_135, i8 255" [src/ban_s3.cpp:38]   --->   Operation 716 'icmp' 'icmp_ln38_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 717 [1/1] (1.05ns)   --->   "%icmp_ln38_5 = icmp_eq  i23 %trunc_ln38_2, i23 0" [src/ban_s3.cpp:38]   --->   Operation 717 'icmp' 'icmp_ln38_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%or_ln38_2 = or i1 %icmp_ln38_5, i1 %icmp_ln38_4" [src/ban_s3.cpp:38]   --->   Operation 718 'or' 'or_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 719 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %res_num_5, i32 0" [src/ban_s3.cpp:38]   --->   Operation 719 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 720 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_2 = and i1 %or_ln38_2, i1 %tmp_136" [src/ban_s3.cpp:38]   --->   Operation 720 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 721 [1/1] (1.01ns)   --->   "%res_p_16 = add i32 %res_p_13, i32 4294967294" [src/ban_s3.cpp:41]   --->   Operation 721 'add' 'res_p_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 722 [1/1] (0.44ns)   --->   "%select_ln38_6 = select i1 %and_ln38_2, i32 %res_num_5, i32 0" [src/ban_s3.cpp:38]   --->   Operation 722 'select' 'select_ln38_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 723 [1/1] (0.44ns)   --->   "%select_ln38_7 = select i1 %and_ln38_2, i32 %res_num_2, i32 %res_num_5" [src/ban_s3.cpp:38]   --->   Operation 723 'select' 'select_ln38_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 724 [1/1] (0.44ns)   --->   "%select_ln38_8 = select i1 %and_ln38_2, i32 0, i32 %res_p_16" [src/ban_s3.cpp:38]   --->   Operation 724 'select' 'select_ln38_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 725 [1/1] (0.79ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:38]   --->   Operation 725 'br' 'br_ln38' <Predicate = true> <Delay = 0.79>

State 76 <SV = 25> <Delay = 7.01>
ST_76 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln312_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:312]   --->   Operation 726 'partselect' 'trunc_ln312_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 727 [1/1] (0.00ns)   --->   "%bitcast_ln312 = bitcast i32 %trunc_ln312_1" [src/ban_s3.cpp:312]   --->   Operation 727 'bitcast' 'bitcast_ln312' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 728 [3/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln312, i32 %f_op_read" [src/ban_s3.cpp:314]   --->   Operation 728 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 26> <Delay = 7.01>
ST_77 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln312_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:312]   --->   Operation 729 'partselect' 'trunc_ln312_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln312_1 = bitcast i32 %trunc_ln312_2" [src/ban_s3.cpp:312]   --->   Operation 730 'bitcast' 'bitcast_ln312_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln312_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:312]   --->   Operation 731 'partselect' 'trunc_ln312_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln312_2 = bitcast i32 %trunc_ln312_3" [src/ban_s3.cpp:312]   --->   Operation 732 'bitcast' 'bitcast_ln312_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 733 [2/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln312, i32 %f_op_read" [src/ban_s3.cpp:314]   --->   Operation 733 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 734 [3/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln312_1, i32 %f_op_read" [src/ban_s3.cpp:315]   --->   Operation 734 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 735 [3/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln312_2, i32 %f_op_read" [src/ban_s3.cpp:316]   --->   Operation 735 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 27> <Delay = 7.01>
ST_78 : Operation 736 [1/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln312, i32 %f_op_read" [src/ban_s3.cpp:314]   --->   Operation 736 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 737 [2/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln312_1, i32 %f_op_read" [src/ban_s3.cpp:315]   --->   Operation 737 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 738 [2/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln312_2, i32 %f_op_read" [src/ban_s3.cpp:316]   --->   Operation 738 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 28> <Delay = 7.01>
ST_79 : Operation 739 [1/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln312_1, i32 %f_op_read" [src/ban_s3.cpp:315]   --->   Operation 739 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 740 [1/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln312_2, i32 %f_op_read" [src/ban_s3.cpp:316]   --->   Operation 740 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 741 [2/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %res_num, i32 0" [src/ban_s3.cpp:27]   --->   Operation 741 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 29> <Delay = 3.86>
ST_80 : Operation 742 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %b_op1_read" [src/ban_s3.cpp:312]   --->   Operation 742 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %res_num" [src/ban_s3.cpp:27]   --->   Operation 743 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_1, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 744 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_1" [src/ban_s3.cpp:27]   --->   Operation 745 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 746 [1/1] (0.84ns)   --->   "%icmp_ln27_2 = icmp_ne  i8 %tmp_78, i8 255" [src/ban_s3.cpp:27]   --->   Operation 746 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 747 [1/1] (1.05ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27_1, i23 0" [src/ban_s3.cpp:27]   --->   Operation 747 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %icmp_ln27_2" [src/ban_s3.cpp:27]   --->   Operation 748 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 749 [1/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %res_num, i32 0" [src/ban_s3.cpp:27]   --->   Operation 749 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 750 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %or_ln27_1, i1 %tmp_79" [src/ban_s3.cpp:27]   --->   Operation 750 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 751 [1/1] (0.79ns)   --->   "%br_ln27 = br i1 %and_ln27_1, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:27]   --->   Operation 751 'br' 'br_ln27' <Predicate = true> <Delay = 0.79>
ST_80 : Operation 752 [2/2] (2.78ns)   --->   "%tmp_111 = fcmp_oeq  i32 %res_num_1, i32 0" [src/ban_s3.cpp:30]   --->   Operation 752 'fcmp' 'tmp_111' <Predicate = (and_ln27_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 30> <Delay = 3.06>
ST_81 : Operation 753 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %res_num_1" [src/ban_s3.cpp:30]   --->   Operation 753 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_1, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 754 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30_1" [src/ban_s3.cpp:30]   --->   Operation 755 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 756 [1/1] (0.84ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_110, i8 255" [src/ban_s3.cpp:30]   --->   Operation 756 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 757 [1/1] (1.05ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [src/ban_s3.cpp:30]   --->   Operation 757 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [src/ban_s3.cpp:30]   --->   Operation 758 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 759 [1/2] (2.78ns)   --->   "%tmp_111 = fcmp_oeq  i32 %res_num_1, i32 0" [src/ban_s3.cpp:30]   --->   Operation 759 'fcmp' 'tmp_111' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 760 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %or_ln30_1, i1 %tmp_111" [src/ban_s3.cpp:30]   --->   Operation 760 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_1, void, void" [src/ban_s3.cpp:30]   --->   Operation 761 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 762 [2/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %res_num_4, i32 0" [src/ban_s3.cpp:38]   --->   Operation 762 'fcmp' 'tmp_134' <Predicate = (and_ln30_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 31> <Delay = 1.01>
ST_82 : Operation 763 [1/1] (1.01ns)   --->   "%res_p_15 = add i32 %res_p, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 763 'add' 'res_p_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 764 [1/1] (0.79ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:35]   --->   Operation 764 'br' 'br_ln35' <Predicate = true> <Delay = 0.79>

State 83 <SV = 31> <Delay = 3.51>
ST_83 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i32 %res_num_4" [src/ban_s3.cpp:38]   --->   Operation 765 'bitcast' 'bitcast_ln38_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_1, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 766 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i32 %bitcast_ln38_1" [src/ban_s3.cpp:38]   --->   Operation 767 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 768 [1/1] (0.84ns)   --->   "%icmp_ln38_2 = icmp_ne  i8 %tmp_133, i8 255" [src/ban_s3.cpp:38]   --->   Operation 768 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 769 [1/1] (1.05ns)   --->   "%icmp_ln38_3 = icmp_eq  i23 %trunc_ln38_1, i23 0" [src/ban_s3.cpp:38]   --->   Operation 769 'icmp' 'icmp_ln38_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%or_ln38_1 = or i1 %icmp_ln38_3, i1 %icmp_ln38_2" [src/ban_s3.cpp:38]   --->   Operation 770 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 771 [1/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %res_num_4, i32 0" [src/ban_s3.cpp:38]   --->   Operation 771 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 772 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_1 = and i1 %or_ln38_1, i1 %tmp_134" [src/ban_s3.cpp:38]   --->   Operation 772 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 773 [1/1] (1.01ns)   --->   "%res_p_14 = add i32 %res_p, i32 4294967294" [src/ban_s3.cpp:41]   --->   Operation 773 'add' 'res_p_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 774 [1/1] (0.44ns)   --->   "%select_ln38_3 = select i1 %and_ln38_1, i32 %res_num_4, i32 0" [src/ban_s3.cpp:38]   --->   Operation 774 'select' 'select_ln38_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 775 [1/1] (0.44ns)   --->   "%select_ln38_4 = select i1 %and_ln38_1, i32 %res_num, i32 %res_num_4" [src/ban_s3.cpp:38]   --->   Operation 775 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 776 [1/1] (0.44ns)   --->   "%select_ln38_5 = select i1 %and_ln38_1, i32 0, i32 %res_p_14" [src/ban_s3.cpp:38]   --->   Operation 776 'select' 'select_ln38_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 777 [1/1] (0.79ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:38]   --->   Operation 777 'br' 'br_ln38' <Predicate = true> <Delay = 0.79>

State 84 <SV = 29> <Delay = 0.35>
ST_84 : Operation 778 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %f_op_read" [src/ban_s3.h:78]   --->   Operation 778 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 779 [1/1] (0.35ns)   --->   "%xor_ln78 = xor i32 %bitcast_ln78, i32 2147483648" [src/ban_s3.h:78]   --->   Operation 779 'xor' 'xor_ln78' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 30> <Delay = 7.30>
ST_85 : Operation 780 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %xor_ln78" [src/ban_s3.h:78]   --->   Operation 780 'bitcast' 'bitcast_ln78_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 781 [2/2] (7.30ns)   --->   "%call_ret4 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln78_1" [src/ban_s3.h:78]   --->   Operation 781 'call' 'call_ret4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 31> <Delay = 6.01>
ST_86 : Operation 782 [1/2] (6.01ns)   --->   "%call_ret4 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln78_1" [src/ban_s3.h:78]   --->   Operation 782 'call' 'call_ret4' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 783 [1/1] (0.00ns)   --->   "%out_b_p_6 = extractvalue i128 %call_ret4" [src/ban_s3.h:78]   --->   Operation 783 'extractvalue' 'out_b_p_6' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 784 [1/1] (0.00ns)   --->   "%out_b_num_13 = extractvalue i128 %call_ret4" [src/ban_s3.h:78]   --->   Operation 784 'extractvalue' 'out_b_num_13' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 785 [1/1] (0.00ns)   --->   "%out_b_num_12 = extractvalue i128 %call_ret4" [src/ban_s3.h:78]   --->   Operation 785 'extractvalue' 'out_b_num_12' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 786 [1/1] (0.00ns)   --->   "%ref_tmp25_1_2 = extractvalue i128 %call_ret4" [src/ban_s3.h:78]   --->   Operation 786 'extractvalue' 'ref_tmp25_1_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 787 [1/1] (0.79ns)   --->   "%br_ln67 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:67]   --->   Operation 787 'br' 'br_ln67' <Predicate = true> <Delay = 0.79>

State 87 <SV = 30> <Delay = 7.30>
ST_87 : Operation 788 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [src/ban_interface.cpp:62]   --->   Operation 788 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 31> <Delay = 6.01>
ST_88 : Operation 789 [1/2] (6.01ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [src/ban_interface.cpp:62]   --->   Operation 789 'call' 'call_ret3' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 790 [1/1] (0.00ns)   --->   "%out_b_p_5 = extractvalue i128 %call_ret3" [src/ban_interface.cpp:62]   --->   Operation 790 'extractvalue' 'out_b_p_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 791 [1/1] (0.00ns)   --->   "%out_b_num_11 = extractvalue i128 %call_ret3" [src/ban_interface.cpp:62]   --->   Operation 791 'extractvalue' 'out_b_num_11' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 792 [1/1] (0.00ns)   --->   "%out_b_num_10 = extractvalue i128 %call_ret3" [src/ban_interface.cpp:62]   --->   Operation 792 'extractvalue' 'out_b_num_10' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 793 [1/1] (0.00ns)   --->   "%ref_tmp23_1_2 = extractvalue i128 %call_ret3" [src/ban_interface.cpp:62]   --->   Operation 793 'extractvalue' 'ref_tmp23_1_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 794 [1/1] (0.79ns)   --->   "%br_ln63 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:63]   --->   Operation 794 'br' 'br_ln63' <Predicate = true> <Delay = 0.79>

State 89 <SV = 29> <Delay = 2.78>
ST_89 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln194_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:194]   --->   Operation 795 'partselect' 'trunc_ln194_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 796 [1/1] (0.00ns)   --->   "%bitcast_ln194_3 = bitcast i32 %trunc_ln194_3" [src/ban_s3.cpp:194]   --->   Operation 796 'bitcast' 'bitcast_ln194_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 797 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_ogt  i32 %bitcast_ln194_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 797 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln189_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:189]   --->   Operation 798 'partselect' 'trunc_ln189_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 799 [1/1] (0.00ns)   --->   "%bitcast_ln189_3 = bitcast i32 %trunc_ln189_3" [src/ban_s3.cpp:189]   --->   Operation 799 'bitcast' 'bitcast_ln189_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 800 [2/2] (2.78ns)   --->   "%tmp_66 = fcmp_olt  i32 %bitcast_ln189_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 800 'fcmp' 'tmp_66' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 801 [2/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln189_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 801 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 802 [2/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln194_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 802 'fcmp' 'tmp_68' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 803 [2/2] (2.78ns)   --->   "%tmp_69 = fcmp_oeq  i32 %bitcast_ln189_3, i32 %bitcast_ln194_3" [src/ban_s3.cpp:194]   --->   Operation 803 'fcmp' 'tmp_69' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln195_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 804 'partselect' 'trunc_ln195_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 805 [1/1] (0.00ns)   --->   "%bitcast_ln195_6 = bitcast i32 %trunc_ln195_6" [src/ban_s3.cpp:195]   --->   Operation 805 'bitcast' 'bitcast_ln195_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln195_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 806 'partselect' 'trunc_ln195_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln195_7 = bitcast i32 %trunc_ln195_7" [src/ban_s3.cpp:195]   --->   Operation 807 'bitcast' 'bitcast_ln195_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 808 [2/2] (2.78ns)   --->   "%tmp_72 = fcmp_oeq  i32 %bitcast_ln195_6, i32 %bitcast_ln195_7" [src/ban_s3.cpp:195]   --->   Operation 808 'fcmp' 'tmp_72' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 809 [2/2] (2.78ns)   --->   "%tmp_73 = fcmp_olt  i32 %bitcast_ln189_3, i32 %bitcast_ln194_3" [src/ban_s3.cpp:198]   --->   Operation 809 'fcmp' 'tmp_73' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln198_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 810 'partselect' 'trunc_ln198_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 811 [1/1] (0.00ns)   --->   "%bitcast_ln198_6 = bitcast i32 %trunc_ln198_6" [src/ban_s3.cpp:198]   --->   Operation 811 'bitcast' 'bitcast_ln198_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln198_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 812 'partselect' 'trunc_ln198_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 813 [1/1] (0.00ns)   --->   "%bitcast_ln198_7 = bitcast i32 %trunc_ln198_7" [src/ban_s3.cpp:198]   --->   Operation 813 'bitcast' 'bitcast_ln198_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_89 : Operation 814 [2/2] (2.78ns)   --->   "%tmp_76 = fcmp_olt  i32 %bitcast_ln198_6, i32 %bitcast_ln198_7" [src/ban_s3.cpp:198]   --->   Operation 814 'fcmp' 'tmp_76' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 815 [2/2] (2.78ns)   --->   "%tmp_77 = fcmp_olt  i32 %bitcast_ln195_6, i32 %bitcast_ln195_7" [src/ban_s3.cpp:198]   --->   Operation 815 'fcmp' 'tmp_77' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:194]   --->   Operation 816 'partselect' 'trunc_ln194_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 817 [1/1] (0.00ns)   --->   "%bitcast_ln194_2 = bitcast i32 %trunc_ln194_2" [src/ban_s3.cpp:194]   --->   Operation 817 'bitcast' 'bitcast_ln194_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 818 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %bitcast_ln194_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 818 'fcmp' 'tmp_49' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln189_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:189]   --->   Operation 819 'partselect' 'trunc_ln189_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 820 [1/1] (0.00ns)   --->   "%bitcast_ln189_2 = bitcast i32 %trunc_ln189_2" [src/ban_s3.cpp:189]   --->   Operation 820 'bitcast' 'bitcast_ln189_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 821 [2/2] (2.78ns)   --->   "%tmp_51 = fcmp_olt  i32 %bitcast_ln189_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 821 'fcmp' 'tmp_51' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 822 [2/2] (2.78ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln189_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 822 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 823 [2/2] (2.78ns)   --->   "%tmp_53 = fcmp_oeq  i32 %bitcast_ln194_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 823 'fcmp' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 824 [2/2] (2.78ns)   --->   "%tmp_54 = fcmp_oeq  i32 %bitcast_ln189_2, i32 %bitcast_ln194_2" [src/ban_s3.cpp:194]   --->   Operation 824 'fcmp' 'tmp_54' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln195_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 825 'partselect' 'trunc_ln195_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln195_4 = bitcast i32 %trunc_ln195_4" [src/ban_s3.cpp:195]   --->   Operation 826 'bitcast' 'bitcast_ln195_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln195_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 827 'partselect' 'trunc_ln195_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln195_5 = bitcast i32 %trunc_ln195_5" [src/ban_s3.cpp:195]   --->   Operation 828 'bitcast' 'bitcast_ln195_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 829 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %bitcast_ln195_4, i32 %bitcast_ln195_5" [src/ban_s3.cpp:195]   --->   Operation 829 'fcmp' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 830 [2/2] (2.78ns)   --->   "%tmp_58 = fcmp_olt  i32 %bitcast_ln189_2, i32 %bitcast_ln194_2" [src/ban_s3.cpp:198]   --->   Operation 830 'fcmp' 'tmp_58' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln198_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 831 'partselect' 'trunc_ln198_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln198_4 = bitcast i32 %trunc_ln198_4" [src/ban_s3.cpp:198]   --->   Operation 832 'bitcast' 'bitcast_ln198_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln198_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 833 'partselect' 'trunc_ln198_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln198_5 = bitcast i32 %trunc_ln198_5" [src/ban_s3.cpp:198]   --->   Operation 834 'bitcast' 'bitcast_ln198_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_89 : Operation 835 [2/2] (2.78ns)   --->   "%tmp_61 = fcmp_olt  i32 %bitcast_ln198_4, i32 %bitcast_ln198_5" [src/ban_s3.cpp:198]   --->   Operation 835 'fcmp' 'tmp_61' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 836 [2/2] (2.78ns)   --->   "%tmp_62 = fcmp_olt  i32 %bitcast_ln195_4, i32 %bitcast_ln195_5" [src/ban_s3.cpp:198]   --->   Operation 836 'fcmp' 'tmp_62' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:194]   --->   Operation 837 'partselect' 'trunc_ln194_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 838 [1/1] (0.00ns)   --->   "%bitcast_ln194_1 = bitcast i32 %trunc_ln194_1" [src/ban_s3.cpp:194]   --->   Operation 838 'bitcast' 'bitcast_ln194_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 839 [2/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %bitcast_ln194_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 839 'fcmp' 'tmp_37' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:189]   --->   Operation 840 'partselect' 'trunc_ln189_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 841 [1/1] (0.00ns)   --->   "%bitcast_ln189_1 = bitcast i32 %trunc_ln189_1" [src/ban_s3.cpp:189]   --->   Operation 841 'bitcast' 'bitcast_ln189_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 842 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %bitcast_ln189_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 842 'fcmp' 'tmp_39' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 843 [2/2] (2.78ns)   --->   "%tmp_41 = fcmp_oeq  i32 %bitcast_ln189_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 843 'fcmp' 'tmp_41' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 844 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %bitcast_ln194_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 844 'fcmp' 'tmp_43' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 845 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln189_1, i32 %bitcast_ln194_1" [src/ban_s3.cpp:194]   --->   Operation 845 'fcmp' 'tmp_s' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 846 'partselect' 'trunc_ln195_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 847 [1/1] (0.00ns)   --->   "%bitcast_ln195_2 = bitcast i32 %trunc_ln195_2" [src/ban_s3.cpp:195]   --->   Operation 847 'bitcast' 'bitcast_ln195_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln195_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 848 'partselect' 'trunc_ln195_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 849 [1/1] (0.00ns)   --->   "%bitcast_ln195_3 = bitcast i32 %trunc_ln195_3" [src/ban_s3.cpp:195]   --->   Operation 849 'bitcast' 'bitcast_ln195_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_89 : Operation 850 [2/2] (2.78ns)   --->   "%tmp_47 = fcmp_oeq  i32 %bitcast_ln195_2, i32 %bitcast_ln195_3" [src/ban_s3.cpp:195]   --->   Operation 850 'fcmp' 'tmp_47' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:194]   --->   Operation 851 'partselect' 'trunc_ln15' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 852 [1/1] (0.00ns)   --->   "%bitcast_ln194 = bitcast i32 %trunc_ln15" [src/ban_s3.cpp:194]   --->   Operation 852 'bitcast' 'bitcast_ln194' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 853 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %bitcast_ln194, i32 0" [src/ban_s3.cpp:189]   --->   Operation 853 'fcmp' 'tmp_23' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:189]   --->   Operation 854 'partselect' 'trunc_ln16' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 855 [1/1] (0.00ns)   --->   "%bitcast_ln189 = bitcast i32 %trunc_ln16" [src/ban_s3.cpp:189]   --->   Operation 855 'bitcast' 'bitcast_ln189' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 856 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %bitcast_ln189, i32 0" [src/ban_s3.cpp:189]   --->   Operation 856 'fcmp' 'tmp_25' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 857 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %bitcast_ln189, i32 0" [src/ban_s3.cpp:189]   --->   Operation 857 'fcmp' 'tmp_27' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 858 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln194, i32 0" [src/ban_s3.cpp:189]   --->   Operation 858 'fcmp' 'tmp_29' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 859 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln189, i32 %bitcast_ln194" [src/ban_s3.cpp:194]   --->   Operation 859 'fcmp' 'tmp_32' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 860 'partselect' 'trunc_ln17' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 861 [1/1] (0.00ns)   --->   "%bitcast_ln195 = bitcast i32 %trunc_ln17" [src/ban_s3.cpp:195]   --->   Operation 861 'bitcast' 'bitcast_ln195' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:195]   --->   Operation 862 'partselect' 'trunc_ln195_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln195_1 = bitcast i32 %trunc_ln195_1" [src/ban_s3.cpp:195]   --->   Operation 863 'bitcast' 'bitcast_ln195_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_89 : Operation 864 [2/2] (2.78ns)   --->   "%tmp_35 = fcmp_oeq  i32 %bitcast_ln195, i32 %bitcast_ln195_1" [src/ban_s3.cpp:195]   --->   Operation 864 'fcmp' 'tmp_35' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 30> <Delay = 5.36>
ST_90 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln187_6 = trunc i128 %b_op1_read" [src/ban_s3.cpp:187]   --->   Operation 865 'trunc' 'trunc_ln187_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln187_7 = trunc i128 %b_op2_read" [src/ban_s3.cpp:187]   --->   Operation 866 'trunc' 'trunc_ln187_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 867 [1/1] (0.99ns)   --->   "%pbp_3 = icmp_sgt  i32 %trunc_ln187_7, i32 %trunc_ln187_6" [src/ban_s3.cpp:187]   --->   Operation 867 'icmp' 'pbp_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 868 [1/1] (0.99ns)   --->   "%bpp_3 = icmp_slt  i32 %trunc_ln187_7, i32 %trunc_ln187_6" [src/ban_s3.cpp:188]   --->   Operation 868 'icmp' 'bpp_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 869 'partselect' 'tmp_63' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln189_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 870 'partselect' 'trunc_ln189_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 871 [1/1] (0.84ns)   --->   "%icmp_ln189_12 = icmp_ne  i8 %tmp_63, i8 255" [src/ban_s3.cpp:189]   --->   Operation 871 'icmp' 'icmp_ln189_12' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 872 [1/1] (1.05ns)   --->   "%icmp_ln189_13 = icmp_eq  i23 %trunc_ln189_7, i23 0" [src/ban_s3.cpp:189]   --->   Operation 872 'icmp' 'icmp_ln189_13' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 873 [1/1] (0.28ns)   --->   "%or_ln189_25 = or i1 %icmp_ln189_13, i1 %icmp_ln189_12" [src/ban_s3.cpp:189]   --->   Operation 873 'or' 'or_ln189_25' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 874 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_ogt  i32 %bitcast_ln194_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 874 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 875 [1/1] (0.28ns)   --->   "%and_ln189_37 = and i1 %or_ln189_25, i1 %tmp_64" [src/ban_s3.cpp:189]   --->   Operation 875 'and' 'and_ln189_37' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 876 'partselect' 'tmp_65' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln189_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 877 'partselect' 'trunc_ln189_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 878 [1/1] (0.84ns)   --->   "%icmp_ln189_14 = icmp_ne  i8 %tmp_65, i8 255" [src/ban_s3.cpp:189]   --->   Operation 878 'icmp' 'icmp_ln189_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 879 [1/1] (1.05ns)   --->   "%icmp_ln189_15 = icmp_eq  i23 %trunc_ln189_10, i23 0" [src/ban_s3.cpp:189]   --->   Operation 879 'icmp' 'icmp_ln189_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 880 [1/1] (0.28ns)   --->   "%or_ln189_26 = or i1 %icmp_ln189_15, i1 %icmp_ln189_14" [src/ban_s3.cpp:189]   --->   Operation 880 'or' 'or_ln189_26' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 881 [1/2] (2.78ns)   --->   "%tmp_66 = fcmp_olt  i32 %bitcast_ln189_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 881 'fcmp' 'tmp_66' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 882 [1/1] (0.28ns)   --->   "%and_ln189_38 = and i1 %or_ln189_26, i1 %tmp_66" [src/ban_s3.cpp:189]   --->   Operation 882 'and' 'and_ln189_38' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 883 [1/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln189_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 883 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 884 [1/1] (0.28ns)   --->   "%and_ln189_39 = and i1 %or_ln189_26, i1 %tmp_67" [src/ban_s3.cpp:189]   --->   Operation 884 'and' 'and_ln189_39' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_10)   --->   "%xor_ln189_11 = xor i1 %and_ln189_39, i1 1" [src/ban_s3.cpp:189]   --->   Operation 885 'xor' 'xor_ln189_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_6)   --->   "%xor_ln187_3 = xor i1 %pbp_3, i1 1" [src/ban_s3.cpp:187]   --->   Operation 886 'xor' 'xor_ln187_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 887 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln188_6 = and i1 %bpp_3, i1 %xor_ln187_3" [src/ban_s3.cpp:188]   --->   Operation 887 'and' 'and_ln188_6' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_12 = xor i1 %and_ln189_38, i1 1" [src/ban_s3.cpp:189]   --->   Operation 888 'xor' 'xor_ln189_12' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 889 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %and_ln188_6, i1 %xor_ln189_12" [src/ban_s3.cpp:189]   --->   Operation 889 'and' 'and_ln189_40' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_42)   --->   "%and_ln189_41 = and i1 %and_ln189_40, i1 %and_ln189_39" [src/ban_s3.cpp:189]   --->   Operation 890 'and' 'and_ln189_41' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_42)   --->   "%or_ln189_27 = or i1 %pbp_3, i1 %and_ln189_41" [src/ban_s3.cpp:189]   --->   Operation 891 'or' 'or_ln189_27' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 892 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln189_42 = and i1 %or_ln189_27, i1 %and_ln189_37" [src/ban_s3.cpp:189]   --->   Operation 892 'and' 'and_ln189_42' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_28)   --->   "%xor_ln189_13 = xor i1 %and_ln189_37, i1 1" [src/ban_s3.cpp:189]   --->   Operation 893 'xor' 'xor_ln189_13' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 894 [1/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln194_3, i32 0" [src/ban_s3.cpp:189]   --->   Operation 894 'fcmp' 'tmp_68' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_28)   --->   "%and_ln189_43 = and i1 %or_ln189_25, i1 %tmp_68" [src/ban_s3.cpp:189]   --->   Operation 895 'and' 'and_ln189_43' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_28)   --->   "%and_ln189_44 = and i1 %pbp_3, i1 %xor_ln189_13" [src/ban_s3.cpp:189]   --->   Operation 896 'and' 'and_ln189_44' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_28)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %and_ln189_38" [src/ban_s3.cpp:189]   --->   Operation 897 'and' 'and_ln189_45' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_28)   --->   "%and_ln189_46 = and i1 %and_ln189_45, i1 %and_ln189_44" [src/ban_s3.cpp:189]   --->   Operation 898 'and' 'and_ln189_46' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 899 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_28 = or i1 %and_ln189_46, i1 %and_ln189_42" [src/ban_s3.cpp:189]   --->   Operation 899 'or' 'or_ln189_28' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 900 [1/1] (0.99ns)   --->   "%icmp_ln188_6 = icmp_ne  i32 %trunc_ln187_7, i32 %trunc_ln187_6" [src/ban_s3.cpp:188]   --->   Operation 900 'icmp' 'icmp_ln188_6' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln188_7 = and i1 %or_ln189_28, i1 %icmp_ln188_6" [src/ban_s3.cpp:188]   --->   Operation 901 'and' 'and_ln188_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_47 = and i1 %and_ln188_6, i1 %and_ln189_38" [src/ban_s3.cpp:189]   --->   Operation 902 'and' 'and_ln189_47' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 903 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_29 = or i1 %and_ln189_47, i1 %and_ln188_7" [src/ban_s3.cpp:189]   --->   Operation 903 'or' 'or_ln189_29' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_10)   --->   "%and_ln189_48 = and i1 %and_ln189_40, i1 %xor_ln189_11" [src/ban_s3.cpp:189]   --->   Operation 904 'and' 'and_ln189_48' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%xor_ln189_14 = xor i1 %bpp_3, i1 1" [src/ban_s3.cpp:189]   --->   Operation 905 'xor' 'xor_ln189_14' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln189_30 = or i1 %pbp_3, i1 %xor_ln189_14" [src/ban_s3.cpp:189]   --->   Operation 906 'or' 'or_ln189_30' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln189_31 = or i1 %and_ln189_38, i1 %or_ln189_30" [src/ban_s3.cpp:189]   --->   Operation 907 'or' 'or_ln189_31' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln189_32 = or i1 %and_ln189_39, i1 %or_ln189_31" [src/ban_s3.cpp:189]   --->   Operation 908 'or' 'or_ln189_32' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 909 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_3 = and i1 %or_ln189_29, i1 %or_ln189_32" [src/ban_s3.cpp:189]   --->   Operation 909 'and' 'deq_p_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 910 [1/1] (0.28ns)   --->   "%and_ln194_7 = and i1 %or_ln189_26, i1 %or_ln189_25" [src/ban_s3.cpp:194]   --->   Operation 910 'and' 'and_ln194_7' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 911 [1/2] (2.78ns)   --->   "%tmp_69 = fcmp_oeq  i32 %bitcast_ln189_3, i32 %bitcast_ln194_3" [src/ban_s3.cpp:194]   --->   Operation 911 'fcmp' 'tmp_69' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 912 [1/1] (0.28ns)   --->   "%eq0_3 = and i1 %and_ln194_7, i1 %tmp_69" [src/ban_s3.cpp:194]   --->   Operation 912 'and' 'eq0_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 913 'partselect' 'tmp_70' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln195_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 914 'partselect' 'trunc_ln195_13' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 915 'partselect' 'tmp_71' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln195_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 916 'partselect' 'trunc_ln195_14' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 917 [1/1] (0.84ns)   --->   "%icmp_ln195_12 = icmp_ne  i8 %tmp_70, i8 255" [src/ban_s3.cpp:195]   --->   Operation 917 'icmp' 'icmp_ln195_12' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 918 [1/1] (1.05ns)   --->   "%icmp_ln195_13 = icmp_eq  i23 %trunc_ln195_13, i23 0" [src/ban_s3.cpp:195]   --->   Operation 918 'icmp' 'icmp_ln195_13' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_8)   --->   "%or_ln195_6 = or i1 %icmp_ln195_13, i1 %icmp_ln195_12" [src/ban_s3.cpp:195]   --->   Operation 919 'or' 'or_ln195_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 920 [1/1] (0.84ns)   --->   "%icmp_ln195_14 = icmp_ne  i8 %tmp_71, i8 255" [src/ban_s3.cpp:195]   --->   Operation 920 'icmp' 'icmp_ln195_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 921 [1/1] (1.05ns)   --->   "%icmp_ln195_15 = icmp_eq  i23 %trunc_ln195_14, i23 0" [src/ban_s3.cpp:195]   --->   Operation 921 'icmp' 'icmp_ln195_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_8)   --->   "%or_ln195_7 = or i1 %icmp_ln195_15, i1 %icmp_ln195_14" [src/ban_s3.cpp:195]   --->   Operation 922 'or' 'or_ln195_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 923 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln195_8 = and i1 %or_ln195_6, i1 %or_ln195_7" [src/ban_s3.cpp:195]   --->   Operation 923 'and' 'and_ln195_8' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 924 [1/2] (2.78ns)   --->   "%tmp_72 = fcmp_oeq  i32 %bitcast_ln195_6, i32 %bitcast_ln195_7" [src/ban_s3.cpp:195]   --->   Operation 924 'fcmp' 'tmp_72' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln195_1)   --->   "%eq1_3 = and i1 %and_ln195_8, i1 %tmp_72" [src/ban_s3.cpp:195]   --->   Operation 925 'and' 'eq1_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 926 [1/1] (0.99ns)   --->   "%icmp_ln198_3 = icmp_eq  i32 %trunc_ln187_7, i32 %trunc_ln187_6" [src/ban_s3.cpp:198]   --->   Operation 926 'icmp' 'icmp_ln198_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 927 [1/2] (2.78ns)   --->   "%tmp_73 = fcmp_olt  i32 %bitcast_ln189_3, i32 %bitcast_ln194_3" [src/ban_s3.cpp:198]   --->   Operation 927 'fcmp' 'tmp_73' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln194_1)   --->   "%and_ln198_6 = and i1 %and_ln194_7, i1 %tmp_73" [src/ban_s3.cpp:198]   --->   Operation 928 'and' 'and_ln198_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 929 'partselect' 'tmp_74' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln198_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 930 'partselect' 'trunc_ln198_9' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 931 'partselect' 'tmp_75' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln198_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 932 'partselect' 'trunc_ln198_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_90 : Operation 933 [1/1] (0.84ns)   --->   "%icmp_ln198_8 = icmp_ne  i8 %tmp_74, i8 255" [src/ban_s3.cpp:198]   --->   Operation 933 'icmp' 'icmp_ln198_8' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 934 [1/1] (1.05ns)   --->   "%icmp_ln198_9 = icmp_eq  i23 %trunc_ln198_9, i23 0" [src/ban_s3.cpp:198]   --->   Operation 934 'icmp' 'icmp_ln198_9' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_8)   --->   "%or_ln198_3 = or i1 %icmp_ln198_9, i1 %icmp_ln198_8" [src/ban_s3.cpp:198]   --->   Operation 935 'or' 'or_ln198_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 936 [1/1] (0.84ns)   --->   "%icmp_ln198_10 = icmp_ne  i8 %tmp_75, i8 255" [src/ban_s3.cpp:198]   --->   Operation 936 'icmp' 'icmp_ln198_10' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 937 [1/1] (1.05ns)   --->   "%icmp_ln198_11 = icmp_eq  i23 %trunc_ln198_10, i23 0" [src/ban_s3.cpp:198]   --->   Operation 937 'icmp' 'icmp_ln198_11' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_8)   --->   "%or_ln198_4 = or i1 %icmp_ln198_11, i1 %icmp_ln198_10" [src/ban_s3.cpp:198]   --->   Operation 938 'or' 'or_ln198_4' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_8)   --->   "%and_ln198_7 = and i1 %or_ln198_3, i1 %or_ln198_4" [src/ban_s3.cpp:198]   --->   Operation 939 'and' 'and_ln198_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 940 [1/2] (2.78ns)   --->   "%tmp_76 = fcmp_olt  i32 %bitcast_ln198_6, i32 %bitcast_ln198_7" [src/ban_s3.cpp:198]   --->   Operation 940 'fcmp' 'tmp_76' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 941 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln198_8 = and i1 %and_ln198_7, i1 %tmp_76" [src/ban_s3.cpp:198]   --->   Operation 941 'and' 'and_ln198_8' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 942 [1/2] (2.78ns)   --->   "%tmp_77 = fcmp_olt  i32 %bitcast_ln195_6, i32 %bitcast_ln195_7" [src/ban_s3.cpp:198]   --->   Operation 942 'fcmp' 'tmp_77' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln194_1)   --->   "%and_ln198_9 = and i1 %and_ln195_8, i1 %tmp_77" [src/ban_s3.cpp:198]   --->   Operation 943 'and' 'and_ln198_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_10)   --->   "%xor_ln189_15 = xor i1 %or_ln189_29, i1 1" [src/ban_s3.cpp:189]   --->   Operation 944 'xor' 'xor_ln189_15' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_10)   --->   "%or_ln189_33 = or i1 %and_ln189_48, i1 %xor_ln189_15" [src/ban_s3.cpp:189]   --->   Operation 945 'or' 'or_ln189_33' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 946 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln198_10 = and i1 %or_ln189_33, i1 %icmp_ln198_3" [src/ban_s3.cpp:198]   --->   Operation 946 'and' 'and_ln198_10' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln194_1)   --->   "%xor_ln194_1 = xor i1 %eq0_3, i1 1" [src/ban_s3.cpp:194]   --->   Operation 947 'xor' 'xor_ln194_1' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln194_1)   --->   "%and_ln194_9 = and i1 %and_ln198_10, i1 %xor_ln194_1" [src/ban_s3.cpp:194]   --->   Operation 948 'and' 'and_ln194_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 949 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln194_1 = select i1 %and_ln194_9, i1 %and_ln198_6, i1 %and_ln198_9" [src/ban_s3.cpp:194]   --->   Operation 949 'select' 'select_ln194_1' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln195_1)   --->   "%and_ln195_10 = and i1 %eq0_3, i1 %eq1_3" [src/ban_s3.cpp:195]   --->   Operation 950 'and' 'and_ln195_10' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln195_1)   --->   "%and_ln195_11 = and i1 %and_ln195_10, i1 %and_ln198_10" [src/ban_s3.cpp:195]   --->   Operation 951 'and' 'and_ln195_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 952 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln195_1 = select i1 %and_ln195_11, i1 %and_ln198_8, i1 %select_ln194_1" [src/ban_s3.cpp:195]   --->   Operation 952 'select' 'select_ln195_1' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node out_l_2)   --->   "%and_ln198_11 = and i1 %select_ln195_1, i1 %icmp_ln198_3" [src/ban_s3.cpp:198]   --->   Operation 953 'and' 'and_ln198_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node out_l_2)   --->   "%or_ln198_5 = or i1 %deq_p_3, i1 %and_ln198_11" [src/ban_s3.cpp:198]   --->   Operation 954 'or' 'or_ln198_5' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 955 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l_2 = xor i1 %or_ln198_5, i1 1" [src/ban_s3.h:74]   --->   Operation 955 'xor' 'out_l_2' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 956 [1/1] (0.79ns)   --->   "%br_ln59 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:59]   --->   Operation 956 'br' 'br_ln59' <Predicate = (op_read == 12)> <Delay = 0.79>
ST_90 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln187_4 = trunc i128 %b_op2_read" [src/ban_s3.cpp:187]   --->   Operation 957 'trunc' 'trunc_ln187_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln187_5 = trunc i128 %b_op1_read" [src/ban_s3.cpp:187]   --->   Operation 958 'trunc' 'trunc_ln187_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 959 [1/1] (0.99ns)   --->   "%pbp_2 = icmp_sgt  i32 %trunc_ln187_5, i32 %trunc_ln187_4" [src/ban_s3.cpp:187]   --->   Operation 959 'icmp' 'pbp_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 960 [1/1] (0.99ns)   --->   "%bpp_2 = icmp_slt  i32 %trunc_ln187_5, i32 %trunc_ln187_4" [src/ban_s3.cpp:188]   --->   Operation 960 'icmp' 'bpp_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 961 'partselect' 'tmp_48' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln189_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 962 'partselect' 'trunc_ln189_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 963 [1/1] (0.84ns)   --->   "%icmp_ln189_8 = icmp_ne  i8 %tmp_48, i8 255" [src/ban_s3.cpp:189]   --->   Operation 963 'icmp' 'icmp_ln189_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 964 [1/1] (1.05ns)   --->   "%icmp_ln189_9 = icmp_eq  i23 %trunc_ln189_s, i23 0" [src/ban_s3.cpp:189]   --->   Operation 964 'icmp' 'icmp_ln189_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 965 [1/1] (0.28ns)   --->   "%or_ln189_16 = or i1 %icmp_ln189_9, i1 %icmp_ln189_8" [src/ban_s3.cpp:189]   --->   Operation 965 'or' 'or_ln189_16' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 966 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %bitcast_ln194_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 966 'fcmp' 'tmp_49' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 967 [1/1] (0.28ns)   --->   "%and_ln189_24 = and i1 %or_ln189_16, i1 %tmp_49" [src/ban_s3.cpp:189]   --->   Operation 967 'and' 'and_ln189_24' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 968 'partselect' 'tmp_50' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln189_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 969 'partselect' 'trunc_ln189_6' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 970 [1/1] (0.84ns)   --->   "%icmp_ln189_10 = icmp_ne  i8 %tmp_50, i8 255" [src/ban_s3.cpp:189]   --->   Operation 970 'icmp' 'icmp_ln189_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 971 [1/1] (1.05ns)   --->   "%icmp_ln189_11 = icmp_eq  i23 %trunc_ln189_6, i23 0" [src/ban_s3.cpp:189]   --->   Operation 971 'icmp' 'icmp_ln189_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 972 [1/1] (0.28ns)   --->   "%or_ln189_17 = or i1 %icmp_ln189_11, i1 %icmp_ln189_10" [src/ban_s3.cpp:189]   --->   Operation 972 'or' 'or_ln189_17' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 973 [1/2] (2.78ns)   --->   "%tmp_51 = fcmp_olt  i32 %bitcast_ln189_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 973 'fcmp' 'tmp_51' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 974 [1/1] (0.28ns)   --->   "%and_ln189_25 = and i1 %or_ln189_17, i1 %tmp_51" [src/ban_s3.cpp:189]   --->   Operation 974 'and' 'and_ln189_25' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 975 [1/2] (2.78ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln189_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 975 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 976 [1/1] (0.28ns)   --->   "%and_ln189_26 = and i1 %or_ln189_17, i1 %tmp_52" [src/ban_s3.cpp:189]   --->   Operation 976 'and' 'and_ln189_26' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_4)   --->   "%xor_ln189_6 = xor i1 %and_ln189_26, i1 1" [src/ban_s3.cpp:189]   --->   Operation 977 'xor' 'xor_ln189_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_4)   --->   "%xor_ln187_2 = xor i1 %pbp_2, i1 1" [src/ban_s3.cpp:187]   --->   Operation 978 'xor' 'xor_ln187_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 979 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln188_4 = and i1 %bpp_2, i1 %xor_ln187_2" [src/ban_s3.cpp:188]   --->   Operation 979 'and' 'and_ln188_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_27)   --->   "%xor_ln189_7 = xor i1 %and_ln189_25, i1 1" [src/ban_s3.cpp:189]   --->   Operation 980 'xor' 'xor_ln189_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 981 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln189_27 = and i1 %and_ln188_4, i1 %xor_ln189_7" [src/ban_s3.cpp:189]   --->   Operation 981 'and' 'and_ln189_27' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%and_ln189_28 = and i1 %and_ln189_27, i1 %and_ln189_26" [src/ban_s3.cpp:189]   --->   Operation 982 'and' 'and_ln189_28' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%or_ln189_18 = or i1 %pbp_2, i1 %and_ln189_28" [src/ban_s3.cpp:189]   --->   Operation 983 'or' 'or_ln189_18' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 984 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %or_ln189_18, i1 %and_ln189_24" [src/ban_s3.cpp:189]   --->   Operation 984 'and' 'and_ln189_29' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_19)   --->   "%xor_ln189_8 = xor i1 %and_ln189_24, i1 1" [src/ban_s3.cpp:189]   --->   Operation 985 'xor' 'xor_ln189_8' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 986 [1/2] (2.78ns)   --->   "%tmp_53 = fcmp_oeq  i32 %bitcast_ln194_2, i32 0" [src/ban_s3.cpp:189]   --->   Operation 986 'fcmp' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_19)   --->   "%and_ln189_30 = and i1 %or_ln189_16, i1 %tmp_53" [src/ban_s3.cpp:189]   --->   Operation 987 'and' 'and_ln189_30' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_19)   --->   "%and_ln189_31 = and i1 %pbp_2, i1 %xor_ln189_8" [src/ban_s3.cpp:189]   --->   Operation 988 'and' 'and_ln189_31' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_19)   --->   "%and_ln189_32 = and i1 %and_ln189_30, i1 %and_ln189_25" [src/ban_s3.cpp:189]   --->   Operation 989 'and' 'and_ln189_32' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_19)   --->   "%and_ln189_33 = and i1 %and_ln189_32, i1 %and_ln189_31" [src/ban_s3.cpp:189]   --->   Operation 990 'and' 'and_ln189_33' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 991 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_19 = or i1 %and_ln189_33, i1 %and_ln189_29" [src/ban_s3.cpp:189]   --->   Operation 991 'or' 'or_ln189_19' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 992 [1/1] (0.99ns)   --->   "%icmp_ln188_4 = icmp_ne  i32 %trunc_ln187_5, i32 %trunc_ln187_4" [src/ban_s3.cpp:188]   --->   Operation 992 'icmp' 'icmp_ln188_4' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln188_5 = and i1 %or_ln189_19, i1 %icmp_ln188_4" [src/ban_s3.cpp:188]   --->   Operation 993 'and' 'and_ln188_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_34 = and i1 %and_ln188_4, i1 %and_ln189_25" [src/ban_s3.cpp:189]   --->   Operation 994 'and' 'and_ln189_34' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 995 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_34, i1 %and_ln188_5" [src/ban_s3.cpp:189]   --->   Operation 995 'or' 'or_ln189_20' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_4)   --->   "%and_ln189_35 = and i1 %and_ln189_27, i1 %xor_ln189_6" [src/ban_s3.cpp:189]   --->   Operation 996 'and' 'and_ln189_35' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%xor_ln189_9 = xor i1 %bpp_2, i1 1" [src/ban_s3.cpp:189]   --->   Operation 997 'xor' 'xor_ln189_9' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln189_21 = or i1 %pbp_2, i1 %xor_ln189_9" [src/ban_s3.cpp:189]   --->   Operation 998 'or' 'or_ln189_21' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln189_22 = or i1 %and_ln189_25, i1 %or_ln189_21" [src/ban_s3.cpp:189]   --->   Operation 999 'or' 'or_ln189_22' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln189_23 = or i1 %and_ln189_26, i1 %or_ln189_22" [src/ban_s3.cpp:189]   --->   Operation 1000 'or' 'or_ln189_23' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1001 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_2 = and i1 %or_ln189_20, i1 %or_ln189_23" [src/ban_s3.cpp:189]   --->   Operation 1001 'and' 'deq_p_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1002 [1/1] (0.28ns)   --->   "%and_ln194_4 = and i1 %or_ln189_17, i1 %or_ln189_16" [src/ban_s3.cpp:194]   --->   Operation 1002 'and' 'and_ln194_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1003 [1/2] (2.78ns)   --->   "%tmp_54 = fcmp_oeq  i32 %bitcast_ln189_2, i32 %bitcast_ln194_2" [src/ban_s3.cpp:194]   --->   Operation 1003 'fcmp' 'tmp_54' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1004 [1/1] (0.28ns)   --->   "%eq0_2 = and i1 %and_ln194_4, i1 %tmp_54" [src/ban_s3.cpp:194]   --->   Operation 1004 'and' 'eq0_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 1005 'partselect' 'tmp_55' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln195_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 1006 'partselect' 'trunc_ln195_11' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 1007 'partselect' 'tmp_56' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln195_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 1008 'partselect' 'trunc_ln195_12' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1009 [1/1] (0.84ns)   --->   "%icmp_ln195_8 = icmp_ne  i8 %tmp_55, i8 255" [src/ban_s3.cpp:195]   --->   Operation 1009 'icmp' 'icmp_ln195_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1010 [1/1] (1.05ns)   --->   "%icmp_ln195_9 = icmp_eq  i23 %trunc_ln195_11, i23 0" [src/ban_s3.cpp:195]   --->   Operation 1010 'icmp' 'icmp_ln195_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%or_ln195_4 = or i1 %icmp_ln195_9, i1 %icmp_ln195_8" [src/ban_s3.cpp:195]   --->   Operation 1011 'or' 'or_ln195_4' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1012 [1/1] (0.84ns)   --->   "%icmp_ln195_10 = icmp_ne  i8 %tmp_56, i8 255" [src/ban_s3.cpp:195]   --->   Operation 1012 'icmp' 'icmp_ln195_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1013 [1/1] (1.05ns)   --->   "%icmp_ln195_11 = icmp_eq  i23 %trunc_ln195_12, i23 0" [src/ban_s3.cpp:195]   --->   Operation 1013 'icmp' 'icmp_ln195_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%or_ln195_5 = or i1 %icmp_ln195_11, i1 %icmp_ln195_10" [src/ban_s3.cpp:195]   --->   Operation 1014 'or' 'or_ln195_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1015 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln195_4 = and i1 %or_ln195_4, i1 %or_ln195_5" [src/ban_s3.cpp:195]   --->   Operation 1015 'and' 'and_ln195_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1016 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %bitcast_ln195_4, i32 %bitcast_ln195_5" [src/ban_s3.cpp:195]   --->   Operation 1016 'fcmp' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln195)   --->   "%eq1_2 = and i1 %and_ln195_4, i1 %tmp_57" [src/ban_s3.cpp:195]   --->   Operation 1017 'and' 'eq1_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1018 [1/1] (0.99ns)   --->   "%icmp_ln198_2 = icmp_eq  i32 %trunc_ln187_5, i32 %trunc_ln187_4" [src/ban_s3.cpp:198]   --->   Operation 1018 'icmp' 'icmp_ln198_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1019 [1/2] (2.78ns)   --->   "%tmp_58 = fcmp_olt  i32 %bitcast_ln189_2, i32 %bitcast_ln194_2" [src/ban_s3.cpp:198]   --->   Operation 1019 'fcmp' 'tmp_58' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln194)   --->   "%and_ln198 = and i1 %and_ln194_4, i1 %tmp_58" [src/ban_s3.cpp:198]   --->   Operation 1020 'and' 'and_ln198' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 1021 'partselect' 'tmp_59' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln198_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 1022 'partselect' 'trunc_ln198_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 1023 'partselect' 'tmp_60' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln198_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 1024 'partselect' 'trunc_ln198_8' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_90 : Operation 1025 [1/1] (0.84ns)   --->   "%icmp_ln198_4 = icmp_ne  i8 %tmp_59, i8 255" [src/ban_s3.cpp:198]   --->   Operation 1025 'icmp' 'icmp_ln198_4' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1026 [1/1] (1.05ns)   --->   "%icmp_ln198_5 = icmp_eq  i23 %trunc_ln198_s, i23 0" [src/ban_s3.cpp:198]   --->   Operation 1026 'icmp' 'icmp_ln198_5' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_2)   --->   "%or_ln198 = or i1 %icmp_ln198_5, i1 %icmp_ln198_4" [src/ban_s3.cpp:198]   --->   Operation 1027 'or' 'or_ln198' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1028 [1/1] (0.84ns)   --->   "%icmp_ln198_6 = icmp_ne  i8 %tmp_60, i8 255" [src/ban_s3.cpp:198]   --->   Operation 1028 'icmp' 'icmp_ln198_6' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1029 [1/1] (1.05ns)   --->   "%icmp_ln198_7 = icmp_eq  i23 %trunc_ln198_8, i23 0" [src/ban_s3.cpp:198]   --->   Operation 1029 'icmp' 'icmp_ln198_7' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_2)   --->   "%or_ln198_1 = or i1 %icmp_ln198_7, i1 %icmp_ln198_6" [src/ban_s3.cpp:198]   --->   Operation 1030 'or' 'or_ln198_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_2)   --->   "%and_ln198_1 = and i1 %or_ln198, i1 %or_ln198_1" [src/ban_s3.cpp:198]   --->   Operation 1031 'and' 'and_ln198_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1032 [1/2] (2.78ns)   --->   "%tmp_61 = fcmp_olt  i32 %bitcast_ln198_4, i32 %bitcast_ln198_5" [src/ban_s3.cpp:198]   --->   Operation 1032 'fcmp' 'tmp_61' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1033 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln198_2 = and i1 %and_ln198_1, i1 %tmp_61" [src/ban_s3.cpp:198]   --->   Operation 1033 'and' 'and_ln198_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1034 [1/2] (2.78ns)   --->   "%tmp_62 = fcmp_olt  i32 %bitcast_ln195_4, i32 %bitcast_ln195_5" [src/ban_s3.cpp:198]   --->   Operation 1034 'fcmp' 'tmp_62' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln194)   --->   "%and_ln198_3 = and i1 %and_ln195_4, i1 %tmp_62" [src/ban_s3.cpp:198]   --->   Operation 1035 'and' 'and_ln198_3' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_4)   --->   "%xor_ln189_10 = xor i1 %or_ln189_20, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1036 'xor' 'xor_ln189_10' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_4)   --->   "%or_ln189_24 = or i1 %and_ln189_35, i1 %xor_ln189_10" [src/ban_s3.cpp:189]   --->   Operation 1037 'or' 'or_ln189_24' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1038 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln198_4 = and i1 %or_ln189_24, i1 %icmp_ln198_2" [src/ban_s3.cpp:198]   --->   Operation 1038 'and' 'and_ln198_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln194)   --->   "%xor_ln194 = xor i1 %eq0_2, i1 1" [src/ban_s3.cpp:194]   --->   Operation 1039 'xor' 'xor_ln194' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln194)   --->   "%and_ln194_6 = and i1 %and_ln198_4, i1 %xor_ln194" [src/ban_s3.cpp:194]   --->   Operation 1040 'and' 'and_ln194_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1041 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln194 = select i1 %and_ln194_6, i1 %and_ln198, i1 %and_ln198_3" [src/ban_s3.cpp:194]   --->   Operation 1041 'select' 'select_ln194' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln195)   --->   "%and_ln195_6 = and i1 %eq0_2, i1 %eq1_2" [src/ban_s3.cpp:195]   --->   Operation 1042 'and' 'and_ln195_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln195)   --->   "%and_ln195_7 = and i1 %and_ln195_6, i1 %and_ln198_4" [src/ban_s3.cpp:195]   --->   Operation 1043 'and' 'and_ln195_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1044 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln195 = select i1 %and_ln195_7, i1 %and_ln198_2, i1 %select_ln194" [src/ban_s3.cpp:195]   --->   Operation 1044 'select' 'select_ln195' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node out_l_1)   --->   "%and_ln198_5 = and i1 %select_ln195, i1 %icmp_ln198_2" [src/ban_s3.cpp:198]   --->   Operation 1045 'and' 'and_ln198_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node out_l_1)   --->   "%or_ln198_2 = or i1 %deq_p_2, i1 %and_ln198_5" [src/ban_s3.cpp:198]   --->   Operation 1046 'or' 'or_ln198_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1047 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l_1 = xor i1 %or_ln198_2, i1 1" [src/ban_s3.h:73]   --->   Operation 1047 'xor' 'out_l_1' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1048 [1/1] (0.79ns)   --->   "%br_ln55 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:55]   --->   Operation 1048 'br' 'br_ln55' <Predicate = (op_read == 11)> <Delay = 0.79>
ST_90 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i128 %b_op2_read" [src/ban_s3.cpp:187]   --->   Operation 1049 'trunc' 'trunc_ln187_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln187_3 = trunc i128 %b_op1_read" [src/ban_s3.cpp:187]   --->   Operation 1050 'trunc' 'trunc_ln187_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1051 [1/1] (0.99ns)   --->   "%pbp_1 = icmp_sgt  i32 %trunc_ln187_3, i32 %trunc_ln187_2" [src/ban_s3.cpp:187]   --->   Operation 1051 'icmp' 'pbp_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1052 [1/1] (0.99ns)   --->   "%bpp_1 = icmp_slt  i32 %trunc_ln187_3, i32 %trunc_ln187_2" [src/ban_s3.cpp:188]   --->   Operation 1052 'icmp' 'bpp_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 1053 'partselect' 'tmp_36' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln189_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 1054 'partselect' 'trunc_ln189_8' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1055 [1/1] (0.84ns)   --->   "%icmp_ln189_4 = icmp_ne  i8 %tmp_36, i8 255" [src/ban_s3.cpp:189]   --->   Operation 1055 'icmp' 'icmp_ln189_4' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1056 [1/1] (1.05ns)   --->   "%icmp_ln189_5 = icmp_eq  i23 %trunc_ln189_8, i23 0" [src/ban_s3.cpp:189]   --->   Operation 1056 'icmp' 'icmp_ln189_5' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1057 [1/1] (0.28ns)   --->   "%or_ln189_8 = or i1 %icmp_ln189_5, i1 %icmp_ln189_4" [src/ban_s3.cpp:189]   --->   Operation 1057 'or' 'or_ln189_8' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1058 [1/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %bitcast_ln194_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1058 'fcmp' 'tmp_37' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1059 [1/1] (0.28ns)   --->   "%and_ln189_12 = and i1 %or_ln189_8, i1 %tmp_37" [src/ban_s3.cpp:189]   --->   Operation 1059 'and' 'and_ln189_12' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 1060 'partselect' 'tmp_38' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln189_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 1061 'partselect' 'trunc_ln189_9' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1062 [1/1] (0.84ns)   --->   "%icmp_ln189_6 = icmp_ne  i8 %tmp_38, i8 255" [src/ban_s3.cpp:189]   --->   Operation 1062 'icmp' 'icmp_ln189_6' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1063 [1/1] (1.05ns)   --->   "%icmp_ln189_7 = icmp_eq  i23 %trunc_ln189_9, i23 0" [src/ban_s3.cpp:189]   --->   Operation 1063 'icmp' 'icmp_ln189_7' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1064 [1/1] (0.28ns)   --->   "%or_ln189_9 = or i1 %icmp_ln189_7, i1 %icmp_ln189_6" [src/ban_s3.cpp:189]   --->   Operation 1064 'or' 'or_ln189_9' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1065 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %bitcast_ln189_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1065 'fcmp' 'tmp_39' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1066 [1/1] (0.28ns)   --->   "%and_ln189_13 = and i1 %or_ln189_9, i1 %tmp_39" [src/ban_s3.cpp:189]   --->   Operation 1066 'and' 'and_ln189_13' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1067 [1/2] (2.78ns)   --->   "%tmp_41 = fcmp_oeq  i32 %bitcast_ln189_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1067 'fcmp' 'tmp_41' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1068 [1/1] (0.28ns)   --->   "%and_ln189_14 = and i1 %or_ln189_9, i1 %tmp_41" [src/ban_s3.cpp:189]   --->   Operation 1068 'and' 'and_ln189_14' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_2)   --->   "%xor_ln187_1 = xor i1 %pbp_1, i1 1" [src/ban_s3.cpp:187]   --->   Operation 1069 'xor' 'xor_ln187_1' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1070 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln188_2 = and i1 %bpp_1, i1 %xor_ln187_1" [src/ban_s3.cpp:188]   --->   Operation 1070 'and' 'and_ln188_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_17)   --->   "%xor_ln189_3 = xor i1 %and_ln189_13, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1071 'xor' 'xor_ln189_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_17)   --->   "%and_ln189_15 = and i1 %and_ln188_2, i1 %xor_ln189_3" [src/ban_s3.cpp:189]   --->   Operation 1072 'and' 'and_ln189_15' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_17)   --->   "%and_ln189_16 = and i1 %and_ln189_15, i1 %and_ln189_14" [src/ban_s3.cpp:189]   --->   Operation 1073 'and' 'and_ln189_16' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_17)   --->   "%or_ln189_10 = or i1 %pbp_1, i1 %and_ln189_16" [src/ban_s3.cpp:189]   --->   Operation 1074 'or' 'or_ln189_10' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1075 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln189_17 = and i1 %or_ln189_10, i1 %and_ln189_12" [src/ban_s3.cpp:189]   --->   Operation 1075 'and' 'and_ln189_17' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_4 = xor i1 %and_ln189_12, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1076 'xor' 'xor_ln189_4' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1077 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %bitcast_ln194_1, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1077 'fcmp' 'tmp_43' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_18 = and i1 %or_ln189_8, i1 %tmp_43" [src/ban_s3.cpp:189]   --->   Operation 1078 'and' 'and_ln189_18' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_19 = and i1 %pbp_1, i1 %xor_ln189_4" [src/ban_s3.cpp:189]   --->   Operation 1079 'and' 'and_ln189_19' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_20 = and i1 %and_ln189_18, i1 %and_ln189_13" [src/ban_s3.cpp:189]   --->   Operation 1080 'and' 'and_ln189_20' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_21 = and i1 %and_ln189_20, i1 %and_ln189_19" [src/ban_s3.cpp:189]   --->   Operation 1081 'and' 'and_ln189_21' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1082 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_21, i1 %and_ln189_17" [src/ban_s3.cpp:189]   --->   Operation 1082 'or' 'or_ln189_11' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1083 [1/1] (0.99ns)   --->   "%icmp_ln188_2 = icmp_ne  i32 %trunc_ln187_3, i32 %trunc_ln187_2" [src/ban_s3.cpp:188]   --->   Operation 1083 'icmp' 'icmp_ln188_2' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%and_ln188_3 = and i1 %or_ln189_11, i1 %icmp_ln188_2" [src/ban_s3.cpp:188]   --->   Operation 1084 'and' 'and_ln188_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%and_ln189_22 = and i1 %and_ln188_2, i1 %and_ln189_13" [src/ban_s3.cpp:189]   --->   Operation 1085 'and' 'and_ln189_22' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln189_12 = or i1 %and_ln189_22, i1 %and_ln188_3" [src/ban_s3.cpp:189]   --->   Operation 1086 'or' 'or_ln189_12' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_15)   --->   "%xor_ln189_5 = xor i1 %bpp_1, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1087 'xor' 'xor_ln189_5' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_15)   --->   "%or_ln189_13 = or i1 %pbp_1, i1 %xor_ln189_5" [src/ban_s3.cpp:189]   --->   Operation 1088 'or' 'or_ln189_13' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_15)   --->   "%or_ln189_14 = or i1 %and_ln189_13, i1 %or_ln189_13" [src/ban_s3.cpp:189]   --->   Operation 1089 'or' 'or_ln189_14' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1090 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_15 = or i1 %and_ln189_14, i1 %or_ln189_14" [src/ban_s3.cpp:189]   --->   Operation 1090 'or' 'or_ln189_15' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1091 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_1 = and i1 %or_ln189_12, i1 %or_ln189_15" [src/ban_s3.cpp:189]   --->   Operation 1091 'and' 'deq_p_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1092 [1/1] (0.28ns)   --->   "%and_ln194_2 = and i1 %or_ln189_9, i1 %or_ln189_8" [src/ban_s3.cpp:194]   --->   Operation 1092 'and' 'and_ln194_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1093 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln189_1, i32 %bitcast_ln194_1" [src/ban_s3.cpp:194]   --->   Operation 1093 'fcmp' 'tmp_s' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1094 [1/1] (0.28ns)   --->   "%eq0_1 = and i1 %and_ln194_2, i1 %tmp_s" [src/ban_s3.cpp:194]   --->   Operation 1094 'and' 'eq0_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 1095 'partselect' 'tmp_45' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln195_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 1096 'partselect' 'trunc_ln195_s' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 1097 'partselect' 'tmp_46' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln195_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 1098 'partselect' 'trunc_ln195_10' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_90 : Operation 1099 [1/1] (0.84ns)   --->   "%icmp_ln195_4 = icmp_ne  i8 %tmp_45, i8 255" [src/ban_s3.cpp:195]   --->   Operation 1099 'icmp' 'icmp_ln195_4' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1100 [1/1] (1.05ns)   --->   "%icmp_ln195_5 = icmp_eq  i23 %trunc_ln195_s, i23 0" [src/ban_s3.cpp:195]   --->   Operation 1100 'icmp' 'icmp_ln195_5' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_2)   --->   "%or_ln195_2 = or i1 %icmp_ln195_5, i1 %icmp_ln195_4" [src/ban_s3.cpp:195]   --->   Operation 1101 'or' 'or_ln195_2' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1102 [1/1] (0.84ns)   --->   "%icmp_ln195_6 = icmp_ne  i8 %tmp_46, i8 255" [src/ban_s3.cpp:195]   --->   Operation 1102 'icmp' 'icmp_ln195_6' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1103 [1/1] (1.05ns)   --->   "%icmp_ln195_7 = icmp_eq  i23 %trunc_ln195_10, i23 0" [src/ban_s3.cpp:195]   --->   Operation 1103 'icmp' 'icmp_ln195_7' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_2)   --->   "%or_ln195_3 = or i1 %icmp_ln195_7, i1 %icmp_ln195_6" [src/ban_s3.cpp:195]   --->   Operation 1104 'or' 'or_ln195_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1105 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln195_2 = and i1 %or_ln195_2, i1 %or_ln195_3" [src/ban_s3.cpp:195]   --->   Operation 1105 'and' 'and_ln195_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1106 [1/2] (2.78ns)   --->   "%tmp_47 = fcmp_oeq  i32 %bitcast_ln195_2, i32 %bitcast_ln195_3" [src/ban_s3.cpp:195]   --->   Operation 1106 'fcmp' 'tmp_47' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1107 [1/1] (0.28ns)   --->   "%eq1_1 = and i1 %and_ln195_2, i1 %tmp_47" [src/ban_s3.cpp:195]   --->   Operation 1107 'and' 'eq1_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1108 [1/1] (0.79ns)   --->   "%br_ln198 = br i1 %deq_p_1, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:198]   --->   Operation 1108 'br' 'br_ln198' <Predicate = (op_read == 10)> <Delay = 0.79>
ST_90 : Operation 1109 [1/1] (0.99ns)   --->   "%icmp_ln198_1 = icmp_eq  i32 %trunc_ln187_3, i32 %trunc_ln187_2" [src/ban_s3.cpp:198]   --->   Operation 1109 'icmp' 'icmp_ln198_1' <Predicate = (op_read == 10 & !deq_p_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1110 [1/1] (0.79ns)   --->   "%br_ln198 = br i1 %icmp_ln198_1, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:198]   --->   Operation 1110 'br' 'br_ln198' <Predicate = (op_read == 10 & !deq_p_1)> <Delay = 0.79>
ST_90 : Operation 1111 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %eq0_1, void, void %.critedge18.i.i" [src/ban_s3.cpp:198]   --->   Operation 1111 'br' 'br_ln198' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1)> <Delay = 0.00>
ST_90 : Operation 1112 [2/2] (2.78ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln189_1, i32 %bitcast_ln194_1" [src/ban_s3.cpp:198]   --->   Operation 1112 'fcmp' 'tmp_155' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & !eq0_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1113 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %eq1_1, void, void %.critedge19.i.i" [src/ban_s3.cpp:198]   --->   Operation 1113 'br' 'br_ln198' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1)> <Delay = 0.00>
ST_90 : Operation 1114 [2/2] (2.78ns)   --->   "%tmp_171 = fcmp_olt  i32 %bitcast_ln195_2, i32 %bitcast_ln195_3" [src/ban_s3.cpp:198]   --->   Operation 1114 'fcmp' 'tmp_171' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & !eq1_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln198_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 1115 'partselect' 'trunc_ln198_2' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_90 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln198_2 = bitcast i32 %trunc_ln198_2" [src/ban_s3.cpp:198]   --->   Operation 1116 'bitcast' 'bitcast_ln198_2' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_90 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln198_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 1117 'partselect' 'trunc_ln198_3' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_90 : Operation 1118 [1/1] (0.00ns)   --->   "%bitcast_ln198_3 = bitcast i32 %trunc_ln198_3" [src/ban_s3.cpp:198]   --->   Operation 1118 'bitcast' 'bitcast_ln198_3' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_90 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 1119 'partselect' 'tmp_168' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_90 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln198_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 1120 'partselect' 'trunc_ln198_13' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_90 : Operation 1121 [1/1] (0.84ns)   --->   "%icmp_ln198_16 = icmp_ne  i8 %tmp_168, i8 255" [src/ban_s3.cpp:198]   --->   Operation 1121 'icmp' 'icmp_ln198_16' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1122 [1/1] (1.05ns)   --->   "%icmp_ln198_17 = icmp_eq  i23 %trunc_ln198_13, i23 0" [src/ban_s3.cpp:198]   --->   Operation 1122 'icmp' 'icmp_ln198_17' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1123 [2/2] (2.78ns)   --->   "%tmp_170 = fcmp_olt  i32 %bitcast_ln198_2, i32 %bitcast_ln198_3" [src/ban_s3.cpp:198]   --->   Operation 1123 'fcmp' 'tmp_170' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln198_1 & eq0_1 & eq1_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i128 %b_op1_read" [src/ban_s3.cpp:187]   --->   Operation 1124 'trunc' 'trunc_ln187' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i128 %b_op2_read" [src/ban_s3.cpp:187]   --->   Operation 1125 'trunc' 'trunc_ln187_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1126 [1/1] (0.99ns)   --->   "%pbp = icmp_sgt  i32 %trunc_ln187_1, i32 %trunc_ln187" [src/ban_s3.cpp:187]   --->   Operation 1126 'icmp' 'pbp' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1127 [1/1] (0.99ns)   --->   "%bpp = icmp_slt  i32 %trunc_ln187_1, i32 %trunc_ln187" [src/ban_s3.cpp:188]   --->   Operation 1127 'icmp' 'bpp' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 1128 'partselect' 'tmp_22' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln189_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 1129 'partselect' 'trunc_ln189_4' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1130 [1/1] (0.84ns)   --->   "%icmp_ln189 = icmp_ne  i8 %tmp_22, i8 255" [src/ban_s3.cpp:189]   --->   Operation 1130 'icmp' 'icmp_ln189' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1131 [1/1] (1.05ns)   --->   "%icmp_ln189_1 = icmp_eq  i23 %trunc_ln189_4, i23 0" [src/ban_s3.cpp:189]   --->   Operation 1131 'icmp' 'icmp_ln189_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1132 [1/1] (0.28ns)   --->   "%or_ln189 = or i1 %icmp_ln189_1, i1 %icmp_ln189" [src/ban_s3.cpp:189]   --->   Operation 1132 'or' 'or_ln189' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1133 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %bitcast_ln194, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1133 'fcmp' 'tmp_23' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1134 [1/1] (0.28ns)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_23" [src/ban_s3.cpp:189]   --->   Operation 1134 'and' 'and_ln189' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:189]   --->   Operation 1135 'partselect' 'tmp_24' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln189_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:189]   --->   Operation 1136 'partselect' 'trunc_ln189_5' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1137 [1/1] (0.84ns)   --->   "%icmp_ln189_2 = icmp_ne  i8 %tmp_24, i8 255" [src/ban_s3.cpp:189]   --->   Operation 1137 'icmp' 'icmp_ln189_2' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1138 [1/1] (1.05ns)   --->   "%icmp_ln189_3 = icmp_eq  i23 %trunc_ln189_5, i23 0" [src/ban_s3.cpp:189]   --->   Operation 1138 'icmp' 'icmp_ln189_3' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1139 [1/1] (0.28ns)   --->   "%or_ln189_1 = or i1 %icmp_ln189_3, i1 %icmp_ln189_2" [src/ban_s3.cpp:189]   --->   Operation 1139 'or' 'or_ln189_1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1140 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %bitcast_ln189, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1140 'fcmp' 'tmp_25' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1141 [1/1] (0.28ns)   --->   "%and_ln189_1 = and i1 %or_ln189_1, i1 %tmp_25" [src/ban_s3.cpp:189]   --->   Operation 1141 'and' 'and_ln189_1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1142 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %bitcast_ln189, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1142 'fcmp' 'tmp_27' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1143 [1/1] (0.28ns)   --->   "%and_ln189_2 = and i1 %or_ln189_1, i1 %tmp_27" [src/ban_s3.cpp:189]   --->   Operation 1143 'and' 'and_ln189_2' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%xor_ln187 = xor i1 %pbp, i1 1" [src/ban_s3.cpp:187]   --->   Operation 1144 'xor' 'xor_ln187' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1145 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln188 = and i1 %bpp, i1 %xor_ln187" [src/ban_s3.cpp:188]   --->   Operation 1145 'and' 'and_ln188' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189 = xor i1 %and_ln189_1, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1146 'xor' 'xor_ln189' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_3 = and i1 %and_ln188, i1 %xor_ln189" [src/ban_s3.cpp:189]   --->   Operation 1147 'and' 'and_ln189_3' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_4 = and i1 %and_ln189_3, i1 %and_ln189_2" [src/ban_s3.cpp:189]   --->   Operation 1148 'and' 'and_ln189_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%or_ln189_2 = or i1 %pbp, i1 %and_ln189_4" [src/ban_s3.cpp:189]   --->   Operation 1149 'or' 'or_ln189_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1150 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %or_ln189_2, i1 %and_ln189" [src/ban_s3.cpp:189]   --->   Operation 1150 'and' 'and_ln189_5' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_3)   --->   "%xor_ln189_1 = xor i1 %and_ln189, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1151 'xor' 'xor_ln189_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1152 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln194, i32 0" [src/ban_s3.cpp:189]   --->   Operation 1152 'fcmp' 'tmp_29' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_3)   --->   "%and_ln189_6 = and i1 %or_ln189, i1 %tmp_29" [src/ban_s3.cpp:189]   --->   Operation 1153 'and' 'and_ln189_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_3)   --->   "%and_ln189_7 = and i1 %pbp, i1 %xor_ln189_1" [src/ban_s3.cpp:189]   --->   Operation 1154 'and' 'and_ln189_7' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_3)   --->   "%and_ln189_8 = and i1 %and_ln189_6, i1 %and_ln189_1" [src/ban_s3.cpp:189]   --->   Operation 1155 'and' 'and_ln189_8' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_3)   --->   "%and_ln189_9 = and i1 %and_ln189_8, i1 %and_ln189_7" [src/ban_s3.cpp:189]   --->   Operation 1156 'and' 'and_ln189_9' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1157 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_3 = or i1 %and_ln189_9, i1 %and_ln189_5" [src/ban_s3.cpp:189]   --->   Operation 1157 'or' 'or_ln189_3' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1158 [1/1] (0.99ns)   --->   "%icmp_ln188 = icmp_ne  i32 %trunc_ln187_1, i32 %trunc_ln187" [src/ban_s3.cpp:188]   --->   Operation 1158 'icmp' 'icmp_ln188' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%and_ln188_1 = and i1 %or_ln189_3, i1 %icmp_ln188" [src/ban_s3.cpp:188]   --->   Operation 1159 'and' 'and_ln188_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%and_ln189_10 = and i1 %and_ln188, i1 %and_ln189_1" [src/ban_s3.cpp:189]   --->   Operation 1160 'and' 'and_ln189_10' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln189_4 = or i1 %and_ln189_10, i1 %and_ln188_1" [src/ban_s3.cpp:189]   --->   Operation 1161 'or' 'or_ln189_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_7)   --->   "%xor_ln189_2 = xor i1 %bpp, i1 1" [src/ban_s3.cpp:189]   --->   Operation 1162 'xor' 'xor_ln189_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_7)   --->   "%or_ln189_5 = or i1 %pbp, i1 %xor_ln189_2" [src/ban_s3.cpp:189]   --->   Operation 1163 'or' 'or_ln189_5' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_7)   --->   "%or_ln189_6 = or i1 %and_ln189_1, i1 %or_ln189_5" [src/ban_s3.cpp:189]   --->   Operation 1164 'or' 'or_ln189_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1165 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln189_7 = or i1 %and_ln189_2, i1 %or_ln189_6" [src/ban_s3.cpp:189]   --->   Operation 1165 'or' 'or_ln189_7' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1166 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p = and i1 %or_ln189_4, i1 %or_ln189_7" [src/ban_s3.cpp:189]   --->   Operation 1166 'and' 'deq_p' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1167 [1/1] (0.28ns)   --->   "%and_ln194 = and i1 %or_ln189_1, i1 %or_ln189" [src/ban_s3.cpp:194]   --->   Operation 1167 'and' 'and_ln194' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1168 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln189, i32 %bitcast_ln194" [src/ban_s3.cpp:194]   --->   Operation 1168 'fcmp' 'tmp_32' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1169 [1/1] (0.28ns)   --->   "%eq0 = and i1 %and_ln194, i1 %tmp_32" [src/ban_s3.cpp:194]   --->   Operation 1169 'and' 'eq0' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 1170 'partselect' 'tmp_33' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln195_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 1171 'partselect' 'trunc_ln195_8' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [src/ban_s3.cpp:195]   --->   Operation 1172 'partselect' 'tmp_34' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln195_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [src/ban_s3.cpp:195]   --->   Operation 1173 'partselect' 'trunc_ln195_9' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_90 : Operation 1174 [1/1] (0.84ns)   --->   "%icmp_ln195 = icmp_ne  i8 %tmp_33, i8 255" [src/ban_s3.cpp:195]   --->   Operation 1174 'icmp' 'icmp_ln195' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1175 [1/1] (1.05ns)   --->   "%icmp_ln195_1 = icmp_eq  i23 %trunc_ln195_8, i23 0" [src/ban_s3.cpp:195]   --->   Operation 1175 'icmp' 'icmp_ln195_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%or_ln195 = or i1 %icmp_ln195_1, i1 %icmp_ln195" [src/ban_s3.cpp:195]   --->   Operation 1176 'or' 'or_ln195' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1177 [1/1] (0.84ns)   --->   "%icmp_ln195_2 = icmp_ne  i8 %tmp_34, i8 255" [src/ban_s3.cpp:195]   --->   Operation 1177 'icmp' 'icmp_ln195_2' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1178 [1/1] (1.05ns)   --->   "%icmp_ln195_3 = icmp_eq  i23 %trunc_ln195_9, i23 0" [src/ban_s3.cpp:195]   --->   Operation 1178 'icmp' 'icmp_ln195_3' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%or_ln195_1 = or i1 %icmp_ln195_3, i1 %icmp_ln195_2" [src/ban_s3.cpp:195]   --->   Operation 1179 'or' 'or_ln195_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1180 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln195 = and i1 %or_ln195, i1 %or_ln195_1" [src/ban_s3.cpp:195]   --->   Operation 1180 'and' 'and_ln195' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1181 [1/2] (2.78ns)   --->   "%tmp_35 = fcmp_oeq  i32 %bitcast_ln195, i32 %bitcast_ln195_1" [src/ban_s3.cpp:195]   --->   Operation 1181 'fcmp' 'tmp_35' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1182 [1/1] (0.28ns)   --->   "%eq1 = and i1 %and_ln195, i1 %tmp_35" [src/ban_s3.cpp:195]   --->   Operation 1182 'and' 'eq1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1183 [1/1] (0.79ns)   --->   "%br_ln198 = br i1 %deq_p, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:198]   --->   Operation 1183 'br' 'br_ln198' <Predicate = (op_read == 9)> <Delay = 0.79>
ST_90 : Operation 1184 [1/1] (0.99ns)   --->   "%icmp_ln198 = icmp_eq  i32 %trunc_ln187_1, i32 %trunc_ln187" [src/ban_s3.cpp:198]   --->   Operation 1184 'icmp' 'icmp_ln198' <Predicate = (op_read == 9 & !deq_p)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1185 [1/1] (0.79ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:198]   --->   Operation 1185 'br' 'br_ln198' <Predicate = (op_read == 9 & !deq_p)> <Delay = 0.79>
ST_90 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %eq0, void, void %.critedge18.i" [src/ban_s3.cpp:198]   --->   Operation 1186 'br' 'br_ln198' <Predicate = (op_read == 9 & !deq_p & icmp_ln198)> <Delay = 0.00>
ST_90 : Operation 1187 [2/2] (2.78ns)   --->   "%tmp_154 = fcmp_olt  i32 %bitcast_ln189, i32 %bitcast_ln194" [src/ban_s3.cpp:198]   --->   Operation 1187 'fcmp' 'tmp_154' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & !eq0)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1188 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %eq1, void, void %.critedge19.i" [src/ban_s3.cpp:198]   --->   Operation 1188 'br' 'br_ln198' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0)> <Delay = 0.00>
ST_90 : Operation 1189 [2/2] (2.78ns)   --->   "%tmp_167 = fcmp_olt  i32 %bitcast_ln195, i32 %bitcast_ln195_1" [src/ban_s3.cpp:198]   --->   Operation 1189 'fcmp' 'tmp_167' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & !eq1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 1190 'partselect' 'trunc_ln21' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.00>
ST_90 : Operation 1191 [1/1] (0.00ns)   --->   "%bitcast_ln198 = bitcast i32 %trunc_ln21" [src/ban_s3.cpp:198]   --->   Operation 1191 'bitcast' 'bitcast_ln198' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.00>
ST_90 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln198_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:198]   --->   Operation 1192 'partselect' 'trunc_ln198_1' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.00>
ST_90 : Operation 1193 [1/1] (0.00ns)   --->   "%bitcast_ln198_1 = bitcast i32 %trunc_ln198_1" [src/ban_s3.cpp:198]   --->   Operation 1193 'bitcast' 'bitcast_ln198_1' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.00>
ST_90 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 1194 'partselect' 'tmp_165' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.00>
ST_90 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln198_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 1195 'partselect' 'trunc_ln198_12' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.00>
ST_90 : Operation 1196 [1/1] (0.84ns)   --->   "%icmp_ln198_14 = icmp_ne  i8 %tmp_165, i8 255" [src/ban_s3.cpp:198]   --->   Operation 1196 'icmp' 'icmp_ln198_14' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1197 [1/1] (1.05ns)   --->   "%icmp_ln198_15 = icmp_eq  i23 %trunc_ln198_12, i23 0" [src/ban_s3.cpp:198]   --->   Operation 1197 'icmp' 'icmp_ln198_15' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1198 [2/2] (2.78ns)   --->   "%tmp_166 = fcmp_olt  i32 %bitcast_ln198, i32 %bitcast_ln198_1" [src/ban_s3.cpp:198]   --->   Operation 1198 'fcmp' 'tmp_166' <Predicate = (op_read == 9 & !deq_p & icmp_ln198 & eq0 & eq1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 31> <Delay = 3.06>
ST_91 : Operation 1199 [1/2] (2.78ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln189_1, i32 %bitcast_ln194_1" [src/ban_s3.cpp:198]   --->   Operation 1199 'fcmp' 'tmp_155' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1200 [1/1] (0.28ns)   --->   "%and_ln198_13 = and i1 %and_ln194_2, i1 %tmp_155" [src/ban_s3.cpp:198]   --->   Operation 1200 'and' 'and_ln198_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1201 [1/1] (0.79ns)   --->   "%br_ln198 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:198]   --->   Operation 1201 'br' 'br_ln198' <Predicate = true> <Delay = 0.79>

State 92 <SV = 31> <Delay = 3.06>
ST_92 : Operation 1202 [1/2] (2.78ns)   --->   "%tmp_171 = fcmp_olt  i32 %bitcast_ln195_2, i32 %bitcast_ln195_3" [src/ban_s3.cpp:198]   --->   Operation 1202 'fcmp' 'tmp_171' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1203 [1/1] (0.28ns)   --->   "%and_ln198_19 = and i1 %and_ln195_2, i1 %tmp_171" [src/ban_s3.cpp:198]   --->   Operation 1203 'and' 'and_ln198_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1204 [1/1] (0.79ns)   --->   "%br_ln198 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:198]   --->   Operation 1204 'br' 'br_ln198' <Predicate = true> <Delay = 0.79>

State 93 <SV = 31> <Delay = 3.06>
ST_93 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 1205 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln198_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 1206 'partselect' 'trunc_ln198_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_18)   --->   "%or_ln198_8 = or i1 %icmp_ln198_17, i1 %icmp_ln198_16" [src/ban_s3.cpp:198]   --->   Operation 1207 'or' 'or_ln198_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1208 [1/1] (0.84ns)   --->   "%icmp_ln198_18 = icmp_ne  i8 %tmp_169, i8 255" [src/ban_s3.cpp:198]   --->   Operation 1208 'icmp' 'icmp_ln198_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1209 [1/1] (1.05ns)   --->   "%icmp_ln198_19 = icmp_eq  i23 %trunc_ln198_14, i23 0" [src/ban_s3.cpp:198]   --->   Operation 1209 'icmp' 'icmp_ln198_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_18)   --->   "%or_ln198_9 = or i1 %icmp_ln198_19, i1 %icmp_ln198_18" [src/ban_s3.cpp:198]   --->   Operation 1210 'or' 'or_ln198_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_18)   --->   "%and_ln198_17 = and i1 %or_ln198_8, i1 %or_ln198_9" [src/ban_s3.cpp:198]   --->   Operation 1211 'and' 'and_ln198_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1212 [1/2] (2.78ns)   --->   "%tmp_170 = fcmp_olt  i32 %bitcast_ln198_2, i32 %bitcast_ln198_3" [src/ban_s3.cpp:198]   --->   Operation 1212 'fcmp' 'tmp_170' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1213 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln198_18 = and i1 %and_ln198_17, i1 %tmp_170" [src/ban_s3.cpp:198]   --->   Operation 1213 'and' 'and_ln198_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1214 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1214 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 94 <SV = 31> <Delay = 3.06>
ST_94 : Operation 1215 [1/2] (2.78ns)   --->   "%tmp_154 = fcmp_olt  i32 %bitcast_ln189, i32 %bitcast_ln194" [src/ban_s3.cpp:198]   --->   Operation 1215 'fcmp' 'tmp_154' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1216 [1/1] (0.28ns)   --->   "%and_ln198_12 = and i1 %and_ln194, i1 %tmp_154" [src/ban_s3.cpp:198]   --->   Operation 1216 'and' 'and_ln198_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1217 [1/1] (0.79ns)   --->   "%br_ln198 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:198]   --->   Operation 1217 'br' 'br_ln198' <Predicate = true> <Delay = 0.79>

State 95 <SV = 31> <Delay = 3.06>
ST_95 : Operation 1218 [1/2] (2.78ns)   --->   "%tmp_167 = fcmp_olt  i32 %bitcast_ln195, i32 %bitcast_ln195_1" [src/ban_s3.cpp:198]   --->   Operation 1218 'fcmp' 'tmp_167' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1219 [1/1] (0.28ns)   --->   "%and_ln198_16 = and i1 %and_ln195, i1 %tmp_167" [src/ban_s3.cpp:198]   --->   Operation 1219 'and' 'and_ln198_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1220 [1/1] (0.79ns)   --->   "%br_ln198 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:198]   --->   Operation 1220 'br' 'br_ln198' <Predicate = true> <Delay = 0.79>

State 96 <SV = 31> <Delay = 3.06>
ST_96 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:198]   --->   Operation 1221 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln198_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:198]   --->   Operation 1222 'partselect' 'trunc_ln198_11' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1223 [1/1] (0.84ns)   --->   "%icmp_ln198_12 = icmp_ne  i8 %tmp_164, i8 255" [src/ban_s3.cpp:198]   --->   Operation 1223 'icmp' 'icmp_ln198_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1224 [1/1] (1.05ns)   --->   "%icmp_ln198_13 = icmp_eq  i23 %trunc_ln198_11, i23 0" [src/ban_s3.cpp:198]   --->   Operation 1224 'icmp' 'icmp_ln198_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_15)   --->   "%or_ln198_6 = or i1 %icmp_ln198_13, i1 %icmp_ln198_12" [src/ban_s3.cpp:198]   --->   Operation 1225 'or' 'or_ln198_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_15)   --->   "%or_ln198_7 = or i1 %icmp_ln198_15, i1 %icmp_ln198_14" [src/ban_s3.cpp:198]   --->   Operation 1226 'or' 'or_ln198_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln198_15)   --->   "%and_ln198_14 = and i1 %or_ln198_6, i1 %or_ln198_7" [src/ban_s3.cpp:198]   --->   Operation 1227 'and' 'and_ln198_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1228 [1/2] (2.78ns)   --->   "%tmp_166 = fcmp_olt  i32 %bitcast_ln198, i32 %bitcast_ln198_1" [src/ban_s3.cpp:198]   --->   Operation 1228 'fcmp' 'tmp_166' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1229 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln198_15 = and i1 %and_ln198_14, i1 %tmp_166" [src/ban_s3.cpp:198]   --->   Operation 1229 'and' 'and_ln198_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1230 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1230 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 97 <SV = 1> <Delay = 3.86>
ST_97 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:18]   --->   Operation 1231 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln18_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:18]   --->   Operation 1232 'partselect' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [src/ban_s3.cpp:18]   --->   Operation 1233 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln18_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [src/ban_s3.cpp:18]   --->   Operation 1234 'partselect' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1235 [1/1] (0.84ns)   --->   "%icmp_ln18_6 = icmp_ne  i8 %tmp_107, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1235 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1236 [1/1] (1.05ns)   --->   "%icmp_ln18_7 = icmp_eq  i23 %trunc_ln18_17, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1236 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%or_ln18_2 = or i1 %icmp_ln18_7, i1 %icmp_ln18_6" [src/ban_s3.cpp:18]   --->   Operation 1237 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1238 [1/1] (0.84ns)   --->   "%icmp_ln18_8 = icmp_ne  i8 %tmp_108, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1238 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1239 [1/1] (1.05ns)   --->   "%icmp_ln18_9 = icmp_eq  i23 %trunc_ln18_18, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1239 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%or_ln18_3 = or i1 %icmp_ln18_9, i1 %icmp_ln18_8" [src/ban_s3.cpp:18]   --->   Operation 1240 'or' 'or_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln18_2 = and i1 %or_ln18_2, i1 %or_ln18_3" [src/ban_s3.cpp:18]   --->   Operation 1241 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1242 [1/2] (2.78ns)   --->   "%tmp_109 = fcmp_oeq  i32 %bitcast_ln18_2, i32 %bitcast_ln18_3" [src/ban_s3.cpp:18]   --->   Operation 1242 'fcmp' 'tmp_109' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1243 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_3 = and i1 %and_ln18_2, i1 %tmp_109" [src/ban_s3.cpp:18]   --->   Operation 1243 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1244 [1/1] (0.79ns)   --->   "%br_ln18 = br i1 %and_ln18_3, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:18]   --->   Operation 1244 'br' 'br_ln18' <Predicate = true> <Delay = 0.79>
ST_97 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln18_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:18]   --->   Operation 1245 'partselect' 'trunc_ln18_10' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_97 : Operation 1246 [1/1] (0.00ns)   --->   "%bitcast_ln18_6 = bitcast i32 %trunc_ln18_10" [src/ban_s3.cpp:18]   --->   Operation 1246 'bitcast' 'bitcast_ln18_6' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_97 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:18]   --->   Operation 1247 'partselect' 'trunc_ln18_11' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_97 : Operation 1248 [1/1] (0.00ns)   --->   "%bitcast_ln18_7 = bitcast i32 %trunc_ln18_11" [src/ban_s3.cpp:18]   --->   Operation 1248 'bitcast' 'bitcast_ln18_7' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_97 : Operation 1249 [2/2] (2.78ns)   --->   "%tmp_132 = fcmp_oeq  i32 %bitcast_ln18_6, i32 %bitcast_ln18_7" [src/ban_s3.cpp:18]   --->   Operation 1249 'fcmp' 'tmp_132' <Predicate = (and_ln18_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 2> <Delay = 3.86>
ST_98 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:18]   --->   Operation 1250 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln18_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:18]   --->   Operation 1251 'partselect' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [src/ban_s3.cpp:18]   --->   Operation 1252 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln18_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [src/ban_s3.cpp:18]   --->   Operation 1253 'partselect' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1254 [1/1] (0.84ns)   --->   "%icmp_ln18_14 = icmp_ne  i8 %tmp_130, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1254 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1255 [1/1] (1.05ns)   --->   "%icmp_ln18_15 = icmp_eq  i23 %trunc_ln18_21, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1255 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%or_ln18_6 = or i1 %icmp_ln18_15, i1 %icmp_ln18_14" [src/ban_s3.cpp:18]   --->   Operation 1256 'or' 'or_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1257 [1/1] (0.84ns)   --->   "%icmp_ln18_16 = icmp_ne  i8 %tmp_131, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1257 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1258 [1/1] (1.05ns)   --->   "%icmp_ln18_17 = icmp_eq  i23 %trunc_ln18_22, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1258 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%or_ln18_7 = or i1 %icmp_ln18_17, i1 %icmp_ln18_16" [src/ban_s3.cpp:18]   --->   Operation 1259 'or' 'or_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%and_ln18_6 = and i1 %or_ln18_6, i1 %or_ln18_7" [src/ban_s3.cpp:18]   --->   Operation 1260 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1261 [1/2] (2.78ns)   --->   "%tmp_132 = fcmp_oeq  i32 %bitcast_ln18_6, i32 %bitcast_ln18_7" [src/ban_s3.cpp:18]   --->   Operation 1261 'fcmp' 'tmp_132' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1262 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_7 = and i1 %and_ln18_6, i1 %tmp_132" [src/ban_s3.cpp:18]   --->   Operation 1262 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1263 [1/1] (0.79ns)   --->   "%br_ln18 = br i1 %and_ln18_7, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:18]   --->   Operation 1263 'br' 'br_ln18' <Predicate = true> <Delay = 0.79>

State 99 <SV = 29> <Delay = 2.78>
ST_99 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln18_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:18]   --->   Operation 1264 'partselect' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln18_10 = bitcast i32 %trunc_ln18_14" [src/ban_s3.cpp:18]   --->   Operation 1265 'bitcast' 'bitcast_ln18_10' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln18_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:18]   --->   Operation 1266 'partselect' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1267 [1/1] (0.00ns)   --->   "%bitcast_ln18_11 = bitcast i32 %trunc_ln18_15" [src/ban_s3.cpp:18]   --->   Operation 1267 'bitcast' 'bitcast_ln18_11' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1268 [2/2] (2.78ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln18_10, i32 %bitcast_ln18_11" [src/ban_s3.cpp:18]   --->   Operation 1268 'fcmp' 'tmp_153' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 30> <Delay = 3.06>
ST_100 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_interface.cpp:10]   --->   Operation 1269 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_interface.cpp:10]   --->   Operation 1270 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [src/ban_interface.cpp:10]   --->   Operation 1271 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [src/ban_interface.cpp:10]   --->   Operation 1272 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1273 [1/1] (0.84ns)   --->   "%notlhs698 = icmp_ne  i8 %tmp_151, i8 255" [src/ban_interface.cpp:10]   --->   Operation 1273 'icmp' 'notlhs698' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1274 [1/1] (1.05ns)   --->   "%notrhs699 = icmp_eq  i23 %tmp_4, i23 0" [src/ban_interface.cpp:10]   --->   Operation 1274 'icmp' 'notrhs699' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%empty = or i1 %notrhs699, i1 %notlhs698" [src/ban_interface.cpp:10]   --->   Operation 1275 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1276 [1/1] (0.84ns)   --->   "%notlhs700 = icmp_ne  i8 %tmp_152, i8 255" [src/ban_interface.cpp:10]   --->   Operation 1276 'icmp' 'notlhs700' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1277 [1/1] (1.05ns)   --->   "%notrhs701 = icmp_eq  i23 %tmp_6, i23 0" [src/ban_interface.cpp:10]   --->   Operation 1277 'icmp' 'notrhs701' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%empty_8 = or i1 %notrhs701, i1 %notlhs700" [src/ban_interface.cpp:10]   --->   Operation 1278 'or' 'empty_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%empty_9 = and i1 %empty, i1 %empty_8" [src/ban_interface.cpp:10]   --->   Operation 1279 'and' 'empty_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1280 [1/2] (2.78ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln18_10, i32 %bitcast_ln18_11" [src/ban_s3.cpp:18]   --->   Operation 1280 'fcmp' 'tmp_153' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%empty_10 = and i1 %empty_9, i1 %tmp_153" [src/ban_interface.cpp:10]   --->   Operation 1281 'and' 'empty_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1282 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_11 = xor i1 %empty_10, i1 1" [src/ban_interface.cpp:10]   --->   Operation 1282 'xor' 'empty_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1283 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1283 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 101 <SV = 1> <Delay = 3.86>
ST_101 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:18]   --->   Operation 1284 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln18_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:18]   --->   Operation 1285 'partselect' 'trunc_ln18_s' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [src/ban_s3.cpp:18]   --->   Operation 1286 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln18_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [src/ban_s3.cpp:18]   --->   Operation 1287 'partselect' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1288 [1/1] (0.84ns)   --->   "%icmp_ln18_2 = icmp_ne  i8 %tmp_104, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1288 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1289 [1/1] (1.05ns)   --->   "%icmp_ln18_3 = icmp_eq  i23 %trunc_ln18_s, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1289 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%or_ln18 = or i1 %icmp_ln18_3, i1 %icmp_ln18_2" [src/ban_s3.cpp:18]   --->   Operation 1290 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1291 [1/1] (0.84ns)   --->   "%icmp_ln18_4 = icmp_ne  i8 %tmp_105, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1291 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1292 [1/1] (1.05ns)   --->   "%icmp_ln18_5 = icmp_eq  i23 %trunc_ln18_16, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1292 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%or_ln18_1 = or i1 %icmp_ln18_5, i1 %icmp_ln18_4" [src/ban_s3.cpp:18]   --->   Operation 1293 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%and_ln18 = and i1 %or_ln18, i1 %or_ln18_1" [src/ban_s3.cpp:18]   --->   Operation 1294 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1295 [1/2] (2.78ns)   --->   "%tmp_106 = fcmp_oeq  i32 %bitcast_ln18, i32 %bitcast_ln18_1" [src/ban_s3.cpp:18]   --->   Operation 1295 'fcmp' 'tmp_106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1296 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_1 = and i1 %and_ln18, i1 %tmp_106" [src/ban_s3.cpp:18]   --->   Operation 1296 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1297 [1/1] (0.79ns)   --->   "%br_ln18 = br i1 %and_ln18_1, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:18]   --->   Operation 1297 'br' 'br_ln18' <Predicate = true> <Delay = 0.79>
ST_101 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:18]   --->   Operation 1298 'partselect' 'trunc_ln18_8' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_101 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln18_4 = bitcast i32 %trunc_ln18_8" [src/ban_s3.cpp:18]   --->   Operation 1299 'bitcast' 'bitcast_ln18_4' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_101 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:18]   --->   Operation 1300 'partselect' 'trunc_ln18_9' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_101 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln18_5 = bitcast i32 %trunc_ln18_9" [src/ban_s3.cpp:18]   --->   Operation 1301 'bitcast' 'bitcast_ln18_5' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_101 : Operation 1302 [2/2] (2.78ns)   --->   "%tmp_129 = fcmp_oeq  i32 %bitcast_ln18_4, i32 %bitcast_ln18_5" [src/ban_s3.cpp:18]   --->   Operation 1302 'fcmp' 'tmp_129' <Predicate = (and_ln18_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 2> <Delay = 3.86>
ST_102 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:18]   --->   Operation 1303 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1304 [1/1] (0.00ns)   --->   "%trunc_ln18_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:18]   --->   Operation 1304 'partselect' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [src/ban_s3.cpp:18]   --->   Operation 1305 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln18_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [src/ban_s3.cpp:18]   --->   Operation 1306 'partselect' 'trunc_ln18_20' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1307 [1/1] (0.84ns)   --->   "%icmp_ln18_10 = icmp_ne  i8 %tmp_127, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1307 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1308 [1/1] (1.05ns)   --->   "%icmp_ln18_11 = icmp_eq  i23 %trunc_ln18_19, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1308 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%or_ln18_4 = or i1 %icmp_ln18_11, i1 %icmp_ln18_10" [src/ban_s3.cpp:18]   --->   Operation 1309 'or' 'or_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1310 [1/1] (0.84ns)   --->   "%icmp_ln18_12 = icmp_ne  i8 %tmp_128, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1310 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1311 [1/1] (1.05ns)   --->   "%icmp_ln18_13 = icmp_eq  i23 %trunc_ln18_20, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1311 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%or_ln18_5 = or i1 %icmp_ln18_13, i1 %icmp_ln18_12" [src/ban_s3.cpp:18]   --->   Operation 1312 'or' 'or_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%and_ln18_4 = and i1 %or_ln18_4, i1 %or_ln18_5" [src/ban_s3.cpp:18]   --->   Operation 1313 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1314 [1/2] (2.78ns)   --->   "%tmp_129 = fcmp_oeq  i32 %bitcast_ln18_4, i32 %bitcast_ln18_5" [src/ban_s3.cpp:18]   --->   Operation 1314 'fcmp' 'tmp_129' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1315 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_5 = and i1 %and_ln18_4, i1 %tmp_129" [src/ban_s3.cpp:18]   --->   Operation 1315 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1316 [1/1] (0.79ns)   --->   "%br_ln18 = br i1 %and_ln18_5, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:18]   --->   Operation 1316 'br' 'br_ln18' <Predicate = true> <Delay = 0.79>

State 103 <SV = 29> <Delay = 2.78>
ST_103 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln18_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:18]   --->   Operation 1317 'partselect' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln18_8 = bitcast i32 %trunc_ln18_12" [src/ban_s3.cpp:18]   --->   Operation 1318 'bitcast' 'bitcast_ln18_8' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln18_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:18]   --->   Operation 1319 'partselect' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1320 [1/1] (0.00ns)   --->   "%bitcast_ln18_9 = bitcast i32 %trunc_ln18_13" [src/ban_s3.cpp:18]   --->   Operation 1320 'bitcast' 'bitcast_ln18_9' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1321 [2/2] (2.78ns)   --->   "%tmp_150 = fcmp_oeq  i32 %bitcast_ln18_8, i32 %bitcast_ln18_9" [src/ban_s3.cpp:18]   --->   Operation 1321 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 30> <Delay = 3.06>
ST_104 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:18]   --->   Operation 1322 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln18_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:18]   --->   Operation 1323 'partselect' 'trunc_ln18_23' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [src/ban_s3.cpp:18]   --->   Operation 1324 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln18_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [src/ban_s3.cpp:18]   --->   Operation 1325 'partselect' 'trunc_ln18_24' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1326 [1/1] (0.84ns)   --->   "%icmp_ln18_18 = icmp_ne  i8 %tmp_148, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1326 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1327 [1/1] (1.05ns)   --->   "%icmp_ln18_19 = icmp_eq  i23 %trunc_ln18_23, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1327 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%or_ln18_8 = or i1 %icmp_ln18_19, i1 %icmp_ln18_18" [src/ban_s3.cpp:18]   --->   Operation 1328 'or' 'or_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1329 [1/1] (0.84ns)   --->   "%icmp_ln18_20 = icmp_ne  i8 %tmp_149, i8 255" [src/ban_s3.cpp:18]   --->   Operation 1329 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1330 [1/1] (1.05ns)   --->   "%icmp_ln18_21 = icmp_eq  i23 %trunc_ln18_24, i23 0" [src/ban_s3.cpp:18]   --->   Operation 1330 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%or_ln18_9 = or i1 %icmp_ln18_21, i1 %icmp_ln18_20" [src/ban_s3.cpp:18]   --->   Operation 1331 'or' 'or_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%and_ln18_8 = and i1 %or_ln18_8, i1 %or_ln18_9" [src/ban_s3.cpp:18]   --->   Operation 1332 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1333 [1/2] (2.78ns)   --->   "%tmp_150 = fcmp_oeq  i32 %bitcast_ln18_8, i32 %bitcast_ln18_9" [src/ban_s3.cpp:18]   --->   Operation 1333 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1334 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_9 = and i1 %and_ln18_8, i1 %tmp_150" [src/ban_s3.cpp:18]   --->   Operation 1334 'and' 'and_ln18_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1335 [1/1] (0.79ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1335 'br' 'br_ln0' <Predicate = true> <Delay = 0.79>

State 105 <SV = 1> <Delay = 7.05>
ST_105 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:245]   --->   Operation 1336 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1337 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln12" [src/ban_s3.cpp:245]   --->   Operation 1337 'bitcast' 'normalizer' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:250]   --->   Operation 1338 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1339 [1/1] (0.00ns)   --->   "%bitcast_ln250 = bitcast i32 %trunc_ln14" [src/ban_s3.cpp:250]   --->   Operation 1339 'bitcast' 'bitcast_ln250' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1340 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1340 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 2> <Delay = 7.05>
ST_106 : Operation 1341 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1341 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 3> <Delay = 7.05>
ST_107 : Operation 1342 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1342 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 4> <Delay = 7.05>
ST_108 : Operation 1343 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1343 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 5> <Delay = 7.05>
ST_109 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:249]   --->   Operation 1344 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1345 [1/1] (0.00ns)   --->   "%bitcast_ln249 = bitcast i32 %trunc_ln13" [src/ban_s3.cpp:249]   --->   Operation 1345 'bitcast' 'bitcast_ln249' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1346 [9/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1346 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1347 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1347 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 6> <Delay = 7.05>
ST_110 : Operation 1348 [8/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1348 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1349 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1349 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 7> <Delay = 7.05>
ST_111 : Operation 1350 [7/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1350 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1351 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1351 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 8> <Delay = 7.05>
ST_112 : Operation 1352 [6/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1352 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1353 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1353 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 9> <Delay = 7.05>
ST_113 : Operation 1354 [5/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1354 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1355 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln250, i32 %normalizer" [src/ban_s3.cpp:253]   --->   Operation 1355 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 10> <Delay = 7.05>
ST_114 : Operation 1356 [4/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1356 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1357 [3/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [src/ban_s3.cpp:111]   --->   Operation 1357 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 11> <Delay = 7.05>
ST_115 : Operation 1358 [3/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1358 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1359 [2/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [src/ban_s3.cpp:111]   --->   Operation 1359 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 12> <Delay = 7.05>
ST_116 : Operation 1360 [2/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1360 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1361 [1/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [src/ban_s3.cpp:111]   --->   Operation 1361 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 13> <Delay = 7.05>
ST_117 : Operation 1362 [1/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln249, i32 %normalizer" [src/ban_s3.cpp:252]   --->   Operation 1362 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1363 [4/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1363 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 14> <Delay = 7.01>
ST_118 : Operation 1364 [3/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [src/ban_s3.cpp:110]   --->   Operation 1364 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1365 [3/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1365 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1366 [3/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [src/ban_s3.cpp:111]   --->   Operation 1366 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 15> <Delay = 7.01>
ST_119 : Operation 1367 [2/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [src/ban_s3.cpp:110]   --->   Operation 1367 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1368 [2/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1368 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1369 [2/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [src/ban_s3.cpp:111]   --->   Operation 1369 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 16> <Delay = 7.01>
ST_120 : Operation 1370 [1/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [src/ban_s3.cpp:110]   --->   Operation 1370 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1371 [1/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1371 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1372 [1/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [src/ban_s3.cpp:111]   --->   Operation 1372 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 17> <Delay = 6.43>
ST_121 : Operation 1373 [4/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [src/ban_s3.cpp:110]   --->   Operation 1373 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1374 [4/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1374 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 18> <Delay = 6.43>
ST_122 : Operation 1375 [3/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [src/ban_s3.cpp:110]   --->   Operation 1375 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1376 [3/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1376 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 19> <Delay = 6.43>
ST_123 : Operation 1377 [2/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [src/ban_s3.cpp:110]   --->   Operation 1377 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1378 [2/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1378 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 20> <Delay = 6.57>
ST_124 : Operation 1379 [1/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [src/ban_s3.cpp:110]   --->   Operation 1379 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1380 [1/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [src/ban_s3.cpp:111]   --->   Operation 1380 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1381 [8/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1381 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 125 <SV = 21> <Delay = 7.01>
ST_125 : Operation 1382 [3/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [src/ban_s3.cpp:252]   --->   Operation 1382 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1383 [3/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [src/ban_s3.cpp:253]   --->   Operation 1383 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1384 [3/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [src/ban_s3.cpp:258]   --->   Operation 1384 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1385 [3/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [src/ban_s3.cpp:259]   --->   Operation 1385 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1386 [7/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1386 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 126 <SV = 22> <Delay = 7.01>
ST_126 : Operation 1387 [2/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [src/ban_s3.cpp:252]   --->   Operation 1387 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1388 [2/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [src/ban_s3.cpp:253]   --->   Operation 1388 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1389 [2/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [src/ban_s3.cpp:258]   --->   Operation 1389 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1390 [2/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [src/ban_s3.cpp:259]   --->   Operation 1390 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1391 [6/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1391 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 127 <SV = 23> <Delay = 7.01>
ST_127 : Operation 1392 [1/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [src/ban_s3.cpp:252]   --->   Operation 1392 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1393 [1/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [src/ban_s3.cpp:253]   --->   Operation 1393 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1394 [1/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [src/ban_s3.cpp:258]   --->   Operation 1394 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1395 [1/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [src/ban_s3.cpp:259]   --->   Operation 1395 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1396 [5/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1396 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 128 <SV = 24> <Delay = 6.57>
ST_128 : Operation 1397 [4/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [src/ban_s3.cpp:258]   --->   Operation 1397 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1398 [4/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [src/ban_s3.cpp:259]   --->   Operation 1398 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1399 [4/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1399 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 25> <Delay = 6.57>
ST_129 : Operation 1400 [3/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [src/ban_s3.cpp:258]   --->   Operation 1400 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1401 [3/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [src/ban_s3.cpp:259]   --->   Operation 1401 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1402 [3/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1402 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 130 <SV = 26> <Delay = 6.57>
ST_130 : Operation 1403 [2/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [src/ban_s3.cpp:258]   --->   Operation 1403 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1404 [2/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [src/ban_s3.cpp:259]   --->   Operation 1404 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1405 [2/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1405 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 27> <Delay = 6.57>
ST_131 : Operation 1406 [1/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [src/ban_s3.cpp:258]   --->   Operation 1406 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1407 [1/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [src/ban_s3.cpp:259]   --->   Operation 1407 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1408 [1/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1408 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 28> <Delay = 7.01>
ST_132 : Operation 1409 [3/3] (7.01ns)   --->   "%num_res_11 = fmul i32 %add29_i, i32 %normalizer_2" [src/ban_s3.cpp:264]   --->   Operation 1409 'fmul' 'num_res_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1410 [3/3] (7.01ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_2" [src/ban_s3.cpp:265]   --->   Operation 1410 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 29> <Delay = 7.01>
ST_133 : Operation 1411 [2/3] (7.01ns)   --->   "%num_res_11 = fmul i32 %add29_i, i32 %normalizer_2" [src/ban_s3.cpp:264]   --->   Operation 1411 'fmul' 'num_res_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1412 [2/3] (7.01ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_2" [src/ban_s3.cpp:265]   --->   Operation 1412 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 30> <Delay = 7.01>
ST_134 : Operation 1413 [1/3] (7.01ns)   --->   "%num_res_11 = fmul i32 %add29_i, i32 %normalizer_2" [src/ban_s3.cpp:264]   --->   Operation 1413 'fmul' 'num_res_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1414 [1/3] (7.01ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_2" [src/ban_s3.cpp:265]   --->   Operation 1414 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 31> <Delay = 0.79>
ST_135 : Operation 1415 [1/1] (0.00ns)   --->   "%out_b_p_4 = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %b_op1_read, i32 1, i32 31" [src/ban_s3.cpp:267]   --->   Operation 1415 'partselect' 'out_b_p_4' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i31 %out_b_p_4" [src/ban_s3.cpp:267]   --->   Operation 1416 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1417 [1/1] (0.79ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:35]   --->   Operation 1417 'br' 'br_ln35' <Predicate = true> <Delay = 0.79>

State 136 <SV = 30> <Delay = 2.78>
ST_136 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:237]   --->   Operation 1418 'partselect' 'trunc_ln11' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_136 : Operation 1419 [1/1] (0.00ns)   --->   "%bitcast_ln237 = bitcast i32 %trunc_ln11" [src/ban_s3.cpp:237]   --->   Operation 1419 'bitcast' 'bitcast_ln237' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_136 : Operation 1420 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_oge  i32 %bitcast_ln237, i32 0" [src/ban_s3.cpp:237]   --->   Operation 1420 'fcmp' 'tmp_21' <Predicate = (op_read == 5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1421 [2/2] (2.78ns)   --->   "%call_ret = call i128 @operator/, i128 %b_op1_read, i128 %b_op2_read" [src/ban_interface.cpp:26]   --->   Operation 1421 'call' 'call_ret' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 31> <Delay = 4.04>
ST_137 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:237]   --->   Operation 1422 'partselect' 'tmp_20' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln237_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:237]   --->   Operation 1423 'partselect' 'trunc_ln237_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1424 [1/1] (0.84ns)   --->   "%icmp_ln237 = icmp_ne  i8 %tmp_20, i8 255" [src/ban_s3.cpp:237]   --->   Operation 1424 'icmp' 'icmp_ln237' <Predicate = (op_read == 5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1425 [1/1] (1.05ns)   --->   "%icmp_ln237_1 = icmp_eq  i23 %trunc_ln237_1, i23 0" [src/ban_s3.cpp:237]   --->   Operation 1425 'icmp' 'icmp_ln237_1' <Predicate = (op_read == 5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln237)   --->   "%or_ln237 = or i1 %icmp_ln237_1, i1 %icmp_ln237" [src/ban_s3.cpp:237]   --->   Operation 1426 'or' 'or_ln237' <Predicate = (op_read == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1427 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_oge  i32 %bitcast_ln237, i32 0" [src/ban_s3.cpp:237]   --->   Operation 1427 'fcmp' 'tmp_21' <Predicate = (op_read == 5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1428 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln237 = and i1 %or_ln237, i1 %tmp_21" [src/ban_s3.cpp:237]   --->   Operation 1428 'and' 'and_ln237' <Predicate = (op_read == 5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1429 [1/1] (0.00ns)   --->   "%b_p_1 = trunc i128 %b_op1_read" [src/ban_s3.cpp:100]   --->   Operation 1429 'trunc' 'b_p_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln100_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:100]   --->   Operation 1430 'partselect' 'trunc_ln100_7' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1431 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %trunc_ln100_7" [src/ban_s3.cpp:100]   --->   Operation 1431 'bitcast' 'bitcast_ln100' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln100_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:100]   --->   Operation 1432 'partselect' 'trunc_ln100_8' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1433 [1/1] (0.00ns)   --->   "%bitcast_ln100_1 = bitcast i32 %trunc_ln100_8" [src/ban_s3.cpp:100]   --->   Operation 1433 'bitcast' 'bitcast_ln100_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_137 : Operation 1434 [1/1] (0.79ns)   --->   "%br_ln237 = br i1 %and_ln237, void, void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:237]   --->   Operation 1434 'br' 'br_ln237' <Predicate = (op_read == 5)> <Delay = 0.79>
ST_137 : Operation 1435 [1/1] (0.35ns)   --->   "%xor_ln101_2 = xor i32 %trunc_ln11, i32 2147483648" [src/ban_s3.cpp:101]   --->   Operation 1435 'xor' 'xor_ln101_2' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1436 [1/1] (0.00ns)   --->   "%b_num = bitcast i32 %xor_ln101_2" [src/ban_s3.cpp:101]   --->   Operation 1436 'bitcast' 'b_num' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.00>
ST_137 : Operation 1437 [1/1] (0.35ns)   --->   "%xor_ln102_2 = xor i32 %trunc_ln100_7, i32 2147483648" [src/ban_s3.cpp:102]   --->   Operation 1437 'xor' 'xor_ln102_2' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1438 [1/1] (0.00ns)   --->   "%b_num_3 = bitcast i32 %xor_ln102_2" [src/ban_s3.cpp:102]   --->   Operation 1438 'bitcast' 'b_num_3' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.00>
ST_137 : Operation 1439 [1/1] (0.35ns)   --->   "%xor_ln103_2 = xor i32 %trunc_ln100_8, i32 2147483648" [src/ban_s3.cpp:103]   --->   Operation 1439 'xor' 'xor_ln103_2' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1440 [1/1] (0.00ns)   --->   "%bitcast_ln103_2 = bitcast i32 %xor_ln103_2" [src/ban_s3.cpp:103]   --->   Operation 1440 'bitcast' 'bitcast_ln103_2' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.00>
ST_137 : Operation 1441 [1/1] (0.79ns)   --->   "%br_ln240 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:240]   --->   Operation 1441 'br' 'br_ln240' <Predicate = (op_read == 5 & !and_ln237)> <Delay = 0.79>
ST_137 : Operation 1442 [1/2] (4.04ns)   --->   "%call_ret = call i128 @operator/, i128 %b_op1_read, i128 %b_op2_read" [src/ban_interface.cpp:26]   --->   Operation 1442 'call' 'call_ret' <Predicate = (op_read == 4)> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 1443 [1/1] (0.00ns)   --->   "%out_b_p_3 = extractvalue i128 %call_ret" [src/ban_interface.cpp:26]   --->   Operation 1443 'extractvalue' 'out_b_p_3' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_137 : Operation 1444 [1/1] (0.00ns)   --->   "%out_b_num_6 = extractvalue i128 %call_ret" [src/ban_interface.cpp:26]   --->   Operation 1444 'extractvalue' 'out_b_num_6' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_137 : Operation 1445 [1/1] (0.00ns)   --->   "%out_b_num_7 = extractvalue i128 %call_ret" [src/ban_interface.cpp:26]   --->   Operation 1445 'extractvalue' 'out_b_num_7' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_137 : Operation 1446 [1/1] (0.00ns)   --->   "%ref_tmp7_1_2 = extractvalue i128 %call_ret" [src/ban_interface.cpp:26]   --->   Operation 1446 'extractvalue' 'ref_tmp7_1_2' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_137 : Operation 1447 [1/1] (0.79ns)   --->   "%br_ln27 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:27]   --->   Operation 1447 'br' 'br_ln27' <Predicate = (op_read == 4)> <Delay = 0.79>

State 138 <SV = 19> <Delay = 7.01>
ST_138 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:109]   --->   Operation 1448 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1449 [1/1] (0.00ns)   --->   "%bitcast_ln109 = bitcast i32 %trunc_ln8" [src/ban_s3.cpp:109]   --->   Operation 1449 'bitcast' 'bitcast_ln109' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:109]   --->   Operation 1450 'partselect' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1451 [1/1] (0.00ns)   --->   "%bitcast_ln109_1 = bitcast i32 %trunc_ln109_1" [src/ban_s3.cpp:109]   --->   Operation 1451 'bitcast' 'bitcast_ln109_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:111]   --->   Operation 1452 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1453 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %trunc_ln10" [src/ban_s3.cpp:111]   --->   Operation 1453 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1454 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [src/ban_s3.cpp:111]   --->   Operation 1454 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:111]   --->   Operation 1455 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1456 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %trunc_ln111_1" [src/ban_s3.cpp:111]   --->   Operation 1456 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1457 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [src/ban_s3.cpp:111]   --->   Operation 1457 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 20> <Delay = 7.01>
ST_139 : Operation 1458 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [src/ban_s3.cpp:111]   --->   Operation 1458 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1459 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [src/ban_s3.cpp:111]   --->   Operation 1459 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 21> <Delay = 7.01>
ST_140 : Operation 1460 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [src/ban_s3.cpp:111]   --->   Operation 1460 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1461 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [src/ban_s3.cpp:111]   --->   Operation 1461 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 22> <Delay = 7.01>
ST_141 : Operation 1462 [3/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [src/ban_s3.cpp:109]   --->   Operation 1462 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:110]   --->   Operation 1463 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1464 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %trunc_ln9" [src/ban_s3.cpp:110]   --->   Operation 1464 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1465 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [src/ban_s3.cpp:110]   --->   Operation 1465 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:110]   --->   Operation 1466 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1467 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %trunc_ln110_1" [src/ban_s3.cpp:110]   --->   Operation 1467 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1468 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [src/ban_s3.cpp:110]   --->   Operation 1468 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1469 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [src/ban_s3.cpp:111]   --->   Operation 1469 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1470 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [src/ban_s3.cpp:111]   --->   Operation 1470 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 23> <Delay = 7.01>
ST_142 : Operation 1471 [2/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [src/ban_s3.cpp:109]   --->   Operation 1471 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1472 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [src/ban_s3.cpp:110]   --->   Operation 1472 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1473 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [src/ban_s3.cpp:110]   --->   Operation 1473 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1474 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [src/ban_s3.cpp:111]   --->   Operation 1474 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1475 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [src/ban_s3.cpp:111]   --->   Operation 1475 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 24> <Delay = 7.01>
ST_143 : Operation 1476 [1/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [src/ban_s3.cpp:109]   --->   Operation 1476 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1477 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [src/ban_s3.cpp:110]   --->   Operation 1477 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1478 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [src/ban_s3.cpp:110]   --->   Operation 1478 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1479 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [src/ban_s3.cpp:111]   --->   Operation 1479 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1480 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [src/ban_s3.cpp:111]   --->   Operation 1480 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 25> <Delay = 6.43>
ST_144 : Operation 1481 [4/4] (6.43ns)   --->   "%num_res_10 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [src/ban_s3.cpp:110]   --->   Operation 1481 'fadd' 'num_res_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1482 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [src/ban_s3.cpp:111]   --->   Operation 1482 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 26> <Delay = 6.43>
ST_145 : Operation 1483 [3/4] (6.43ns)   --->   "%num_res_10 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [src/ban_s3.cpp:110]   --->   Operation 1483 'fadd' 'num_res_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1484 [4/4] (6.43ns)   --->   "%c_num_7 = fadd i32 %add16_i_i, i32 %mul19_i_i" [src/ban_s3.cpp:111]   --->   Operation 1484 'fadd' 'c_num_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 27> <Delay = 6.43>
ST_146 : Operation 1485 [2/4] (6.43ns)   --->   "%num_res_10 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [src/ban_s3.cpp:110]   --->   Operation 1485 'fadd' 'num_res_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1486 [3/4] (6.43ns)   --->   "%c_num_7 = fadd i32 %add16_i_i, i32 %mul19_i_i" [src/ban_s3.cpp:111]   --->   Operation 1486 'fadd' 'c_num_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 28> <Delay = 6.43>
ST_147 : Operation 1487 [1/4] (6.43ns)   --->   "%num_res_10 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [src/ban_s3.cpp:110]   --->   Operation 1487 'fadd' 'num_res_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1488 [2/4] (6.43ns)   --->   "%c_num_7 = fadd i32 %add16_i_i, i32 %mul19_i_i" [src/ban_s3.cpp:111]   --->   Operation 1488 'fadd' 'c_num_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1489 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %num_res, i32 0" [src/ban_s3.cpp:27]   --->   Operation 1489 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 29> <Delay = 6.43>
ST_148 : Operation 1490 [1/4] (6.43ns)   --->   "%c_num_7 = fadd i32 %add16_i_i, i32 %mul19_i_i" [src/ban_s3.cpp:111]   --->   Operation 1490 'fadd' 'c_num_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i128 %b_op1_read" [src/ban_s3.cpp:118]   --->   Operation 1491 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i128 %b_op2_read" [src/ban_s3.cpp:118]   --->   Operation 1492 'trunc' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1493 [1/1] (1.01ns)   --->   "%c_p = add i32 %trunc_ln118_1, i32 %trunc_ln118" [src/ban_s3.cpp:118]   --->   Operation 1493 'add' 'c_p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %num_res" [src/ban_s3.cpp:27]   --->   Operation 1494 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 1495 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [src/ban_s3.cpp:27]   --->   Operation 1496 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1497 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_18, i8 255" [src/ban_s3.cpp:27]   --->   Operation 1497 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1498 [1/1] (1.05ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [src/ban_s3.cpp:27]   --->   Operation 1498 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [src/ban_s3.cpp:27]   --->   Operation 1499 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1500 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %num_res, i32 0" [src/ban_s3.cpp:27]   --->   Operation 1500 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1501 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_19" [src/ban_s3.cpp:27]   --->   Operation 1501 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1502 [1/1] (0.79ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZNK3BaneqERKS_.exit, void" [src/ban_s3.cpp:27]   --->   Operation 1502 'br' 'br_ln27' <Predicate = true> <Delay = 0.79>
ST_148 : Operation 1503 [2/2] (2.78ns)   --->   "%tmp_103 = fcmp_oeq  i32 %num_res_10, i32 0" [src/ban_s3.cpp:30]   --->   Operation 1503 'fcmp' 'tmp_103' <Predicate = (and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 30> <Delay = 3.06>
ST_149 : Operation 1504 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %num_res_10" [src/ban_s3.cpp:30]   --->   Operation 1504 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 1505 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [src/ban_s3.cpp:30]   --->   Operation 1506 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1507 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_102, i8 255" [src/ban_s3.cpp:30]   --->   Operation 1507 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1508 [1/1] (1.05ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [src/ban_s3.cpp:30]   --->   Operation 1508 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [src/ban_s3.cpp:30]   --->   Operation 1509 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1510 [1/2] (2.78ns)   --->   "%tmp_103 = fcmp_oeq  i32 %num_res_10, i32 0" [src/ban_s3.cpp:30]   --->   Operation 1510 'fcmp' 'tmp_103' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1511 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_103" [src/ban_s3.cpp:30]   --->   Operation 1511 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1512 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [src/ban_s3.cpp:30]   --->   Operation 1512 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1513 [2/2] (2.78ns)   --->   "%tmp_126 = fcmp_oeq  i32 %c_num_7, i32 0" [src/ban_s3.cpp:38]   --->   Operation 1513 'fcmp' 'tmp_126' <Predicate = (and_ln30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 31> <Delay = 1.01>
ST_150 : Operation 1514 [1/1] (1.01ns)   --->   "%c_p_7 = add i32 %c_p, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 1514 'add' 'c_p_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1515 [1/1] (0.79ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:35]   --->   Operation 1515 'br' 'br_ln35' <Predicate = true> <Delay = 0.79>

State 151 <SV = 31> <Delay = 3.51>
ST_151 : Operation 1516 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %c_num_7" [src/ban_s3.cpp:38]   --->   Operation 1516 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 1517 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [src/ban_s3.cpp:38]   --->   Operation 1518 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1519 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_125, i8 255" [src/ban_s3.cpp:38]   --->   Operation 1519 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1520 [1/1] (1.05ns)   --->   "%icmp_ln38_1 = icmp_eq  i23 %trunc_ln38, i23 0" [src/ban_s3.cpp:38]   --->   Operation 1520 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_1, i1 %icmp_ln38" [src/ban_s3.cpp:38]   --->   Operation 1521 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1522 [1/2] (2.78ns)   --->   "%tmp_126 = fcmp_oeq  i32 %c_num_7, i32 0" [src/ban_s3.cpp:38]   --->   Operation 1522 'fcmp' 'tmp_126' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1523 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_126" [src/ban_s3.cpp:38]   --->   Operation 1523 'and' 'and_ln38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1524 [1/1] (1.01ns)   --->   "%c_p_6 = add i32 %c_p, i32 4294967294" [src/ban_s3.cpp:41]   --->   Operation 1524 'add' 'c_p_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1525 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %c_num_7, i32 0" [src/ban_s3.cpp:38]   --->   Operation 1525 'select' 'select_ln38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1526 [1/1] (0.44ns)   --->   "%select_ln38_1 = select i1 %and_ln38, i32 %num_res, i32 %c_num_7" [src/ban_s3.cpp:38]   --->   Operation 1526 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1527 [1/1] (0.44ns)   --->   "%select_ln38_2 = select i1 %and_ln38, i32 0, i32 %c_p_6" [src/ban_s3.cpp:38]   --->   Operation 1527 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1528 [1/1] (0.79ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [src/ban_s3.cpp:38]   --->   Operation 1528 'br' 'br_ln38' <Predicate = true> <Delay = 0.79>

State 152 <SV = 29> <Delay = 3.13>
ST_152 : Operation 1529 [1/1] (0.00ns)   --->   "%b_p = trunc i128 %b_op2_read" [src/ban_s3.cpp:100]   --->   Operation 1529 'trunc' 'b_p' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [src/ban_s3.cpp:100]   --->   Operation 1530 'partselect' 'trunc_ln100_4' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln100_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [src/ban_s3.cpp:100]   --->   Operation 1531 'partselect' 'trunc_ln100_5' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln100_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [src/ban_s3.cpp:100]   --->   Operation 1532 'partselect' 'trunc_ln100_6' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1533 [1/1] (0.35ns)   --->   "%xor_ln101_1 = xor i32 %trunc_ln100_4, i32 2147483648" [src/ban_s3.cpp:101]   --->   Operation 1533 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1534 [1/1] (0.00ns)   --->   "%b_num_0 = bitcast i32 %xor_ln101_1" [src/ban_s3.cpp:101]   --->   Operation 1534 'bitcast' 'b_num_0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1535 [1/1] (0.35ns)   --->   "%xor_ln102_1 = xor i32 %trunc_ln100_5, i32 2147483648" [src/ban_s3.cpp:102]   --->   Operation 1535 'xor' 'xor_ln102_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1536 [1/1] (0.00ns)   --->   "%b_num_1 = bitcast i32 %xor_ln102_1" [src/ban_s3.cpp:102]   --->   Operation 1536 'bitcast' 'b_num_1' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1537 [1/1] (0.35ns)   --->   "%xor_ln103_1 = xor i32 %trunc_ln100_6, i32 2147483648" [src/ban_s3.cpp:103]   --->   Operation 1537 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1538 [1/1] (0.00ns)   --->   "%b_num_2 = bitcast i32 %xor_ln103_1" [src/ban_s3.cpp:103]   --->   Operation 1538 'bitcast' 'b_num_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1539 [2/2] (2.78ns)   --->   "%call_ret2 = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [src/ban_s3.h:58]   --->   Operation 1539 'call' 'call_ret2' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 30> <Delay = 7.20>
ST_153 : Operation 1540 [1/2] (7.20ns)   --->   "%call_ret2 = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [src/ban_s3.h:58]   --->   Operation 1540 'call' 'call_ret2' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 1541 [1/1] (0.00ns)   --->   "%out_b_p_2 = extractvalue i128 %call_ret2" [src/ban_s3.h:58]   --->   Operation 1541 'extractvalue' 'out_b_p_2' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1542 [1/1] (0.00ns)   --->   "%out_b_num_4 = extractvalue i128 %call_ret2" [src/ban_s3.h:58]   --->   Operation 1542 'extractvalue' 'out_b_num_4' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1543 [1/1] (0.00ns)   --->   "%out_b_num_5 = extractvalue i128 %call_ret2" [src/ban_s3.h:58]   --->   Operation 1543 'extractvalue' 'out_b_num_5' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1544 [1/1] (0.00ns)   --->   "%ref_tmp3_1_2 = extractvalue i128 %call_ret2" [src/ban_s3.h:58]   --->   Operation 1544 'extractvalue' 'ref_tmp3_1_2' <Predicate = true> <Delay = 0.00>

State 154 <SV = 31> <Delay = 0.79>
ST_154 : Operation 1545 [1/1] (0.79ns)   --->   "%br_ln19 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:19]   --->   Operation 1545 'br' 'br_ln19' <Predicate = true> <Delay = 0.79>

State 155 <SV = 31> <Delay = 0.79>
ST_155 : Operation 1546 [1/1] (0.00ns)   --->   "%b_p_2 = trunc i128 %b_op1_read" [src/ban_s3.cpp:100]   --->   Operation 1546 'trunc' 'b_p_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:100]   --->   Operation 1547 'partselect' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:100]   --->   Operation 1548 'partselect' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:100]   --->   Operation 1549 'partselect' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1550 [1/1] (0.35ns)   --->   "%xor_ln101 = xor i32 %trunc_ln100_1, i32 2147483648" [src/ban_s3.cpp:101]   --->   Operation 1550 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1551 [1/1] (0.00ns)   --->   "%b_num_4 = bitcast i32 %xor_ln101" [src/ban_s3.cpp:101]   --->   Operation 1551 'bitcast' 'b_num_4' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1552 [1/1] (0.35ns)   --->   "%xor_ln102 = xor i32 %trunc_ln100_2, i32 2147483648" [src/ban_s3.cpp:102]   --->   Operation 1552 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1553 [1/1] (0.00ns)   --->   "%b_num_5 = bitcast i32 %xor_ln102" [src/ban_s3.cpp:102]   --->   Operation 1553 'bitcast' 'b_num_5' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1554 [1/1] (0.35ns)   --->   "%xor_ln103 = xor i32 %trunc_ln100_3, i32 2147483648" [src/ban_s3.cpp:103]   --->   Operation 1554 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1555 [1/1] (0.00ns)   --->   "%bitcast_ln103 = bitcast i32 %xor_ln103" [src/ban_s3.cpp:103]   --->   Operation 1555 'bitcast' 'bitcast_ln103' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1556 [1/1] (0.79ns)   --->   "%br_ln15 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:15]   --->   Operation 1556 'br' 'br_ln15' <Predicate = true> <Delay = 0.79>

State 156 <SV = 30> <Delay = 2.78>
ST_156 : Operation 1557 [2/2] (2.78ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [src/ban_interface.cpp:10]   --->   Operation 1557 'call' 'call_ret1' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 31> <Delay = 0.79>
ST_157 : Operation 1558 [1/2] (0.62ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [src/ban_interface.cpp:10]   --->   Operation 1558 'call' 'call_ret1' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_157 : Operation 1559 [1/1] (0.00ns)   --->   "%out_b_p = extractvalue i128 %call_ret1" [src/ban_interface.cpp:10]   --->   Operation 1559 'extractvalue' 'out_b_p' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1560 [1/1] (0.00ns)   --->   "%out_b_num = extractvalue i128 %call_ret1" [src/ban_interface.cpp:10]   --->   Operation 1560 'extractvalue' 'out_b_num' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1561 [1/1] (0.00ns)   --->   "%out_b_num_1 = extractvalue i128 %call_ret1" [src/ban_interface.cpp:10]   --->   Operation 1561 'extractvalue' 'out_b_num_1' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1562 [1/1] (0.00ns)   --->   "%ref_tmp_1_2 = extractvalue i128 %call_ret1" [src/ban_interface.cpp:10]   --->   Operation 1562 'extractvalue' 'ref_tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1563 [1/1] (0.79ns)   --->   "%br_ln11 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:11]   --->   Operation 1563 'br' 'br_ln11' <Predicate = true> <Delay = 0.79>

State 158 <SV = 29> <Delay = 2.78>
ST_158 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [src/ban_s3.cpp:216]   --->   Operation 1564 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %trunc_ln" [src/ban_s3.cpp:216]   --->   Operation 1565 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1566 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %bitcast_ln216, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1566 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1567 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1567 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1568 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1568 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1569 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %bitcast_ln216, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 1569 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1570 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %bitcast_ln216, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 1570 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [src/ban_s3.cpp:219]   --->   Operation 1571 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1572 [1/1] (0.00ns)   --->   "%bitcast_ln219 = bitcast i32 %trunc_ln7" [src/ban_s3.cpp:219]   --->   Operation 1572 'bitcast' 'bitcast_ln219' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1573 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_olt  i32 %bitcast_ln219, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1573 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1574 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %bitcast_ln219, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1574 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln219_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [src/ban_s3.cpp:219]   --->   Operation 1575 'partselect' 'trunc_ln219_4' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1576 [1/1] (0.00ns)   --->   "%bitcast_ln219_4 = bitcast i32 %trunc_ln219_4" [src/ban_s3.cpp:219]   --->   Operation 1576 'bitcast' 'bitcast_ln219_4' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1577 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %bitcast_ln219_4, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1577 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 30> <Delay = 4.79>
ST_159 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i128 %b_op1_read" [src/ban_s3.cpp:214]   --->   Operation 1578 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1579 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [src/ban_s3.cpp:215]   --->   Operation 1579 'bitselect' 'pl' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1580 [1/1] (0.99ns)   --->   "%icmp_ln219 = icmp_slt  i32 %trunc_ln214, i32 1" [src/ban_s3.cpp:219]   --->   Operation 1580 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [src/ban_s3.cpp:219]   --->   Operation 1581 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln219_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [src/ban_s3.cpp:219]   --->   Operation 1582 'partselect' 'trunc_ln219_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1583 [1/1] (0.84ns)   --->   "%icmp_ln219_6 = icmp_ne  i8 %tmp, i8 255" [src/ban_s3.cpp:219]   --->   Operation 1583 'icmp' 'icmp_ln219_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1584 [1/1] (1.05ns)   --->   "%icmp_ln219_7 = icmp_eq  i23 %trunc_ln219_2, i23 0" [src/ban_s3.cpp:219]   --->   Operation 1584 'icmp' 'icmp_ln219_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1585 [1/1] (0.28ns)   --->   "%or_ln219_4 = or i1 %icmp_ln219_7, i1 %icmp_ln219_6" [src/ban_s3.cpp:219]   --->   Operation 1585 'or' 'or_ln219_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1586 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %bitcast_ln216, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1586 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1587 [1/1] (0.28ns)   --->   "%and_ln219 = and i1 %or_ln219_4, i1 %tmp_1" [src/ban_s3.cpp:219]   --->   Operation 1587 'and' 'and_ln219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node or_ln219)   --->   "%xor_ln219_1 = xor i1 %and_ln219, i1 1" [src/ban_s3.cpp:219]   --->   Operation 1588 'xor' 'xor_ln219_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1589 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219 = or i1 %icmp_ln219, i1 %xor_ln219_1" [src/ban_s3.cpp:219]   --->   Operation 1589 'or' 'or_ln219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1590 [1/1] (0.00ns)   --->   "%bitcast_ln219_2 = bitcast i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 1590 'bitcast' 'bitcast_ln219_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln219_2, i32 23, i32 30" [src/ban_s3.cpp:219]   --->   Operation 1591 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i32 %bitcast_ln219_2" [src/ban_s3.cpp:219]   --->   Operation 1592 'trunc' 'trunc_ln219' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1593 [1/1] (0.84ns)   --->   "%icmp_ln219_8 = icmp_ne  i8 %tmp_2, i8 255" [src/ban_s3.cpp:219]   --->   Operation 1593 'icmp' 'icmp_ln219_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1594 [1/1] (1.05ns)   --->   "%icmp_ln219_9 = icmp_eq  i23 %trunc_ln219, i23 0" [src/ban_s3.cpp:219]   --->   Operation 1594 'icmp' 'icmp_ln219_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1595 [1/1] (0.28ns)   --->   "%or_ln219_5 = or i1 %icmp_ln219_9, i1 %icmp_ln219_8" [src/ban_s3.cpp:219]   --->   Operation 1595 'or' 'or_ln219_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1596 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1596 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_6)   --->   "%and_ln219_1 = and i1 %or_ln219_5, i1 %tmp_3" [src/ban_s3.cpp:219]   --->   Operation 1597 'and' 'and_ln219_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1598 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %f_op_read, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1598 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_6)   --->   "%and_ln219_2 = and i1 %or_ln219_5, i1 %tmp_5" [src/ban_s3.cpp:219]   --->   Operation 1599 'and' 'and_ln219_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node or_ln219_6)   --->   "%and_ln219_3 = and i1 %and_ln219, i1 %and_ln219_2" [src/ban_s3.cpp:219]   --->   Operation 1600 'and' 'and_ln219_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1601 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219_6 = or i1 %and_ln219_1, i1 %and_ln219_3" [src/ban_s3.cpp:219]   --->   Operation 1601 'or' 'or_ln219_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1602 [1/1] (0.99ns)   --->   "%icmp_ln219_4 = icmp_eq  i32 %trunc_ln214, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1602 'icmp' 'icmp_ln219_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1603 [1/1] (0.28ns)   --->   "%and_ln219_4 = and i1 %or_ln219_4, i1 %or_ln219_5" [src/ban_s3.cpp:219]   --->   Operation 1603 'and' 'and_ln219_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1604 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %bitcast_ln216, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 1604 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1605 [1/1] (0.28ns)   --->   "%and_ln219_5 = and i1 %and_ln219_4, i1 %tmp_8" [src/ban_s3.cpp:219]   --->   Operation 1605 'and' 'and_ln219_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1606 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %bitcast_ln216, i32 %f_op_read" [src/ban_s3.cpp:219]   --->   Operation 1606 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1607 [1/1] (0.28ns)   --->   "%and_ln219_6 = and i1 %and_ln219_4, i1 %tmp_11" [src/ban_s3.cpp:219]   --->   Operation 1607 'and' 'and_ln219_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1608 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [src/ban_s3.cpp:219]   --->   Operation 1608 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln219_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [src/ban_s3.cpp:219]   --->   Operation 1609 'partselect' 'trunc_ln219_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1610 [1/1] (0.84ns)   --->   "%icmp_ln219_10 = icmp_ne  i8 %tmp_12, i8 255" [src/ban_s3.cpp:219]   --->   Operation 1610 'icmp' 'icmp_ln219_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1611 [1/1] (1.05ns)   --->   "%icmp_ln219_11 = icmp_eq  i23 %trunc_ln219_s, i23 0" [src/ban_s3.cpp:219]   --->   Operation 1611 'icmp' 'icmp_ln219_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1612 [1/1] (0.28ns)   --->   "%or_ln219_7 = or i1 %icmp_ln219_11, i1 %icmp_ln219_10" [src/ban_s3.cpp:219]   --->   Operation 1612 'or' 'or_ln219_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1613 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_olt  i32 %bitcast_ln219, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1613 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1614 [1/1] (0.28ns)   --->   "%and_ln219_7 = and i1 %or_ln219_7, i1 %tmp_13" [src/ban_s3.cpp:219]   --->   Operation 1614 'and' 'and_ln219_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1615 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %bitcast_ln219, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1615 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%and_ln219_8 = and i1 %or_ln219_7, i1 %tmp_15" [src/ban_s3.cpp:219]   --->   Operation 1616 'and' 'and_ln219_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [src/ban_s3.cpp:219]   --->   Operation 1617 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1618 [1/1] (0.00ns)   --->   "%trunc_ln219_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [src/ban_s3.cpp:219]   --->   Operation 1618 'partselect' 'trunc_ln219_8' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1619 [1/1] (0.84ns)   --->   "%icmp_ln219_12 = icmp_ne  i8 %tmp_16, i8 255" [src/ban_s3.cpp:219]   --->   Operation 1619 'icmp' 'icmp_ln219_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1620 [1/1] (1.05ns)   --->   "%icmp_ln219_13 = icmp_eq  i23 %trunc_ln219_8, i23 0" [src/ban_s3.cpp:219]   --->   Operation 1620 'icmp' 'icmp_ln219_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node select_ln215)   --->   "%or_ln219_9 = or i1 %icmp_ln219_13, i1 %icmp_ln219_12" [src/ban_s3.cpp:219]   --->   Operation 1621 'or' 'or_ln219_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1622 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %bitcast_ln219_4, i32 0" [src/ban_s3.cpp:219]   --->   Operation 1622 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node select_ln215)   --->   "%and_ln219_9 = and i1 %or_ln219_9, i1 %tmp_17" [src/ban_s3.cpp:219]   --->   Operation 1623 'and' 'and_ln219_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node select_ln215)   --->   "%and_ln215 = and i1 %or_ln219, i1 %pl" [src/ban_s3.cpp:215]   --->   Operation 1624 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1625 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln215 = select i1 %and_ln215, i1 %or_ln219_6, i1 %and_ln219_9" [src/ban_s3.cpp:215]   --->   Operation 1625 'select' 'select_ln215' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_10)   --->   "%xor_ln219 = xor i1 %icmp_ln219, i1 1" [src/ban_s3.cpp:219]   --->   Operation 1626 'xor' 'xor_ln219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1627 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_10 = and i1 %and_ln219, i1 %xor_ln219" [src/ban_s3.cpp:219]   --->   Operation 1627 'and' 'and_ln219_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_11)   --->   "%or_ln219_10 = or i1 %select_ln215, i1 %and_ln219_10" [src/ban_s3.cpp:219]   --->   Operation 1628 'or' 'or_ln219_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_11)   --->   "%or_ln219_11 = or i1 %icmp_ln219_4, i1 %and_ln219_10" [src/ban_s3.cpp:219]   --->   Operation 1629 'or' 'or_ln219_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_11)   --->   "%or_ln219_12 = or i1 %or_ln219_11, i1 %pl" [src/ban_s3.cpp:219]   --->   Operation 1630 'or' 'or_ln219_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1631 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_11 = and i1 %or_ln219_10, i1 %or_ln219_12" [src/ban_s3.cpp:219]   --->   Operation 1631 'and' 'and_ln219_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_13)   --->   "%xor_ln215 = xor i1 %pl, i1 1" [src/ban_s3.cpp:215]   --->   Operation 1632 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_13)   --->   "%and_ln219_12 = and i1 %icmp_ln219_4, i1 %xor_ln215" [src/ban_s3.cpp:219]   --->   Operation 1633 'and' 'and_ln219_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1634 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_13 = and i1 %and_ln219_12, i1 %or_ln219" [src/ban_s3.cpp:219]   --->   Operation 1634 'and' 'and_ln219_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_15)   --->   "%and_ln219_14 = and i1 %and_ln219_13, i1 %and_ln219_5" [src/ban_s3.cpp:219]   --->   Operation 1635 'and' 'and_ln219_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_15)   --->   "%or_ln219_13 = or i1 %and_ln219_14, i1 %and_ln219_11" [src/ban_s3.cpp:219]   --->   Operation 1636 'or' 'or_ln219_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_15)   --->   "%xor_ln219_2 = xor i1 %and_ln219_13, i1 1" [src/ban_s3.cpp:219]   --->   Operation 1637 'xor' 'xor_ln219_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_15)   --->   "%or_ln219_14 = or i1 %and_ln219_6, i1 %xor_ln219_2" [src/ban_s3.cpp:219]   --->   Operation 1638 'or' 'or_ln219_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_15)   --->   "%or_ln219_15 = or i1 %or_ln219_14, i1 %and_ln219_5" [src/ban_s3.cpp:219]   --->   Operation 1639 'or' 'or_ln219_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1640 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_15 = and i1 %or_ln219_13, i1 %or_ln219_15" [src/ban_s3.cpp:219]   --->   Operation 1640 'and' 'and_ln219_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_17)   --->   "%xor_ln219_3 = xor i1 %and_ln219_5, i1 1" [src/ban_s3.cpp:219]   --->   Operation 1641 'xor' 'xor_ln219_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_17)   --->   "%and_ln219_16 = and i1 %and_ln219_6, i1 %xor_ln219_3" [src/ban_s3.cpp:219]   --->   Operation 1642 'and' 'and_ln219_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1643 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln219_17 = and i1 %and_ln219_16, i1 %and_ln219_13" [src/ban_s3.cpp:219]   --->   Operation 1643 'and' 'and_ln219_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88)   --->   "%and_ln219_18 = and i1 %and_ln219_17, i1 %and_ln219_7" [src/ban_s3.cpp:219]   --->   Operation 1644 'and' 'and_ln219_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88)   --->   "%or_ln219_16 = or i1 %and_ln219_18, i1 %and_ln219_15" [src/ban_s3.cpp:219]   --->   Operation 1645 'or' 'or_ln219_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%or_ln219_17 = or i1 %and_ln219_8, i1 %and_ln219_7" [src/ban_s3.cpp:219]   --->   Operation 1646 'or' 'or_ln219_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%xor_ln219_5 = xor i1 %or_ln219_17, i1 1" [src/ban_s3.cpp:219]   --->   Operation 1647 'xor' 'xor_ln219_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%and_ln219_19 = and i1 %and_ln219_17, i1 %xor_ln219_5" [src/ban_s3.cpp:219]   --->   Operation 1648 'and' 'and_ln219_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1649 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln88 = xor i1 %or_ln219_16, i1 1" [src/ban_s3.h:88]   --->   Operation 1649 'xor' 'xor_ln88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1650 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l = or i1 %and_ln219_19, i1 %xor_ln88" [src/ban_s3.h:88]   --->   Operation 1650 'or' 'out_l' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1651 [1/1] (0.79ns)   --->   "%br_ln108 = br void %_ZNK3BaneqERKS_.exit" [src/ban_interface.cpp:108]   --->   Operation 1651 'br' 'br_ln108' <Predicate = true> <Delay = 0.79>

State 160 <SV = 32> <Delay = 0.00>
ST_160 : Operation 1652 [1/1] (0.00ns)   --->   "%retval_1_1_2_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %ref_tmp25_1_2, void, i32 %ref_tmp23_1_2, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %num_res_4, void, i32 %ref_tmp7_1_2, void, i32 %ref_tmp3_1_2, void, i32 %bitcast_ln103, void, i32 %ref_tmp_1_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %bitcast_ln103_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_7, void, i32 %bitcast_ln100_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num_4, void, i32 %res_num_5, void, i32 %c_num_8, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i301, i32 0, void %.critedge383, i32 0, void, i32 0, void %._crit_edge61, i32 0, void, i32 0, void, i32 0, void, i32 %select_ln38, void, i32 %select_ln38_3, void, i32 %select_ln38_6, void, i32 %select_ln38_9, void"   --->   Operation 1652 'phi' 'retval_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1653 [1/1] (0.00ns)   --->   "%retval_1_1_1_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_num_12, void, i32 %out_b_num_10, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %num_res_11, void, i32 %out_b_num_7, void, i32 %out_b_num_5, void, i32 %b_num_5, void, i32 %out_b_num_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_7, void, i32 %b_num_3, void, i32 %res_num_4, void, i32 %res_num_5, void, i32 %c_num_8, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %num_res_10, void, i32 %bitcast_ln100, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 %num_3, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i301, i32 0, void %.critedge383, i32 0, void, i32 0, void %._crit_edge61, i32 0, void, i32 0, void, i32 0, void, i32 %num_res_10, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 %num_3, void"   --->   Operation 1653 'phi' 'retval_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1654 [1/1] (0.00ns)   --->   "%retval_1_1_0_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_num_13, void, i32 %out_b_num_11, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %normalizer_2, void, i32 %out_b_num_6, void, i32 %out_b_num_4, void, i32 %b_num_4, void, i32 %out_b_num, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 0, void, i32 %num_res_10, void, i32 %b_num, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 %num_3, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %num_res, void, i32 %bitcast_ln237, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num, void, i32 %res_num_2, void, i32 %num, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i301, i32 0, void %.critedge383, i32 0, void, i32 0, void %._crit_edge61, i32 0, void, i32 0, void, i32 0, void, i32 %select_ln38_1, void, i32 %select_ln38_4, void, i32 %select_ln38_7, void, i32 %select_ln38_10, void"   --->   Operation 1654 'phi' 'retval_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1655 [1/1] (0.00ns)   --->   "%out_b_p_7 = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_p_6, void, i32 %out_b_p_5, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %sext_ln267, void, i32 %out_b_p_3, void, i32 %out_b_p_2, void, i32 %b_p_2, void, i32 %out_b_p, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 0, void, i32 %c_p_7, void, i32 %b_p_1, void, i32 %res_p_15, void, i32 %res_p_17, void, i32 %c_p_9, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %c_p, void, i32 %b_p_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_p, void, i32 %res_p_13, void, i32 %c_p_5, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i301, i32 0, void %.critedge383, i32 0, void, i32 0, void %._crit_edge61, i32 0, void, i32 0, void, i32 0, void, i32 %select_ln38_2, void, i32 %select_ln38_5, void, i32 %select_ln38_8, void, i32 %select_ln38_11, void"   --->   Operation 1655 'phi' 'out_b_p_7' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1656 [1/1] (0.00ns)   --->   "%out_l_4 = phi i1 %out_l, void %_ifconv, i1 %out_l_3, void %_ifconv190, i1 0, void, i1 0, void, i1 %out_l_2, void %_ifconv145, i1 %out_l_1, void %_ifconv100, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 %and_ln18_9, void, i1 %and_ln198_12, void, i1 %and_ln198_16, void, i1 %and_ln198_15, void %.critedge19.i, i1 %and_ln198_13, void, i1 %and_ln198_19, void, i1 %and_ln198_18, void %.critedge19.i.i, i1 %and_ln22_30, void, i1 %and_ln219_44, void, i1 %and_ln219_46, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 %or_ln219_24, void, i1 %or_ln219_26, void, i1 %empty_11, void, i1 %empty_14, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void %_ifconv40, i1 0, void, i1 1, void %_ifconv70, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 0, void, i1 1, void, i1 0, void, i1 1, void, i1 0, void, i1 1, void %_ZNK3BaneqEf.exit.i301, i1 1, void %.critedge383, i1 0, void, i1 1, void %._crit_edge61, i1 0, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void"   --->   Operation 1656 'phi' 'out_l_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1657 [1/1] (0.00ns)   --->   "%bitcast_ln111_2 = bitcast i32 %retval_1_1_0_load" [src/ban_interface.cpp:111]   --->   Operation 1657 'bitcast' 'bitcast_ln111_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1658 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %retval_1_1_1_load" [src/ban_interface.cpp:111]   --->   Operation 1658 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1659 [1/1] (0.00ns)   --->   "%bitcast_ln111_4 = bitcast i32 %retval_1_1_2_load" [src/ban_interface.cpp:111]   --->   Operation 1659 'bitcast' 'bitcast_ln111_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1660 [1/1] (0.00ns)   --->   "%or_ln111_2 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i31.i1, i32 %bitcast_ln111_4, i32 %bitcast_ln111_3, i32 %bitcast_ln111_2, i32 %out_b_p_7, i31 0, i1 %out_l_4" [src/ban_interface.cpp:111]   --->   Operation 1660 'bitconcatenate' 'or_ln111_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1661 [1/1] (0.00ns)   --->   "%ret_ln111 = ret i160 %or_ln111_2" [src/ban_interface.cpp:111]   --->   Operation 1661 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('f_op_read', src/ban_interface.cpp:4) on port 'f_op' (src/ban_interface.cpp:4) [16]  (0 ns)
	'fcmp' operation ('tmp_118', src/ban_s3.cpp:22) [351]  (2.78 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_101', src/ban_s3.cpp:22) [37]  (2.78 ns)

 <State 3>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_101', src/ban_s3.cpp:22) [37]  (2.78 ns)
	'and' operation ('and_ln22_21', src/ban_s3.cpp:22) [38]  (0.287 ns)
	'and' operation ('and_ln22_1', src/ban_s3.cpp:22) [39]  (0.287 ns)

 <State 4>: 4.15ns
The critical path consists of the following:
	'fcmp' operation ('tmp_124', src/ban_s3.cpp:219) [44]  (2.78 ns)
	'and' operation ('and_ln219_30', src/ban_s3.cpp:219) [45]  (0.287 ns)
	'xor' operation ('xor_ln219_12', src/ban_s3.cpp:219) [46]  (0 ns)
	'or' operation ('or_ln219_3', src/ban_s3.cpp:219) [47]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 5>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_162', src/ban_s3.cpp:219) [54]  (2.78 ns)
	'and' operation ('and_ln219_36', src/ban_s3.cpp:219) [55]  (0 ns)
	'or' operation ('or_ln219_26', src/ban_s3.cpp:219) [59]  (0.287 ns)

 <State 6>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_123', src/ban_s3.cpp:22) [69]  (2.78 ns)
	'and' operation ('and_ln22_26', src/ban_s3.cpp:22) [70]  (0.287 ns)

 <State 7>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', src/ban_s3.cpp:22) [80]  (2.78 ns)
	'and' operation ('and_ln22_29', src/ban_s3.cpp:22) [81]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 8>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_173', src/ban_s3.cpp:219) [86]  (2.78 ns)
	'and' operation ('and_ln219_40', src/ban_s3.cpp:219) [87]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 9>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_178', src/ban_s3.cpp:219) [99]  (2.78 ns)
	'and' operation ('and_ln219_43', src/ban_s3.cpp:219) [100]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 10>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_181', src/ban_s3.cpp:219) [103]  (2.78 ns)
	'and' operation ('and_ln219_45', src/ban_s3.cpp:219) [104]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 11>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_183', src/ban_s3.cpp:219) [114]  (2.78 ns)
	'and' operation ('and_ln219_46', src/ban_s3.cpp:219) [115]  (0.287 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', src/ban_s3.cpp:22) [134]  (2.78 ns)

 <State 13>: 5.08ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', src/ban_s3.cpp:22) [134]  (2.78 ns)
	'and' operation ('and_ln22_3', src/ban_s3.cpp:22) [135]  (0.287 ns)
	'and' operation ('and_ln22', src/ban_s3.cpp:22) [136]  (0.287 ns)
	'xor' operation ('xor_ln22', src/ban_s3.cpp:22) [176]  (0 ns)
	'and' operation ('and_ln219_28', src/ban_s3.cpp:219) [177]  (0.287 ns)
	'and' operation ('and_ln215_1', src/ban_s3.cpp:215) [178]  (0 ns)
	'select' operation ('select_ln215_1', src/ban_s3.cpp:215) [179]  (0 ns)
	'or' operation ('or_ln219_21', src/ban_s3.cpp:219) [184]  (0.287 ns)
	'or' operation ('or_ln219_22', src/ban_s3.cpp:219) [185]  (0 ns)
	'and' operation ('and_ln22_9', src/ban_s3.cpp:22) [190]  (0.287 ns)
	'select' operation ('select_ln22', src/ban_s3.cpp:22) [198]  (0.287 ns)
	'or' operation ('or_ln22_7', src/ban_s3.cpp:22) [203]  (0 ns)
	'xor' operation ('xor_ln86', src/ban_s3.h:86) [208]  (0.287 ns)
	'or' operation ('out.l', src/ban_s3.h:86) [209]  (0.287 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_85', src/ban_s3.cpp:219) [222]  (2.78 ns)

 <State 15>: 4.15ns
The critical path consists of the following:
	'fcmp' operation ('tmp_85', src/ban_s3.cpp:219) [222]  (2.78 ns)
	'and' operation ('and_ln219_20', src/ban_s3.cpp:219) [223]  (0.287 ns)
	'xor' operation ('xor_ln219_6', src/ban_s3.cpp:219) [224]  (0 ns)
	'or' operation ('or_ln219_1', src/ban_s3.cpp:219) [225]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 16>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_161', src/ban_s3.cpp:219) [240]  (2.78 ns)
	'and' operation ('and_ln219_35', src/ban_s3.cpp:219) [241]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 17>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_172', src/ban_s3.cpp:219) [244]  (2.78 ns)
	'and' operation ('and_ln219_39', src/ban_s3.cpp:219) [245]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 18>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_175', src/ban_s3.cpp:219) [255]  (2.78 ns)
	'and' operation ('and_ln219_41', src/ban_s3.cpp:219) [256]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 19>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_176', src/ban_s3.cpp:219) [259]  (2.78 ns)
	'and' operation ('and_ln219_42', src/ban_s3.cpp:219) [260]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 20>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_180', src/ban_s3.cpp:219) [270]  (2.78 ns)
	'and' operation ('and_ln219_44', src/ban_s3.cpp:219) [271]  (0.287 ns)

 <State 21>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', src/ban_s3.cpp:219) [280]  (2.78 ns)
	'and' operation ('and_ln219_31', src/ban_s3.cpp:219) [281]  (0 ns)
	'or' operation ('or_ln219_24', src/ban_s3.cpp:219) [285]  (0.287 ns)

 <State 22>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_121', src/ban_s3.cpp:22) [306]  (2.78 ns)
	'and' operation ('and_ln22_25', src/ban_s3.cpp:22) [307]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 23>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', src/ban_s3.cpp:22) [317]  (2.78 ns)
	'and' operation ('and_ln22_28', src/ban_s3.cpp:22) [318]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 24>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_159', src/ban_s3.cpp:22) [328]  (2.78 ns)

 <State 25>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_159', src/ban_s3.cpp:22) [328]  (2.78 ns)
	'and' operation ('empty_13', src/ban_interface.cpp:10) [329]  (0 ns)
	'xor' operation ('empty_14', src/ban_interface.cpp:10) [330]  (0.287 ns)

 <State 26>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', src/ban_s3.cpp:22) [351]  (2.78 ns)
	'and' operation ('and_ln22_23', src/ban_s3.cpp:22) [352]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 27>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_140', src/ban_s3.cpp:22) [362]  (2.78 ns)
	'and' operation ('and_ln22_27', src/ban_s3.cpp:22) [363]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 28>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_157', src/ban_s3.cpp:22) [373]  (2.78 ns)

 <State 29>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_157', src/ban_s3.cpp:22) [373]  (2.78 ns)
	'and' operation ('and_ln22_30', src/ban_s3.cpp:22) [374]  (0.287 ns)

 <State 30>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 31>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 32>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 33>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 34>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 35>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 36>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 37>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 38>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num2', src/ban_s3.cpp:144) [382]  (7.06 ns)

 <State 39>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div16_i', src/ban_s3.cpp:145) [389]  (7.06 ns)

 <State 40>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div16_i', src/ban_s3.cpp:145) [389]  (7.06 ns)

 <State 41>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div16_i', src/ban_s3.cpp:145) [389]  (7.06 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:145) [391]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:145) [391]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:145) [391]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:145) [391]  (6.44 ns)

 <State 46>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', src/ban_s3.cpp:145) [384]  (7.02 ns)

 <State 47>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', src/ban_s3.cpp:145) [384]  (7.02 ns)

 <State 48>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 49>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 50>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 51>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 52>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 53>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 54>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 55>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 56>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [383]  (7.06 ns)

 <State 57>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('num', src/ban_s3.cpp:145) [385]  (7.06 ns)

 <State 58>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_83', src/ban_s3.cpp:27) [402]  (2.78 ns)
	'and' operation ('and_ln27_3', src/ban_s3.cpp:27) [403]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 59>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_115', src/ban_s3.cpp:30) [412]  (2.78 ns)
	'and' operation ('and_ln30_3', src/ban_s3.cpp:30) [413]  (0.287 ns)

 <State 60>: 0.794ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 61>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', src/ban_s3.cpp:38) [425]  (2.78 ns)
	'and' operation ('and_ln38_3', src/ban_s3.cpp:38) [426]  (0.287 ns)
	'select' operation ('select_ln38_9', src/ban_s3.cpp:38) [428]  (0.449 ns)

 <State 62>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 63>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 64>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 65>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 66>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 67>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 68>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 69>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 70>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:330) [440]  (7.06 ns)

 <State 71>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', src/ban_s3.cpp:331) [441]  (7.06 ns)

 <State 72>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_81', src/ban_s3.cpp:27) [449]  (2.78 ns)
	'and' operation ('and_ln27_2', src/ban_s3.cpp:27) [450]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 73>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_113', src/ban_s3.cpp:30) [459]  (2.78 ns)
	'and' operation ('and_ln30_2', src/ban_s3.cpp:30) [460]  (0.287 ns)

 <State 74>: 1.02ns
The critical path consists of the following:
	'add' operation ('res.p', src/ban_s3.cpp:34) [463]  (1.02 ns)

 <State 75>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', src/ban_s3.cpp:38) [472]  (2.78 ns)
	'and' operation ('and_ln38_2', src/ban_s3.cpp:38) [473]  (0.287 ns)
	'select' operation ('select_ln38_6', src/ban_s3.cpp:38) [475]  (0.449 ns)

 <State 76>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', src/ban_s3.cpp:314) [487]  (7.02 ns)

 <State 77>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', src/ban_s3.cpp:314) [487]  (7.02 ns)

 <State 78>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', src/ban_s3.cpp:314) [487]  (7.02 ns)

 <State 79>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', src/ban_s3.cpp:315) [488]  (7.02 ns)

 <State 80>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_79', src/ban_s3.cpp:27) [496]  (2.78 ns)
	'and' operation ('and_ln27_1', src/ban_s3.cpp:27) [497]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 81>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_111', src/ban_s3.cpp:30) [506]  (2.78 ns)
	'and' operation ('and_ln30_1', src/ban_s3.cpp:30) [507]  (0.287 ns)

 <State 82>: 1.02ns
The critical path consists of the following:
	'add' operation ('res.p', src/ban_s3.cpp:34) [510]  (1.02 ns)

 <State 83>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', src/ban_s3.cpp:38) [519]  (2.78 ns)
	'and' operation ('and_ln38_1', src/ban_s3.cpp:38) [520]  (0.287 ns)
	'select' operation ('select_ln38_3', src/ban_s3.cpp:38) [522]  (0.449 ns)

 <State 84>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln78', src/ban_s3.h:78) [528]  (0.351 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/ban_s3.h:78) to 'operator+.2' [530]  (7.3 ns)

 <State 86>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/ban_s3.h:78) to 'operator+.2' [530]  (6.01 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', src/ban_interface.cpp:62) to 'operator+.2' [537]  (7.3 ns)

 <State 88>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret3', src/ban_interface.cpp:62) to 'operator+.2' [537]  (6.01 ns)

 <State 89>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_64', src/ban_s3.cpp:189) [555]  (2.78 ns)

 <State 90>: 5.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', src/ban_s3.cpp:189) [669]  (2.78 ns)
	'and' operation ('and_ln189_25', src/ban_s3.cpp:189) [670]  (0.287 ns)
	'xor' operation ('xor_ln189_7', src/ban_s3.cpp:189) [676]  (0 ns)
	'and' operation ('and_ln189_27', src/ban_s3.cpp:189) [677]  (0.287 ns)
	'and' operation ('and_ln189_28', src/ban_s3.cpp:189) [678]  (0 ns)
	'or' operation ('or_ln189_18', src/ban_s3.cpp:189) [679]  (0 ns)
	'and' operation ('and_ln189_29', src/ban_s3.cpp:189) [680]  (0.287 ns)
	'or' operation ('or_ln189_19', src/ban_s3.cpp:189) [687]  (0.287 ns)
	'and' operation ('and_ln188_5', src/ban_s3.cpp:188) [689]  (0 ns)
	'or' operation ('or_ln189_20', src/ban_s3.cpp:189) [691]  (0.287 ns)
	'xor' operation ('xor_ln189_10', src/ban_s3.cpp:189) [740]  (0 ns)
	'or' operation ('or_ln189_24', src/ban_s3.cpp:189) [741]  (0 ns)
	'and' operation ('and_ln198_4', src/ban_s3.cpp:198) [742]  (0.287 ns)
	'and' operation ('and_ln194_6', src/ban_s3.cpp:194) [744]  (0 ns)
	'select' operation ('select_ln194', src/ban_s3.cpp:194) [745]  (0.287 ns)
	'select' operation ('select_ln195', src/ban_s3.cpp:195) [748]  (0.287 ns)
	'and' operation ('and_ln198_5', src/ban_s3.cpp:198) [749]  (0 ns)
	'or' operation ('or_ln198_2', src/ban_s3.cpp:198) [750]  (0 ns)
	'xor' operation ('out.l', src/ban_s3.h:73) [751]  (0.287 ns)

 <State 91>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_155', src/ban_s3.cpp:198) [828]  (2.78 ns)
	'and' operation ('and_ln198_13', src/ban_s3.cpp:198) [829]  (0.287 ns)

 <State 92>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_171', src/ban_s3.cpp:198) [834]  (2.78 ns)
	'and' operation ('and_ln198_19', src/ban_s3.cpp:198) [835]  (0.287 ns)

 <State 93>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', src/ban_s3.cpp:198) [853]  (2.78 ns)
	'and' operation ('and_ln198_18', src/ban_s3.cpp:198) [854]  (0.287 ns)

 <State 94>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_154', src/ban_s3.cpp:198) [931]  (2.78 ns)
	'and' operation ('and_ln198_12', src/ban_s3.cpp:198) [932]  (0.287 ns)

 <State 95>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_167', src/ban_s3.cpp:198) [937]  (2.78 ns)
	'and' operation ('and_ln198_16', src/ban_s3.cpp:198) [938]  (0.287 ns)

 <State 96>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_166', src/ban_s3.cpp:198) [956]  (2.78 ns)
	'and' operation ('and_ln198_15', src/ban_s3.cpp:198) [957]  (0.287 ns)

 <State 97>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_109', src/ban_s3.cpp:18) [980]  (2.78 ns)
	'and' operation ('and_ln18_3', src/ban_s3.cpp:18) [981]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 98>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', src/ban_s3.cpp:18) [999]  (2.78 ns)
	'and' operation ('and_ln18_7', src/ban_s3.cpp:18) [1000]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 99>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', src/ban_s3.cpp:18) [1018]  (2.78 ns)

 <State 100>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', src/ban_s3.cpp:18) [1018]  (2.78 ns)
	'and' operation ('empty_10', src/ban_interface.cpp:10) [1019]  (0 ns)
	'xor' operation ('empty_11', src/ban_interface.cpp:10) [1020]  (0.287 ns)

 <State 101>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_106', src/ban_s3.cpp:18) [1043]  (2.78 ns)
	'and' operation ('and_ln18_1', src/ban_s3.cpp:18) [1044]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 102>: 3.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_129', src/ban_s3.cpp:18) [1062]  (2.78 ns)
	'and' operation ('and_ln18_5', src/ban_s3.cpp:18) [1063]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 103>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', src/ban_s3.cpp:18) [1081]  (2.78 ns)

 <State 104>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', src/ban_s3.cpp:18) [1081]  (2.78 ns)
	'and' operation ('and_ln18_9', src/ban_s3.cpp:18) [1082]  (0.287 ns)

 <State 105>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:253) [1092]  (7.06 ns)

 <State 106>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:253) [1092]  (7.06 ns)

 <State 107>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:253) [1092]  (7.06 ns)

 <State 108>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:253) [1092]  (7.06 ns)

 <State 109>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 110>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 111>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 112>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 113>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 114>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 115>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 116>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 117>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', src/ban_s3.cpp:252) [1089]  (7.06 ns)

 <State 118>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', src/ban_s3.cpp:110) [1095]  (7.02 ns)

 <State 119>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', src/ban_s3.cpp:110) [1095]  (7.02 ns)

 <State 120>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', src/ban_s3.cpp:110) [1095]  (7.02 ns)

 <State 121>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', src/ban_s3.cpp:110) [1096]  (6.44 ns)

 <State 122>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', src/ban_s3.cpp:110) [1096]  (6.44 ns)

 <State 123>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', src/ban_s3.cpp:110) [1096]  (6.44 ns)

 <State 124>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1105]  (6.58 ns)

 <State 125>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', src/ban_s3.cpp:252) [1093]  (7.02 ns)

 <State 126>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', src/ban_s3.cpp:252) [1093]  (7.02 ns)

 <State 127>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', src/ban_s3.cpp:252) [1093]  (7.02 ns)

 <State 128>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1105]  (6.58 ns)

 <State 129>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1105]  (6.58 ns)

 <State 130>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1105]  (6.58 ns)

 <State 131>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1105]  (6.58 ns)

 <State 132>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', src/ban_s3.cpp:264) [1106]  (7.02 ns)

 <State 133>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', src/ban_s3.cpp:264) [1106]  (7.02 ns)

 <State 134>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', src/ban_s3.cpp:264) [1106]  (7.02 ns)

 <State 135>: 0.794ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 136>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret', src/ban_interface.cpp:26) to 'operator/' [1136]  (2.78 ns)

 <State 137>: 4.04ns
The critical path consists of the following:
	'call' operation ('call_ret', src/ban_interface.cpp:26) to 'operator/' [1136]  (4.04 ns)

 <State 138>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', src/ban_s3.cpp:111) [1157]  (7.02 ns)

 <State 139>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', src/ban_s3.cpp:111) [1157]  (7.02 ns)

 <State 140>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', src/ban_s3.cpp:111) [1157]  (7.02 ns)

 <State 141>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', src/ban_s3.cpp:109) [1147]  (7.02 ns)

 <State 142>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', src/ban_s3.cpp:109) [1147]  (7.02 ns)

 <State 143>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', src/ban_s3.cpp:109) [1147]  (7.02 ns)

 <State 144>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', src/ban_s3.cpp:110) [1154]  (6.44 ns)

 <State 145>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', src/ban_s3.cpp:110) [1154]  (6.44 ns)

 <State 146>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', src/ban_s3.cpp:110) [1154]  (6.44 ns)

 <State 147>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', src/ban_s3.cpp:110) [1154]  (6.44 ns)

 <State 148>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('c.num', src/ban_s3.cpp:111) [1163]  (6.44 ns)

 <State 149>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_103', src/ban_s3.cpp:30) [1183]  (2.78 ns)
	'and' operation ('and_ln30', src/ban_s3.cpp:30) [1184]  (0.287 ns)

 <State 150>: 1.02ns
The critical path consists of the following:
	'add' operation ('c.p', src/ban_s3.cpp:34) [1187]  (1.02 ns)

 <State 151>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_126', src/ban_s3.cpp:38) [1196]  (2.78 ns)
	'and' operation ('and_ln38', src/ban_s3.cpp:38) [1197]  (0.287 ns)
	'select' operation ('select_ln38', src/ban_s3.cpp:38) [1199]  (0.449 ns)

 <State 152>: 3.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln101_1', src/ban_s3.cpp:101) [1208]  (0.351 ns)
	'call' operation ('call_ret2', src/ban_s3.h:58) to 'operator+.1' [1214]  (2.78 ns)

 <State 153>: 7.21ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/ban_s3.h:58) to 'operator+.1' [1214]  (7.21 ns)

 <State 154>: 0.794ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 155>: 0.794ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 156>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret1', src/ban_interface.cpp:10) to 'operator+' [1233]  (2.78 ns)

 <State 157>: 0.794ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num') with incoming values : ('c.num', src/ban_s3.cpp:145) ('select_ln38_9', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:332) ('select_ln38_6', src/ban_s3.cpp:38) ('res.num', src/ban_s3.cpp:316) ('select_ln38_3', src/ban_s3.cpp:38) ('ref_tmp25_1_2', src/ban_s3.h:78) ('ref_tmp23_1_2', src/ban_interface.cpp:62) ('num_res', src/ban_s3.cpp:265) ('bitcast_ln100_1', src/ban_s3.cpp:100) ('bitcast_ln103_2', src/ban_s3.cpp:103) ('ref_tmp7_1_2', src/ban_interface.cpp:26) ('c.num', src/ban_s3.cpp:111) ('select_ln38', src/ban_s3.cpp:38) ('ref_tmp3_1_2', src/ban_s3.h:58) ('bitcast_ln103', src/ban_s3.cpp:103) ('ref_tmp_1_2', src/ban_interface.cpp:10) [1321]  (0.794 ns)

 <State 158>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', src/ban_s3.cpp:219) [1250]  (2.78 ns)

 <State 159>: 4.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', src/ban_s3.cpp:219) [1250]  (2.78 ns)
	'and' operation ('and_ln219', src/ban_s3.cpp:219) [1251]  (0.287 ns)
	'and' operation ('and_ln219_3', src/ban_s3.cpp:219) [1264]  (0 ns)
	'or' operation ('or_ln219_6', src/ban_s3.cpp:219) [1265]  (0.287 ns)
	'select' operation ('select_ln215', src/ban_s3.cpp:215) [1293]  (0.287 ns)
	'or' operation ('or_ln219_10', src/ban_s3.cpp:219) [1296]  (0 ns)
	'and' operation ('and_ln219_11', src/ban_s3.cpp:219) [1299]  (0.287 ns)
	'or' operation ('or_ln219_13', src/ban_s3.cpp:219) [1304]  (0 ns)
	'and' operation ('and_ln219_15', src/ban_s3.cpp:219) [1308]  (0.287 ns)
	'or' operation ('or_ln219_16', src/ban_s3.cpp:219) [1313]  (0 ns)
	'xor' operation ('xor_ln88', src/ban_s3.h:88) [1317]  (0.287 ns)
	'or' operation ('out.l', src/ban_s3.h:88) [1318]  (0.287 ns)

 <State 160>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
