Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6b7c82532f1446b4bb93a9b7503ace9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'jump' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/Lab7.2/Lab7.2.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'b' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/Lab7.2/Lab7.2.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'jump' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/Lab7.2/Lab7.2.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
