Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 19 09:51:09 2020
| Host         : Alienware-baileys running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lock_control_sets_placed.rpt
| Design       : lock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |             450 |          120 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              56 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------+------------------+------------------+----------------+--------------+
|    Clock Signal    |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------+------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | number_1            | U1/rst_n         |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | number_2[3]_i_1_n_0 | U1/rst_n         |                2 |              4 |         2.00 |
|  sys_clk_IBUF_BUFG | number_3[3]_i_1_n_0 | U1/rst_n         |                3 |              4 |         1.33 |
|  sys_clk_IBUF_BUFG | number_4[3]_i_1_n_0 | U1/rst_n         |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | U1/mode[0]          | U1/rst_n         |                8 |              8 |         1.00 |
|  sys_clk_IBUF_BUFG |                     |                  |                3 |             11 |         3.67 |
|  sys_clk_IBUF_BUFG | U1/E[0]             | U1/rst_n         |                5 |             16 |         3.20 |
|  sys_clk_IBUF_BUFG | U1/mode_0[0]        | U1/rst_n         |                6 |             16 |         2.67 |
|  sys_clk_IBUF_BUFG |                     | U1/rst_n         |              120 |            450 |         3.75 |
+--------------------+---------------------+------------------+------------------+----------------+--------------+


