
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -232.09

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3491.43    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.63    1.34    1.78 ^ gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.78   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.22    2.22   library removal time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 -0.45   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.01    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.78    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    3.11    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3491.43    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.63    1.34    1.78 ^ gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.78   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.04    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4    7.40    0.02    0.04    0.12 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.02    0.00    0.12 ^ _16592_/A (BUF_X1)
    10   19.96    0.05    0.07    0.19 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.19 ^ _16741_/A (BUF_X1)
    10   23.64    0.05    0.08    0.27 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.05    0.00    0.27 ^ _16742_/A (BUF_X1)
    10   23.09    0.05    0.08    0.36 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.36 ^ _16743_/A (BUF_X1)
    10   22.49    0.05    0.08    0.44 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.05    0.00    0.44 ^ _16744_/A (BUF_X1)
    10   27.06    0.06    0.09    0.53 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.06    0.00    0.53 ^ _16761_/B2 (AOI21_X1)
     1    1.65    0.02    0.02    0.55 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.55 v _16776_/B1 (AOI221_X1)
     1    2.53    0.05    0.08    0.63 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.05    0.00    0.63 ^ _16777_/A2 (NAND2_X1)
     3    9.38    0.02    0.04    0.67 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.67 v _30413_/B (HA_X1)
     1    1.11    0.01    0.06    0.73 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.73 v _17781_/A1 (OR2_X1)
     1    1.69    0.01    0.05    0.78 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.78 v _17784_/A2 (OAI33_X1)
     2    7.54    0.10    0.10    0.88 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.88 ^ _17790_/A1 (NAND2_X1)
     5   15.42    0.05    0.07    0.95 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.95 v _20108_/A1 (NOR2_X2)
     5   10.40    0.03    0.06    1.01 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.01 ^ _21306_/A (BUF_X2)
    10   27.38    0.03    0.06    1.06 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.06 ^ _21307_/B (XNOR2_X1)
     1    1.73    0.02    0.04    1.11 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.11 ^ _21308_/A2 (NOR2_X1)
     1    1.62    0.01    0.01    1.12 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.12 v _21314_/A (AOI21_X1)
     2    7.55    0.05    0.07    1.19 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.19 ^ _30071_/B (FA_X1)
     2    4.09    0.02    0.06    1.26 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.26 ^ _17048_/A (XOR2_X1)
    10   42.67    0.08    0.09    1.35 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.08    0.01    1.36 v _17049_/A (INV_X1)
     8   36.57    0.08    0.13    1.49 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.08    0.00    1.49 ^ _30642_/B (HA_X1)
     1    1.15    0.01    0.04    1.53 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.53 ^ _20314_/A (BUF_X1)
     7   15.68    0.04    0.06    1.59 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.04    0.00    1.59 ^ _20315_/A (INV_X1)
     3    9.91    0.02    0.03    1.62 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.02    0.00    1.62 v _20320_/A1 (OR4_X1)
     1    1.71    0.02    0.09    1.70 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.70 v _20321_/A3 (NOR3_X1)
     2    7.77    0.07    0.10    1.80 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.07    0.00    1.81 ^ _25684_/A3 (NAND3_X1)
     1    2.91    0.02    0.03    1.84 v _25684_/ZN (NAND3_X1)
                                         _07217_ (net)
                  0.02    0.00    1.84 v _25685_/A4 (NOR4_X1)
     1    1.83    0.05    0.08    1.92 ^ _25685_/ZN (NOR4_X1)
                                         _07218_ (net)
                  0.05    0.00    1.92 ^ _25687_/A3 (NAND4_X1)
     1    1.59    0.02    0.04    1.96 v _25687_/ZN (NAND4_X1)
                                         _07220_ (net)
                  0.02    0.00    1.96 v _25688_/A4 (NOR4_X1)
     1    6.23    0.08    0.13    2.09 ^ _25688_/ZN (NOR4_X1)
                                         _07221_ (net)
                  0.08    0.00    2.09 ^ _25690_/A2 (AND4_X1)
     1    3.64    0.02    0.08    2.17 ^ _25690_/ZN (AND4_X1)
                                         _07223_ (net)
                  0.02    0.00    2.17 ^ _25691_/B (AOI211_X2)
     5   16.38    0.02    0.02    2.20 v _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.02    0.00    2.20 v _25693_/A3 (OR4_X1)
     5   14.18    0.03    0.15    2.34 v _25693_/ZN (OR4_X1)
                                         _07226_ (net)
                  0.03    0.00    2.35 v _25694_/A (INV_X2)
     7   18.01    0.02    0.04    2.39 ^ _25694_/ZN (INV_X2)
                                         id_stage_i.branch_set_d (net)
                  0.02    0.00    2.39 ^ _27827_/A1 (NOR2_X2)
     9   15.63    0.01    0.02    2.41 v _27827_/ZN (NOR2_X2)
                                         _08923_ (net)
                  0.01    0.00    2.41 v _28159_/B1 (OAI22_X1)
     2    7.87    0.06    0.07    2.48 ^ _28159_/ZN (OAI22_X1)
                                         _09214_ (net)
                  0.06    0.00    2.48 ^ _28160_/B2 (OAI21_X1)
     1    1.36    0.02    0.02    2.51 v _28160_/ZN (OAI21_X1)
                                         _02801_ (net)
                  0.02    0.00    2.51 v cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3491.43    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.63    1.34    1.78 ^ gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.78   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[179]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.04    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4    7.40    0.02    0.04    0.12 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.02    0.00    0.12 ^ _16592_/A (BUF_X1)
    10   19.96    0.05    0.07    0.19 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.19 ^ _16741_/A (BUF_X1)
    10   23.64    0.05    0.08    0.27 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.05    0.00    0.27 ^ _16742_/A (BUF_X1)
    10   23.09    0.05    0.08    0.36 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.36 ^ _16743_/A (BUF_X1)
    10   22.49    0.05    0.08    0.44 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.05    0.00    0.44 ^ _16744_/A (BUF_X1)
    10   27.06    0.06    0.09    0.53 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.06    0.00    0.53 ^ _16761_/B2 (AOI21_X1)
     1    1.65    0.02    0.02    0.55 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.55 v _16776_/B1 (AOI221_X1)
     1    2.53    0.05    0.08    0.63 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.05    0.00    0.63 ^ _16777_/A2 (NAND2_X1)
     3    9.38    0.02    0.04    0.67 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.67 v _30413_/B (HA_X1)
     1    1.11    0.01    0.06    0.73 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.73 v _17781_/A1 (OR2_X1)
     1    1.69    0.01    0.05    0.78 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.78 v _17784_/A2 (OAI33_X1)
     2    7.54    0.10    0.10    0.88 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.88 ^ _17790_/A1 (NAND2_X1)
     5   15.42    0.05    0.07    0.95 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.95 v _20108_/A1 (NOR2_X2)
     5   10.40    0.03    0.06    1.01 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.01 ^ _21306_/A (BUF_X2)
    10   27.38    0.03    0.06    1.06 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.06 ^ _21307_/B (XNOR2_X1)
     1    1.73    0.02    0.04    1.11 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.11 ^ _21308_/A2 (NOR2_X1)
     1    1.62    0.01    0.01    1.12 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.12 v _21314_/A (AOI21_X1)
     2    7.55    0.05    0.07    1.19 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.19 ^ _30071_/B (FA_X1)
     2    4.09    0.02    0.06    1.26 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.26 ^ _17048_/A (XOR2_X1)
    10   42.67    0.08    0.09    1.35 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.08    0.01    1.36 v _17049_/A (INV_X1)
     8   36.57    0.08    0.13    1.49 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.08    0.00    1.49 ^ _30642_/B (HA_X1)
     1    1.15    0.01    0.04    1.53 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.53 ^ _20314_/A (BUF_X1)
     7   15.68    0.04    0.06    1.59 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.04    0.00    1.59 ^ _20315_/A (INV_X1)
     3    9.91    0.02    0.03    1.62 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.02    0.00    1.62 v _20320_/A1 (OR4_X1)
     1    1.71    0.02    0.09    1.70 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.70 v _20321_/A3 (NOR3_X1)
     2    7.77    0.07    0.10    1.80 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.07    0.00    1.81 ^ _25684_/A3 (NAND3_X1)
     1    2.91    0.02    0.03    1.84 v _25684_/ZN (NAND3_X1)
                                         _07217_ (net)
                  0.02    0.00    1.84 v _25685_/A4 (NOR4_X1)
     1    1.83    0.05    0.08    1.92 ^ _25685_/ZN (NOR4_X1)
                                         _07218_ (net)
                  0.05    0.00    1.92 ^ _25687_/A3 (NAND4_X1)
     1    1.59    0.02    0.04    1.96 v _25687_/ZN (NAND4_X1)
                                         _07220_ (net)
                  0.02    0.00    1.96 v _25688_/A4 (NOR4_X1)
     1    6.23    0.08    0.13    2.09 ^ _25688_/ZN (NOR4_X1)
                                         _07221_ (net)
                  0.08    0.00    2.09 ^ _25690_/A2 (AND4_X1)
     1    3.64    0.02    0.08    2.17 ^ _25690_/ZN (AND4_X1)
                                         _07223_ (net)
                  0.02    0.00    2.17 ^ _25691_/B (AOI211_X2)
     5   16.38    0.02    0.02    2.20 v _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.02    0.00    2.20 v _25693_/A3 (OR4_X1)
     5   14.18    0.03    0.15    2.34 v _25693_/ZN (OR4_X1)
                                         _07226_ (net)
                  0.03    0.00    2.35 v _25694_/A (INV_X2)
     7   18.01    0.02    0.04    2.39 ^ _25694_/ZN (INV_X2)
                                         id_stage_i.branch_set_d (net)
                  0.02    0.00    2.39 ^ _27827_/A1 (NOR2_X2)
     9   15.63    0.01    0.02    2.41 v _27827_/ZN (NOR2_X2)
                                         _08923_ (net)
                  0.01    0.00    2.41 v _28159_/B1 (OAI22_X1)
     2    7.87    0.06    0.07    2.48 ^ _28159_/ZN (OAI22_X1)
                                         _09214_ (net)
                  0.06    0.00    2.48 ^ _28160_/B2 (OAI21_X1)
     1    1.36    0.02    0.02    2.51 v _28160_/ZN (OAI21_X1)
                                         _02801_ (net)
                  0.02    0.00    2.51 v cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.42e-03   1.56e-04   1.29e-02  16.6%
Combinational          2.99e-02   3.41e-02   4.29e-04   6.44e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.59e-02   5.85e-04   7.77e-02 100.0%
                          53.1%      46.2%       0.8%
