Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,940
design__instance__area,13501
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005679207970388234
power__switching__total,0.0002658337471075356
power__leakage__total,0.0000010573587587714428
power__total,0.0008348118863068521
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2607993339549842
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.7515612789281108
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10482165432339177
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.4333801218336575
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104822
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.056308
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.9609356915507251
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.460935747061878
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6044837024251379
timing__setup__ws__corner:nom_slow_1p08V_125C,4.9869456642403485
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.604484
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.082827
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.5214568924257141
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.021456947936867
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2921472590979726
timing__setup__ws__corner:nom_typ_1p20V_25C,5.268778895636701
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292147
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.702376
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.9609356915507251
clock__skew__worst_setup,0.7515612789281108
timing__hold__ws,0.10482165432339177
timing__setup__ws,4.9869456642403485
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104822
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.082827
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,940
design__instance__area__stdcell,13501
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.466491
design__instance__utilization__stdcell,0.466491
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,39
design__instance__area__class:inverter,221.357
design__instance__count__class:sequential_cell,102
design__instance__area__class:sequential_cell,4811.79
design__instance__count__class:multi_input_combinational_cell,589
design__instance__area__class:multi_input_combinational_cell,5940.35
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,158
design__instance__area__class:timing_repair_buffer,2155.51
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21093
design__violations,0
design__instance__count__class:clock_buffer,21
design__instance__area__class:clock_buffer,190.512
design__instance__count__class:clock_inverter,24
design__instance__area__class:clock_inverter,130.637
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,90
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1046
route__net__special,2
route__drc_errors__iter:0,572
route__wirelength__iter:0,23496
route__drc_errors__iter:1,337
route__wirelength__iter:1,23415
route__drc_errors__iter:2,329
route__wirelength__iter:2,23266
route__drc_errors__iter:3,28
route__wirelength__iter:3,23021
route__drc_errors__iter:4,0
route__wirelength__iter:4,23013
route__drc_errors,0
route__wirelength,23013
route__vias,6063
route__vias__singlecut,6063
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,342.735
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,91
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,91
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,91
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,91
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000251479
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000271119
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000880954
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000271119
design_powergrid__voltage__worst,0.0000271119
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000271119
design_powergrid__drop__worst__net:VPWR,0.0000251479
design_powergrid__voltage__worst__net:VGND,0.0000271119
design_powergrid__drop__worst__net:VGND,0.0000271119
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000010099999999999999860593284661813839875321718864142894744873046875
ir__drop__worst,0.000025100000000000000240606146117983143994933925569057464599609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
