vpor xmm4,xmm13,oword [r15 + 2 * rdi + 0x72]
gs vpor xmm4,xmm13,oword [rbx + 8 * rdx]
gs vpor xmm4,xmm13,oword [rsp + 1 * rbp]
gs vpor xmm4,xmm12,oword [r15 + 2 * rdi + 0x72]
gs vpor xmm4,xmm12,oword [rbx + 8 * rdx]
vpor xmm4,xmm12,oword [rsp + 1 * rbp]
vpor xmm4,xmm7,oword [r15 + 2 * rdi + 0x72]
gs vpor xmm4,xmm7,oword [rbx + 8 * rdx]
gs vpor xmm4,xmm7,oword [rsp + 1 * rbp]
vpor xmm9,xmm13,oword [r15 + 2 * rdi + 0x72]
vpor xmm9,xmm13,oword [rbx + 8 * rdx]
gs vpor xmm9,xmm13,oword [rsp + 1 * rbp]
gs vpor xmm9,xmm12,oword [r15 + 2 * rdi + 0x72]
vpor xmm9,xmm12,oword [rbx + 8 * rdx]
vpor xmm9,xmm12,oword [rsp + 1 * rbp]
vpor xmm9,xmm7,oword [r15 + 2 * rdi + 0x72]
vpor xmm9,xmm7,oword [rbx + 8 * rdx]
vpor xmm9,xmm7,oword [rsp + 1 * rbp]
gs vpor xmm11,xmm13,oword [r15 + 2 * rdi + 0x72]
gs vpor xmm11,xmm13,oword [rbx + 8 * rdx]
vpor xmm11,xmm13,oword [rsp + 1 * rbp]
gs vpor xmm11,xmm12,oword [r15 + 2 * rdi + 0x72]
vpor xmm11,xmm12,oword [rbx + 8 * rdx]
gs vpor xmm11,xmm12,oword [rsp + 1 * rbp]
vpor xmm11,xmm7,oword [r15 + 2 * rdi + 0x72]
gs vpor xmm11,xmm7,oword [rbx + 8 * rdx]
vpor xmm11,xmm7,oword [rsp + 1 * rbp]
vpor xmm11,xmm15,oword [esp]
vpor xmm11,xmm15,oword [r11d + r11d * 2 + 0x2a5343e0]
vpor xmm11,xmm15,oword [r15d + 2 * edi + 0x72]
gs vpor xmm11,xmm1,oword [esp]
a32 gs vpor xmm11,xmm1,oword [r11d + r11d * 2 + 0x2a5343e0]
vpor xmm11,xmm1,oword [r15d + 2 * edi + 0x72]
gs a32 vpor xmm11,xmm0,oword [esp]
gs a32 vpor xmm11,xmm0,oword [r11d + r11d * 2 + 0x2a5343e0]
vpor xmm11,xmm0,oword [r15d + 2 * edi + 0x72]
vpor xmm8,xmm15,oword [esp]
a32 gs vpor xmm8,xmm15,oword [r11d + r11d * 2 + 0x2a5343e0]
gs a32 vpor xmm8,xmm15,oword [r15d + 2 * edi + 0x72]
gs a32 vpor xmm8,xmm1,oword [esp]
a32 vpor xmm8,xmm1,oword [r11d + r11d * 2 + 0x2a5343e0]
vpor xmm8,xmm1,oword [r15d + 2 * edi + 0x72]
gs a32 vpor xmm8,xmm0,oword [esp]
gs vpor xmm8,xmm0,oword [r11d + r11d * 2 + 0x2a5343e0]
gs vpor xmm8,xmm0,oword [r15d + 2 * edi + 0x72]
gs a32 vpor xmm7,xmm15,oword [esp]
a32 gs vpor xmm7,xmm15,oword [r11d + r11d * 2 + 0x2a5343e0]
a32 gs vpor xmm7,xmm15,oword [r15d + 2 * edi + 0x72]
a32 vpor xmm7,xmm1,oword [esp]
vpor xmm7,xmm1,oword [r11d + r11d * 2 + 0x2a5343e0]
vpor xmm7,xmm1,oword [r15d + 2 * edi + 0x72]
vpor xmm7,xmm0,oword [esp]
gs a32 vpor xmm7,xmm0,oword [r11d + r11d * 2 + 0x2a5343e0]
vpor xmm7,xmm0,oword [r15d + 2 * edi + 0x72]
vpor xmm12,xmm1,oword [rdx - 0x80000000]
vpor xmm12,xmm1,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm12,xmm1,oword [rsp]
gs vpor xmm12,xmm7,oword [rdx - 0x80000000]
vpor xmm12,xmm7,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm12,xmm7,oword [rsp]
vpor xmm12,xmm5,oword [rdx - 0x80000000]
gs vpor xmm12,xmm5,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm12,xmm5,oword [rsp]
vpor xmm15,xmm1,oword [rdx - 0x80000000]
vpor xmm15,xmm1,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm15,xmm1,oword [rsp]
vpor xmm15,xmm7,oword [rdx - 0x80000000]
vpor xmm15,xmm7,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm15,xmm7,oword [rsp]
vpor xmm15,xmm5,oword [rdx - 0x80000000]
vpor xmm15,xmm5,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm15,xmm5,oword [rsp]
vpor xmm7,xmm1,oword [rdx - 0x80000000]
gs vpor xmm7,xmm1,oword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor xmm7,xmm1,oword [rsp]
gs vpor xmm7,xmm7,oword [rdx - 0x80000000]
gs vpor xmm7,xmm7,oword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor xmm7,xmm7,oword [rsp]
vpor xmm7,xmm5,oword [rdx - 0x80000000]
gs vpor xmm7,xmm5,oword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor xmm7,xmm5,oword [rsp]
gs vpor xmm2,xmm3,oword [r12d]
a32 vpor xmm2,xmm3,oword [r14d + 1 * edx + 0x7FFFFFFF]
vpor xmm2,xmm3,oword [ebp]
gs a32 vpor xmm2,xmm4,oword [r12d]
gs a32 vpor xmm2,xmm4,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vpor xmm2,xmm4,oword [ebp]
a32 gs vpor xmm2,xmm10,oword [r12d]
gs a32 vpor xmm2,xmm10,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vpor xmm2,xmm10,oword [ebp]
gs vpor xmm8,xmm3,oword [r12d]
gs a32 vpor xmm8,xmm3,oword [r14d + 1 * edx + 0x7FFFFFFF]
vpor xmm8,xmm3,oword [ebp]
vpor xmm8,xmm4,oword [r12d]
a32 vpor xmm8,xmm4,oword [r14d + 1 * edx + 0x7FFFFFFF]
vpor xmm8,xmm4,oword [ebp]
gs a32 vpor xmm8,xmm10,oword [r12d]
a32 gs vpor xmm8,xmm10,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vpor xmm8,xmm10,oword [ebp]
a32 gs vpor xmm15,xmm3,oword [r12d]
a32 gs vpor xmm15,xmm3,oword [r14d + 1 * edx + 0x7FFFFFFF]
vpor xmm15,xmm3,oword [ebp]
a32 gs vpor xmm15,xmm4,oword [r12d]
a32 vpor xmm15,xmm4,oword [r14d + 1 * edx + 0x7FFFFFFF]
vpor xmm15,xmm4,oword [ebp]
vpor xmm15,xmm10,oword [r12d]
a32 gs vpor xmm15,xmm10,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vpor xmm15,xmm10,oword [ebp]
gs a32 vpor xmm14,xmm14,xmm8
gs vpor xmm14,xmm14,xmm2
vpor xmm14,xmm14,xmm10
gs a32 vpor xmm14,xmm9,xmm8
gs vpor xmm14,xmm9,xmm2
a32 vpor xmm14,xmm9,xmm10
a32 vpor xmm14,xmm15,xmm8
a32 gs vpor xmm14,xmm15,xmm2
vpor xmm14,xmm15,xmm10
a32 gs vpor xmm9,xmm14,xmm8
a32 gs vpor xmm9,xmm14,xmm2
vpor xmm9,xmm14,xmm10
vpor xmm9,xmm9,xmm8
vpor xmm9,xmm9,xmm2
a32 gs vpor xmm9,xmm9,xmm10
vpor xmm9,xmm15,xmm8
vpor xmm9,xmm15,xmm2
a32 vpor xmm9,xmm15,xmm10
a32 vpor xmm13,xmm14,xmm8
gs vpor xmm13,xmm14,xmm2
a32 vpor xmm13,xmm14,xmm10
gs vpor xmm13,xmm9,xmm8
gs vpor xmm13,xmm9,xmm2
a32 gs vpor xmm13,xmm9,xmm10
vpor xmm13,xmm15,xmm8
a32 gs vpor xmm13,xmm15,xmm2
gs vpor xmm13,xmm15,xmm10
gs a32 vpor xmm6,xmm2,xmm4
gs a32 vpor xmm6,xmm2,xmm6
vpor xmm6,xmm2,xmm0
vpor xmm6,xmm12,xmm4
a32 gs vpor xmm6,xmm12,xmm6
gs vpor xmm6,xmm12,xmm0
vpor xmm6,xmm9,xmm4
a32 gs vpor xmm6,xmm9,xmm6
gs a32 vpor xmm6,xmm9,xmm0
gs vpor xmm0,xmm2,xmm4
gs a32 vpor xmm0,xmm2,xmm6
gs a32 vpor xmm0,xmm2,xmm0
a32 vpor xmm0,xmm12,xmm4
a32 vpor xmm0,xmm12,xmm6
a32 gs vpor xmm0,xmm12,xmm0
a32 gs vpor xmm0,xmm9,xmm4
a32 vpor xmm0,xmm9,xmm6
gs vpor xmm0,xmm9,xmm0
gs a32 vpor xmm9,xmm2,xmm4
a32 gs vpor xmm9,xmm2,xmm6
gs a32 vpor xmm9,xmm2,xmm0
gs a32 vpor xmm9,xmm12,xmm4
a32 gs vpor xmm9,xmm12,xmm6
vpor xmm9,xmm12,xmm0
gs a32 vpor xmm9,xmm9,xmm4
vpor xmm9,xmm9,xmm6
gs vpor xmm9,xmm9,xmm0
gs vpor ymm4,ymm3,yword [r12]
gs vpor ymm4,ymm3,yword [r15 + 2 * rdi + 0x72]
vpor ymm4,ymm3,yword [rbx + 8 * rdx]
gs vpor ymm4,ymm8,yword [r12]
gs vpor ymm4,ymm8,yword [r15 + 2 * rdi + 0x72]
vpor ymm4,ymm8,yword [rbx + 8 * rdx]
gs vpor ymm4,ymm9,yword [r12]
gs vpor ymm4,ymm9,yword [r15 + 2 * rdi + 0x72]
gs vpor ymm4,ymm9,yword [rbx + 8 * rdx]
vpor ymm15,ymm3,yword [r12]
vpor ymm15,ymm3,yword [r15 + 2 * rdi + 0x72]
vpor ymm15,ymm3,yword [rbx + 8 * rdx]
vpor ymm15,ymm8,yword [r12]
gs vpor ymm15,ymm8,yword [r15 + 2 * rdi + 0x72]
vpor ymm15,ymm8,yword [rbx + 8 * rdx]
vpor ymm15,ymm9,yword [r12]
gs vpor ymm15,ymm9,yword [r15 + 2 * rdi + 0x72]
vpor ymm15,ymm9,yword [rbx + 8 * rdx]
gs vpor ymm3,ymm3,yword [r12]
gs vpor ymm3,ymm3,yword [r15 + 2 * rdi + 0x72]
gs vpor ymm3,ymm3,yword [rbx + 8 * rdx]
vpor ymm3,ymm8,yword [r12]
gs vpor ymm3,ymm8,yword [r15 + 2 * rdi + 0x72]
gs vpor ymm3,ymm8,yword [rbx + 8 * rdx]
gs vpor ymm3,ymm9,yword [r12]
vpor ymm3,ymm9,yword [r15 + 2 * rdi + 0x72]
gs vpor ymm3,ymm9,yword [rbx + 8 * rdx]
gs vpor ymm0,ymm13,yword [r15d + 2 * edi + 0x72]
vpor ymm0,ymm13,yword [r11d + r11d * 2 + 0x4bfdac4d]
gs a32 vpor ymm0,ymm13,yword [eax]
gs vpor ymm0,ymm3,yword [r15d + 2 * edi + 0x72]
gs a32 vpor ymm0,ymm3,yword [r11d + r11d * 2 + 0x4bfdac4d]
a32 vpor ymm0,ymm3,yword [eax]
vpor ymm0,ymm14,yword [r15d + 2 * edi + 0x72]
a32 gs vpor ymm0,ymm14,yword [r11d + r11d * 2 + 0x4bfdac4d]
vpor ymm0,ymm14,yword [eax]
gs vpor ymm12,ymm13,yword [r15d + 2 * edi + 0x72]
a32 vpor ymm12,ymm13,yword [r11d + r11d * 2 + 0x4bfdac4d]
vpor ymm12,ymm13,yword [eax]
a32 gs vpor ymm12,ymm3,yword [r15d + 2 * edi + 0x72]
a32 vpor ymm12,ymm3,yword [r11d + r11d * 2 + 0x4bfdac4d]
gs vpor ymm12,ymm3,yword [eax]
gs a32 vpor ymm12,ymm14,yword [r15d + 2 * edi + 0x72]
gs a32 vpor ymm12,ymm14,yword [r11d + r11d * 2 + 0x4bfdac4d]
a32 gs vpor ymm12,ymm14,yword [eax]
a32 vpor ymm11,ymm13,yword [r15d + 2 * edi + 0x72]
a32 vpor ymm11,ymm13,yword [r11d + r11d * 2 + 0x4bfdac4d]
a32 gs vpor ymm11,ymm13,yword [eax]
gs vpor ymm11,ymm3,yword [r15d + 2 * edi + 0x72]
a32 gs vpor ymm11,ymm3,yword [r11d + r11d * 2 + 0x4bfdac4d]
a32 vpor ymm11,ymm3,yword [eax]
a32 gs vpor ymm11,ymm14,yword [r15d + 2 * edi + 0x72]
vpor ymm11,ymm14,yword [r11d + r11d * 2 + 0x4bfdac4d]
gs vpor ymm11,ymm14,yword [eax]
gs vpor ymm9,ymm1,yword [rsp]
vpor ymm9,ymm1,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor ymm9,ymm1,yword [rbx + 8 * rdx]
gs vpor ymm9,ymm8,yword [rsp]
vpor ymm9,ymm8,yword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor ymm9,ymm8,yword [rbx + 8 * rdx]
vpor ymm9,ymm4,yword [rsp]
gs vpor ymm9,ymm4,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor ymm9,ymm4,yword [rbx + 8 * rdx]
gs vpor ymm8,ymm1,yword [rsp]
vpor ymm8,ymm1,yword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor ymm8,ymm1,yword [rbx + 8 * rdx]
gs vpor ymm8,ymm8,yword [rsp]
vpor ymm8,ymm8,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor ymm8,ymm8,yword [rbx + 8 * rdx]
gs vpor ymm8,ymm4,yword [rsp]
gs vpor ymm8,ymm4,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vpor ymm8,ymm4,yword [rbx + 8 * rdx]
vpor ymm10,ymm1,yword [rsp]
gs vpor ymm10,ymm1,yword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor ymm10,ymm1,yword [rbx + 8 * rdx]
vpor ymm10,ymm8,yword [rsp]
gs vpor ymm10,ymm8,yword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor ymm10,ymm8,yword [rbx + 8 * rdx]
vpor ymm10,ymm4,yword [rsp]
gs vpor ymm10,ymm4,yword [r14 + 1 * rdx + 0x7FFFFFFF]
vpor ymm10,ymm4,yword [rbx + 8 * rdx]
a32 gs vpor ymm6,ymm12,yword [ebx + 8 * edx]
a32 gs vpor ymm6,ymm12,yword [esp]
gs a32 vpor ymm6,ymm12,yword [esp + 1 * ebp]
gs a32 vpor ymm6,ymm1,yword [ebx + 8 * edx]
a32 gs vpor ymm6,ymm1,yword [esp]
gs vpor ymm6,ymm1,yword [esp + 1 * ebp]
a32 gs vpor ymm6,ymm9,yword [ebx + 8 * edx]
gs vpor ymm6,ymm9,yword [esp]
gs vpor ymm6,ymm9,yword [esp + 1 * ebp]
gs a32 vpor ymm5,ymm12,yword [ebx + 8 * edx]
vpor ymm5,ymm12,yword [esp]
gs vpor ymm5,ymm12,yword [esp + 1 * ebp]
a32 gs vpor ymm5,ymm1,yword [ebx + 8 * edx]
a32 vpor ymm5,ymm1,yword [esp]
gs vpor ymm5,ymm1,yword [esp + 1 * ebp]
a32 vpor ymm5,ymm9,yword [ebx + 8 * edx]
vpor ymm5,ymm9,yword [esp]
gs a32 vpor ymm5,ymm9,yword [esp + 1 * ebp]
vpor ymm2,ymm12,yword [ebx + 8 * edx]
gs a32 vpor ymm2,ymm12,yword [esp]
gs vpor ymm2,ymm12,yword [esp + 1 * ebp]
gs a32 vpor ymm2,ymm1,yword [ebx + 8 * edx]
a32 gs vpor ymm2,ymm1,yword [esp]
a32 gs vpor ymm2,ymm1,yword [esp + 1 * ebp]
a32 vpor ymm2,ymm9,yword [ebx + 8 * edx]
gs a32 vpor ymm2,ymm9,yword [esp]
a32 gs vpor ymm2,ymm9,yword [esp + 1 * ebp]
gs vpor ymm3,ymm0,ymm15
a32 vpor ymm3,ymm0,ymm5
a32 gs vpor ymm3,ymm0,ymm4
a32 gs vpor ymm3,ymm14,ymm15
gs vpor ymm3,ymm14,ymm5
a32 gs vpor ymm3,ymm14,ymm4
a32 gs vpor ymm3,ymm7,ymm15
gs vpor ymm3,ymm7,ymm5
a32 gs vpor ymm3,ymm7,ymm4
a32 gs vpor ymm11,ymm0,ymm15
gs a32 vpor ymm11,ymm0,ymm5
a32 gs vpor ymm11,ymm0,ymm4
gs vpor ymm11,ymm14,ymm15
a32 vpor ymm11,ymm14,ymm5
gs vpor ymm11,ymm14,ymm4
a32 vpor ymm11,ymm7,ymm15
a32 vpor ymm11,ymm7,ymm5
vpor ymm11,ymm7,ymm4
gs vpor ymm12,ymm0,ymm15
vpor ymm12,ymm0,ymm5
gs a32 vpor ymm12,ymm0,ymm4
a32 gs vpor ymm12,ymm14,ymm15
gs a32 vpor ymm12,ymm14,ymm5
gs a32 vpor ymm12,ymm14,ymm4
gs vpor ymm12,ymm7,ymm15
gs a32 vpor ymm12,ymm7,ymm5
a32 gs vpor ymm12,ymm7,ymm4
a32 gs vpor ymm14,ymm6,ymm8
a32 vpor ymm14,ymm6,ymm14
gs a32 vpor ymm14,ymm6,ymm7
a32 vpor ymm14,ymm14,ymm8
gs vpor ymm14,ymm14,ymm14
gs a32 vpor ymm14,ymm14,ymm7
gs a32 vpor ymm14,ymm12,ymm8
a32 gs vpor ymm14,ymm12,ymm14
vpor ymm14,ymm12,ymm7
a32 gs vpor ymm4,ymm6,ymm8
gs a32 vpor ymm4,ymm6,ymm14
a32 vpor ymm4,ymm6,ymm7
a32 gs vpor ymm4,ymm14,ymm8
a32 vpor ymm4,ymm14,ymm14
vpor ymm4,ymm14,ymm7
a32 vpor ymm4,ymm12,ymm8
vpor ymm4,ymm12,ymm14
a32 vpor ymm4,ymm12,ymm7
a32 vpor ymm9,ymm6,ymm8
a32 gs vpor ymm9,ymm6,ymm14
a32 gs vpor ymm9,ymm6,ymm7
gs a32 vpor ymm9,ymm14,ymm8
gs a32 vpor ymm9,ymm14,ymm14
gs a32 vpor ymm9,ymm14,ymm7
gs vpor ymm9,ymm12,ymm8
a32 gs vpor ymm9,ymm12,ymm14
gs vpor ymm9,ymm12,ymm7
