Analysis & Synthesis report for top
Mon Feb 03 23:38:40 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated
 20. Source assignments for system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated
 21. Source assignments for system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated
 22. Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated
 23. Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated
 24. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 25. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 26. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_feg1:auto_generated
 28. Source assignments for system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated
 29. Source assignments for system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated
 30. Source assignments for system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated
 31. Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2
 32. Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2
 33. Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4
 34. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:regOut
 35. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:pc
 36. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|IRAM:imem
 37. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:IF_ID
 38. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|regFile:rf
 39. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|immGen:immGen
 40. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf
 41. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1
 42. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2
 43. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3
 44. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:ID_EX
 45. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|alu:alu
 46. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu
 47. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1
 48. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2
 49. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3
 50. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4
 51. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5
 52. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6
 53. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7
 54. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8
 55. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9
 56. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator
 57. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder
 58. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder
 59. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr
 60. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder
 61. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult
 62. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3
 63. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition
 64. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub
 65. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process
 66. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0
 67. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2
 68. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod
 69. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod
 70. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0
 71. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1
 72. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0
 73. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1
 74. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2
 75. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3
 76. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4
 77. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10
 78. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11
 79. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12
 80. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13
 81. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14
 82. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15
 83. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16
 84. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17
 85. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18
 86. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19
 87. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20
 88. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21
 89. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22
 90. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23
 91. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24
 92. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25
 93. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26
 94. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27
 95. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28
 96. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4
 97. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5
 98. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6
 99. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7
100. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8
101. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9
102. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub1
103. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub3
104. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1
105. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3
106. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6
107. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub7
108. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8
109. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4
110. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub4
111. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5
112. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7
113. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8
114. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9
115. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1
116. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2
117. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3
118. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare
119. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:EX_MEM
120. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|DRAM:dmem
121. Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:MEM_WB
122. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo
123. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo
124. Parameter Settings for User Entity Instance: system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator
125. Parameter Settings for User Entity Instance: system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
126. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
127. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
128. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0
129. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0
130. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1
131. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0
132. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0
133. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0
134. Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0
135. altsyncram Parameter Settings by Entity Instance
136. lpm_mult Parameter Settings by Entity Instance
137. scfifo Parameter Settings by Entity Instance
138. altshift_taps Parameter Settings by Entity Instance
139. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
140. Port Connectivity Checks: "system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
141. Port Connectivity Checks: "system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator"
142. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
143. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"
144. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|register:MEM_WB"
145. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|register:EX_MEM"
146. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"
147. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"
148. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst"
149. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst"
150. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"
151. Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|IRAM:imem"
152. Elapsed Time Per Partition
153. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 03 23:38:40 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,453                                           ;
;     Total combinational functions  ; 4,566                                           ;
;     Dedicated logic registers      ; 2,445                                           ;
; Total registers                    ; 2445                                            ;
; Total pins                         ; 31                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 35,067                                          ;
; Embedded Multiplier 9-bit elements ; 23                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone II         ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                  ; Library ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; system/synthesis/system.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/system.v                                      ;         ;
; system/synthesis/submodules/altera_reset_controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/altera_reset_controller.v          ; system  ;
; system/synthesis/submodules/altera_reset_synchronizer.v        ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/altera_reset_synchronizer.v        ; system  ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/altera_merlin_slave_translator.sv  ; system  ;
; system/synthesis/submodules/altera_merlin_master_translator.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/altera_merlin_master_translator.sv ; system  ;
; system/synthesis/submodules/system_jtag_uart_0.v               ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/system_jtag_uart_0.v               ; system  ;
; system/synthesis/submodules/dmem.hex                           ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/dmem.hex                           ; system  ;
; system/synthesis/submodules/imem.hex                           ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/imem.hex                           ; system  ;
; system/synthesis/submodules/riscv.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/riscv.v                            ; system  ;
; system/synthesis/submodules/alu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/alu.v                              ; system  ;
; system/synthesis/submodules/aluSource.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/aluSource.v                        ; system  ;
; system/synthesis/submodules/controlUnit.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/controlUnit.v                      ; system  ;
; system/synthesis/submodules/DRAM.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/DRAM.v                             ; system  ;
; system/synthesis/submodules/forwadingUnit.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/forwadingUnit.v                    ; system  ;
; system/synthesis/submodules/FPU.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/FPU.v                              ; system  ;
; system/synthesis/submodules/Fpu_Controller.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/Fpu_Controller.v                   ; system  ;
; system/synthesis/submodules/hdu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/hdu.v                              ; system  ;
; system/synthesis/submodules/immGen.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/immGen.v                           ; system  ;
; system/synthesis/submodules/IRAM.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/IRAM.v                             ; system  ;
; system/synthesis/submodules/mux.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/mux.v                              ; system  ;
; system/synthesis/submodules/regFile.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/submodules/regFile.v                          ; system  ;
; top.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/top.v                                                          ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; aglobal130.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                              ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_2rc1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_2rc1.tdf                                         ;         ;
; fpu_add_sub.v                                                  ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_add_sub.v                                                  ;         ;
; lpm_add_sub.tdf                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                             ;         ;
; addcore.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                 ;         ;
; look_add.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                ;         ;
; bypassff.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                ;         ;
; altshift.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                ;         ;
; alt_stratix_add_sub.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                     ;         ;
; db/add_sub_ore.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_ore.tdf                                             ;         ;
; db/add_sub_lre.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_lre.tdf                                             ;         ;
; db/add_sub_l6i.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_l6i.tdf                                             ;         ;
; db/add_sub_nqe.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_nqe.tdf                                             ;         ;
; db/add_sub_bsi.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_bsi.tdf                                             ;         ;
; db/add_sub_6se.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_6se.tdf                                             ;         ;
; lpm_compare.tdf                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                                             ;         ;
; comptree.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                                                                ;         ;
; db/cmpr_aag.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_aag.tdf                                                ;         ;
; fpu_mult.v                                                     ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_mult.v                                                     ;         ;
; db/add_sub_fjd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_fjd.tdf                                             ;         ;
; db/add_sub_gna.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_gna.tdf                                             ;         ;
; db/add_sub_egg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_egg.tdf                                             ;         ;
; db/add_sub_7pb.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_7pb.tdf                                             ;         ;
; lpm_mult.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                ;         ;
; lpm_add_sub.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;         ;
; multcore.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                                ;         ;
; db/mult_2ft.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/mult_2ft.tdf                                                ;         ;
; fpu_div.v                                                      ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_div.v                                                      ;         ;
; db/altsyncram_fvo.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf                                          ;         ;
; fpu_div.hex                                                    ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_div.hex                                                    ;         ;
; db/add_sub_iki.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_iki.tdf                                             ;         ;
; db/add_sub_voh.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_voh.tdf                                             ;         ;
; db/add_sub_vdf.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_vdf.tdf                                             ;         ;
; db/add_sub_74f.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_74f.tdf                                             ;         ;
; db/cmpr_1jg.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_1jg.tdf                                                ;         ;
; db/mult_g8s.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/mult_g8s.tdf                                                ;         ;
; db/mult_e8s.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/mult_e8s.tdf                                                ;         ;
; db/mult_n8s.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/mult_n8s.tdf                                                ;         ;
; db/mult_l8s.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/mult_l8s.tdf                                                ;         ;
; fpu_compare.v                                                  ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_compare.v                                                  ;         ;
; db/cmpr_nrg.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_nrg.tdf                                                ;         ;
; db/cmpr_mrg.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_mrg.tdf                                                ;         ;
; fpu_sqrt.v                                                     ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_sqrt.v                                                     ;         ;
; db/add_sub_chd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_chd.tdf                                             ;         ;
; db/add_sub_kid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_kid.tdf                                             ;         ;
; db/add_sub_lid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_lid.tdf                                             ;         ;
; db/add_sub_mid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_mid.tdf                                             ;         ;
; db/add_sub_nid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_nid.tdf                                             ;         ;
; db/add_sub_oid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_oid.tdf                                             ;         ;
; db/add_sub_pid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_pid.tdf                                             ;         ;
; db/add_sub_qid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_qid.tdf                                             ;         ;
; db/add_sub_rid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_rid.tdf                                             ;         ;
; db/add_sub_sid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_sid.tdf                                             ;         ;
; db/add_sub_tid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_tid.tdf                                             ;         ;
; db/add_sub_uid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_uid.tdf                                             ;         ;
; db/add_sub_vid.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_vid.tdf                                             ;         ;
; db/add_sub_0jd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_0jd.tdf                                             ;         ;
; db/add_sub_1jd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_1jd.tdf                                             ;         ;
; db/add_sub_2jd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_2jd.tdf                                             ;         ;
; db/add_sub_6hd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_6hd.tdf                                             ;         ;
; db/add_sub_7hd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_7hd.tdf                                             ;         ;
; db/add_sub_8hd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_8hd.tdf                                             ;         ;
; db/add_sub_9hd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_9hd.tdf                                             ;         ;
; db/add_sub_ahd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_ahd.tdf                                             ;         ;
; db/add_sub_bhd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_bhd.tdf                                             ;         ;
; fpu_convert.v                                                  ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_convert.v                                                  ;         ;
; db/add_sub_jse.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_jse.tdf                                             ;         ;
; db/add_sub_8se.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_8se.tdf                                             ;         ;
; db/add_sub_dbf.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_dbf.tdf                                             ;         ;
; db/add_sub_7re.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_7re.tdf                                             ;         ;
; db/cmpr_khg.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_khg.tdf                                                ;         ;
; fpu_convert_float_integer.v                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_convert_float_integer.v                                    ;         ;
; db/add_sub_5re.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_5re.tdf                                             ;         ;
; db/add_sub_ebf.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_ebf.tdf                                             ;         ;
; db/add_sub_gbf.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_gbf.tdf                                             ;         ;
; db/add_sub_mse.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_mse.tdf                                             ;         ;
; db/cmpr_dhg.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_dhg.tdf                                                ;         ;
; db/cmpr_ehg.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_ehg.tdf                                                ;         ;
; scfifo.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;         ;
; a_regfifo.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;         ;
; a_dpfifo.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;         ;
; a_i2fifo.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;         ;
; a_fffifo.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;         ;
; a_f2fifo.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;         ;
; db/scfifo_1n21.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/scfifo_1n21.tdf                                             ;         ;
; db/a_dpfifo_8t21.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/a_dpfifo_8t21.tdf                                           ;         ;
; db/a_fefifo_7cf.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/a_fefifo_7cf.tdf                                            ;         ;
; db/cntr_rj7.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_rj7.tdf                                                ;         ;
; db/dpram_5h21.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/dpram_5h21.tdf                                              ;         ;
; db/altsyncram_9tl1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_9tl1.tdf                                         ;         ;
; db/cntr_fjb.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_fjb.tdf                                                ;         ;
; alt_jtag_atlantic.v                                            ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;         ;
; sld_hub.vhd                                                    ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ;         ;
; sld_jtag_hub.vhd                                               ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;         ;
; sld_rom_sr.vhd                                                 ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;         ;
; db/altsyncram_feg1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_feg1.tdf                                         ;         ;
; db/top.ram0_dram_ceed8afa.hdl.mif                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/top.ram0_dram_ceed8afa.hdl.mif                              ;         ;
; db/altsyncram_93h1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_93h1.tdf                                         ;         ;
; db/top.ram0_regfile_4c8ea16e.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/top.ram0_regfile_4c8ea16e.hdl.mif                           ;         ;
; db/altsyncram_fv61.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_fv61.tdf                                         ;         ;
; db/top.ram0_iram_c4ed73f3.hdl.mif                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/top.ram0_iram_c4ed73f3.hdl.mif                              ;         ;
; altshift_taps.tdf                                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                                           ;         ;
; lpm_counter.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                             ;         ;
; lpm_compare.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                             ;         ;
; lpm_constant.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                            ;         ;
; db/shift_taps_7hm.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/shift_taps_7hm.tdf                                          ;         ;
; db/altsyncram_40b1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_40b1.tdf                                         ;         ;
; db/cntr_5mf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_5mf.tdf                                                ;         ;
; db/cmpr_8cc.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_8cc.tdf                                                ;         ;
; db/cntr_r5h.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_r5h.tdf                                                ;         ;
; db/shift_taps_pfm.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/shift_taps_pfm.tdf                                          ;         ;
; db/altsyncram_2ta1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_2ta1.tdf                                         ;         ;
; db/cntr_ikf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_ikf.tdf                                                ;         ;
; db/cntr_94h.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_94h.tdf                                                ;         ;
; db/shift_taps_1gm.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/shift_taps_1gm.tdf                                          ;         ;
; db/altsyncram_p461.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/altsyncram_p461.tdf                                         ;         ;
; db/add_sub_gvd.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/add_sub_gvd.tdf                                             ;         ;
; db/cntr_kkf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_kkf.tdf                                                ;         ;
; db/cmpr_6cc.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cmpr_6cc.tdf                                                ;         ;
; db/cntr_74h.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/cntr_74h.tdf                                                ;         ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5,453    ;
;                                             ;          ;
; Total combinational functions               ; 4566     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1757     ;
;     -- 3 input functions                    ; 1790     ;
;     -- <=2 input functions                  ; 1019     ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3483     ;
;     -- arithmetic mode                      ; 1083     ;
;                                             ;          ;
; Total registers                             ; 2445     ;
;     -- Dedicated logic registers            ; 2445     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 31       ;
; Total memory bits                           ; 35067    ;
; Embedded Multiplier 9-bit elements          ; 23       ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2651     ;
; Total fan-out                               ; 26784    ;
; Average fan-out                             ; 3.63     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                               ; 4566 (17)         ; 2445 (0)     ; 35067       ; 23           ; 1       ; 11        ; 31   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sevSegDec:s0|                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s0                                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;    |sevSegDec:s1|                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s1                                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;    |sevSegDec:s2|                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s2                                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;    |sevSegDec:s3|                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s3                                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;    |sld_hub:auto_hub|                                                                                              ; 111 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                               ; 110 (74)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                 ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                               ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |system:u0|                                                                                                     ; 4410 (0)          ; 2367 (0)     ; 35067       ; 23           ; 1       ; 11        ; 0    ; 0            ; |top|system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_master_translator:riscv_core_0_avalon_master_translator|                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;       |altera_reset_controller:rst_controller|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;       |riscv_core:riscv_core_0|                                                                                    ; 4314 (102)        ; 2283 (0)     ; 34555       ; 23           ; 1       ; 11        ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0                                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;          |DRAM:dmem|                                                                                               ; 85 (85)           ; 76 (76)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|DRAM:dmem                                                                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_feg1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_feg1:auto_generated                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |FPU:fpu|                                                                                                 ; 2759 (161)        ; 1654 (0)     ; 4859        ; 23           ; 1       ; 11        ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu                                                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;             |fpu_add_sub:fpu_add_sub_inst|                                                                         ; 743 (0)           ; 314 (0)      ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|                             ; 743 (283)         ; 314 (220)    ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component                                                                                                                                                                                                                                                                                                ; work         ;
;                   |altshift_taps:sign_dffe31_rtl_0|                                                                ; 9 (0)             ; 6 (0)        ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                ; work         ;
;                      |shift_taps_1gm:auto_generated|                                                               ; 9 (2)             ; 6 (3)        ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                         |altsyncram_p461:altsyncram4|                                                              ; 0 (0)             ; 0 (0)        ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4                                                                                                                                                                                                      ; work         ;
;                         |cntr_74h:cntr5|                                                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_74h:cntr5                                                                                                                                                                                                                   ; work         ;
;                         |cntr_kkf:cntr1|                                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1                                                                                                                                                                                                                   ; work         ;
;                   |fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|                                                  ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift                                                                                                                                                                                                                                                  ; work         ;
;                   |fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|                                                  ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift                                                                                                                                                                                                                                                  ; work         ;
;                   |fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                         ; 27 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ; work         ;
;                      |fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|                                   ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                               ; work         ;
;                         |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|                                ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                     ; work         ;
;                            |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                     ; work         ;
;                            |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ; work         ;
;                            |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ; work         ;
;                               |fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30 ; work         ;
;                   |fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                         ; 25 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ; work         ;
;                      |fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                               ; work         ;
;                         |fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                     ; work         ;
;                            |fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ; work         ;
;                      |fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|                                   ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                               ; work         ;
;                         |fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                     ; work         ;
;                            |fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                     ; work         ;
;                            |fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_ore:auto_generated|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub2|                                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_ore:auto_generated|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2|add_sub_ore:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub3|                                                                           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_lre:auto_generated|                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub4|                                                                           ; 55 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_l6i:auto_generated|                                                                  ; 55 (55)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4|add_sub_l6i:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                           ; 54 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_l6i:auto_generated|                                                                  ; 54 (54)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_nqe:auto_generated|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                           ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_bsi:auto_generated|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                           ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_6se:auto_generated|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:add_sub9|                                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_nqe:auto_generated|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ; work         ;
;                      |cmpr_aag:auto_generated|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |fpu_compare:fpu_compare_inst|                                                                         ; 62 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|                             ; 62 (21)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component                                                                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_compare:cmpr1|                                                                              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                              ; work         ;
;                      |cmpr_nrg:auto_generated|                                                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_compare:cmpr2|                                                                              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                              ; work         ;
;                      |cmpr_nrg:auto_generated|                                                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_compare:cmpr3|                                                                              ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                              ; work         ;
;                      |cmpr_nrg:auto_generated|                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_compare:cmpr4|                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; work         ;
;                      |cmpr_mrg:auto_generated|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4|cmpr_mrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_convert:fpu_convert_inst|                                                                         ; 251 (0)           ; 210 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|                             ; 251 (96)          ; 210 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component                                                                                                                                                                                                                                                                                                ; work         ;
;                   |fpu_convert_altbarrel_shift_brf:altbarrel_shift5|                                               ; 115 (115)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5                                                                                                                                                                                                                                               ; work         ;
;                   |fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|                                       ; 33 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                       ; work         ;
;                      |fpu_convert_altpriority_encoder_r08:altpriority_encoder9|                                    ; 9 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                              ; work         ;
;                         |fpu_convert_altpriority_encoder_be8:altpriority_encoder18|                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                    ; work         ;
;                            |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                          ; work         ;
;                         |fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                                                                    ; work         ;
;                            |fpu_convert_altpriority_encoder_6e8:altpriority_encoder20|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6e8:altpriority_encoder20                                                          ; work         ;
;                      |fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|                                   ; 6 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                             ; work         ;
;                         |fpu_convert_altpriority_encoder_be8:altpriority_encoder11|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11                                                                                                                   ; work         ;
;                            |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; work         ;
;                         |fpu_convert_altpriority_encoder_be8:altpriority_encoder12|                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                   ; work         ;
;                            |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; work         ;
;                   |lpm_add_sub:add_sub3|                                                                           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_8se:auto_generated|                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |lpm_compare:cmpr4|                                                                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; work         ;
;                      |cmpr_khg:auto_generated|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4|cmpr_khg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_convert_float_integer:fpu_convert_float_integer_inst|                                             ; 370 (0)           ; 237 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component| ; 370 (130)         ; 237 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component                                                                                                                                                                                                                                        ; work         ;
;                   |fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|                                 ; 171 (171)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6                                                                                                                                                                         ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                           ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                   ; work         ;
;                      |add_sub_ebf:auto_generated|                                                                  ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7|add_sub_ebf:auto_generated                                                                                                                                                                                        ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                   ; work         ;
;                      |add_sub_gbf:auto_generated|                                                                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated                                                                                                                                                                                        ; work         ;
;                   |lpm_add_sub:add_sub9|                                                                           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                   ; work         ;
;                      |add_sub_mse:auto_generated|                                                                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9|add_sub_mse:auto_generated                                                                                                                                                                                        ; work         ;
;                   |lpm_compare:cmpr1|                                                                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1                                                                                                                                                                                                                      ; work         ;
;                      |cmpr_nrg:auto_generated|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated                                                                                                                                                                                              ; work         ;
;                   |lpm_compare:cmpr2|                                                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2                                                                                                                                                                                                                      ; work         ;
;                      |cmpr_dhg:auto_generated|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2|cmpr_dhg:auto_generated                                                                                                                                                                                              ; work         ;
;                   |lpm_compare:cmpr3|                                                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3                                                                                                                                                                                                                      ; work         ;
;                      |cmpr_khg:auto_generated|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3|cmpr_khg:auto_generated                                                                                                                                                                                              ; work         ;
;                   |lpm_compare:max_shift_compare|                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare                                                                                                                                                                                                          ; work         ;
;                      |cmpr_ehg:auto_generated|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare|cmpr_ehg:auto_generated                                                                                                                                                                                  ; work         ;
;             |fpu_div:fpu_div_inst|                                                                                 ; 251 (0)           ; 227 (0)      ; 4632        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|                                             ; 251 (0)           ; 227 (0)      ; 4632        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |fpu_div_altfp_div_pst_t2j:altfp_div_pst1|                                                       ; 251 (96)          ; 227 (204)    ; 4632        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1                                                                                                                                                                                                                                                                               ; work         ;
;                      |altshift_taps:exp_result_dffe_0_rtl_0|                                                       ; 4 (0)             ; 4 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                         ; work         ;
;                         |shift_taps_pfm:auto_generated|                                                            ; 4 (0)             ; 4 (1)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated                                                                                                                                                                                                           ; work         ;
;                            |altsyncram_2ta1:altsyncram2|                                                           ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2                                                                                                                                                                               ; work         ;
;                            |cntr_94h:cntr3|                                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_94h:cntr3                                                                                                                                                                                            ; work         ;
;                            |cntr_ikf:cntr1|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1                                                                                                                                                                                            ; work         ;
;                      |altsyncram:altsyncram3|                                                                      ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                        ; work         ;
;                         |altsyncram_fvo:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated                                                                                                                                                                                                                          ; work         ;
;                      |lpm_add_sub:bias_addition|                                                                   ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                     ; work         ;
;                         |add_sub_iki:auto_generated|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated                                                                                                                                                                                                                          ; work         ;
;                      |lpm_add_sub:exp_sub|                                                                         ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                           ; work         ;
;                         |add_sub_voh:auto_generated|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated                                                                                                                                                                                                                                ; work         ;
;                      |lpm_add_sub:quotient_process|                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                  ; work         ;
;                         |add_sub_vdf:auto_generated|                                                               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_vdf:auto_generated                                                                                                                                                                                                                       ; work         ;
;                      |lpm_add_sub:remainder_sub_0|                                                                 ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                   ; work         ;
;                         |add_sub_74f:auto_generated|                                                               ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_74f:auto_generated                                                                                                                                                                                                                        ; work         ;
;                      |lpm_compare:cmpr2|                                                                           ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                             ; work         ;
;                         |cmpr_1jg:auto_generated|                                                                  ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_1jg:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                      |lpm_mult:a1_prod|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                              ; work         ;
;                         |mult_g8s:auto_generated|                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                      |lpm_mult:b1_prod|                                                                            ; 16 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                              ; work         ;
;                         |mult_e8s:auto_generated|                                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                      |lpm_mult:q_partial_0|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                          ; work         ;
;                         |mult_n8s:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                      |lpm_mult:q_partial_1|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                          ; work         ;
;                         |mult_n8s:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                      |lpm_mult:remainder_mult_0|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                     ; work         ;
;                         |mult_l8s:auto_generated|                                                                  ; 18 (18)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated                                                                                                                                                                                                                             ; work         ;
;             |fpu_mult:fpu_mult_inst|                                                                               ; 213 (0)           ; 203 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|                                         ; 213 (139)         ; 203 (121)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_add_sub:exp_add_adder|                                                                      ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_fjd:auto_generated|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                   |lpm_add_sub:exp_adj_adder|                                                                      ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_gna:auto_generated|                                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                   |lpm_mult:man_product2_mult|                                                                     ; 55 (0)            ; 73 (0)       ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                       ; work         ;
;                      |mult_2ft:auto_generated|                                                                     ; 55 (55)           ; 73 (73)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |fpu_sqrt:fpu_sqrt_inst|                                                                               ; 708 (0)           ; 460 (0)      ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|                                         ; 708 (92)          ; 460 (83)     ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |altshift_taps:exp_ff20c_rtl_0|                                                                  ; 12 (0)            ; 9 (0)        ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                                                                                                                    ; work         ;
;                      |shift_taps_7hm:auto_generated|                                                               ; 12 (0)            ; 9 (1)        ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                         |altsyncram_40b1:altsyncram2|                                                              ; 0 (0)             ; 0 (0)        ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2                                                                                                                                                                                                                          ; work         ;
;                         |cntr_5mf:cntr1|                                                                           ; 7 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_5mf:cntr1                                                                                                                                                                                                                                       ; work         ;
;                            |cmpr_8cc:cmpr7|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_5mf:cntr1|cmpr_8cc:cmpr7                                                                                                                                                                                                                        ; work         ;
;                         |cntr_r5h:cntr3|                                                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_r5h:cntr3                                                                                                                                                                                                                                       ; work         ;
;                   |fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|                                                    ; 604 (294)         ; 368 (368)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2                                                                                                                                                                                                                                                                      ; work         ;
;                      |lpm_add_sub:add_sub10|                                                                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_chd:auto_generated|                                                               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub11|                                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_kid:auto_generated|                                                               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_kid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub12|                                                                       ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_lid:auto_generated|                                                               ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub13|                                                                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_mid:auto_generated|                                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_mid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub14|                                                                       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_nid:auto_generated|                                                               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub15|                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_oid:auto_generated|                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub16|                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_oid:auto_generated|                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub17|                                                                       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_nid:auto_generated|                                                               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_nid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub18|                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_oid:auto_generated|                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub19|                                                                       ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_pid:auto_generated|                                                               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_pid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub20|                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_qid:auto_generated|                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub21|                                                                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_rid:auto_generated|                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_rid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub22|                                                                       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_sid:auto_generated|                                                               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub23|                                                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_tid:auto_generated|                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_tid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub24|                                                                       ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_uid:auto_generated|                                                               ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub25|                                                                       ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_vid:auto_generated|                                                               ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_vid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub26|                                                                       ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_0jd:auto_generated|                                                               ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub27|                                                                       ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                                                                                                                                ; work         ;
;                         |add_sub_1jd:auto_generated|                                                               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_1jd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |lpm_add_sub:add_sub5|                                                                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                 ; work         ;
;                         |add_sub_7hd:auto_generated|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_7hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                      |lpm_add_sub:add_sub6|                                                                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                 ; work         ;
;                         |add_sub_8hd:auto_generated|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                      |lpm_add_sub:add_sub7|                                                                        ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                 ; work         ;
;                         |add_sub_9hd:auto_generated|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_9hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                      |lpm_add_sub:add_sub8|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                 ; work         ;
;                         |add_sub_ahd:auto_generated|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                      |lpm_add_sub:add_sub9|                                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                 ; work         ;
;                         |add_sub_bhd:auto_generated|                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_bhd:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |HDU:HDU|                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|HDU:HDU                                                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;          |IRAM:imem|                                                                                               ; 30 (30)           ; 1 (1)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|IRAM:imem                                                                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_fv61:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |WB_MUX:WB_MUX|                                                                                           ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|WB_MUX:WB_MUX                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |alu:alu|                                                                                                 ; 443 (443)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|alu:alu                                                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;          |aluSource:aluSource|                                                                                     ; 169 (169)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|aluSource:aluSource                                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;          |controlUnit:CU|                                                                                          ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|controlUnit:CU                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |float_regFile:float_rf|                                                                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |altsyncram:registers[0][31]__1|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_2rc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:registers[0][31]__2|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_2rc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:registers[0][31]__3|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_2rc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |forwardingUnit:fu|                                                                                       ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|forwardingUnit:fu                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |fpuController:fpuController|                                                                             ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|fpuController:fpuController                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |immGen:immGen|                                                                                           ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|immGen:immGen                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |memOut_MUX:memOut_MUX|                                                                                   ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|memOut_MUX:memOut_MUX                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |pcIn_MUX:pcIn_MUX|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|pcIn_MUX:pcIn_MUX                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |regFile:rf|                                                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|regFile:rf                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;             |altsyncram:registers_rtl_0|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:registers_rtl_1|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |register:EX_MEM|                                                                                         ; 449 (449)         ; 146 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;          |register:ID_EX|                                                                                          ; 17 (17)           ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|register:ID_EX                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |register:IF_ID|                                                                                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|register:IF_ID                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |register:MEM_WB|                                                                                         ; 24 (24)           ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|register:MEM_WB                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;          |register:pc|                                                                                             ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|register:pc                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |register:regOut|                                                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|riscv_core:riscv_core_0|register:regOut                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                             ; 94 (6)            ; 79 (4)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                  ; 49 (49)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                             ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |scfifo:rfifo|                                                                                         ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |scfifo_1n21:auto_generated|                                                                        ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                           ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                                                                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                   ; work         ;
;                         |cntr_rj7:count_usedw|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                                                                              ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |scfifo:wfifo|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |scfifo_1n21:auto_generated|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                                                                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                   ; work         ;
;                         |cntr_rj7:count_usedw|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                                                                              ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                                                                                     ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                                                                           ; work         ;
;                      |dpram_5h21:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                                                                                        ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                                                                            ; work         ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; Name                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_feg1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/top.ram0_DRAM_ceed8afa.hdl.mif    ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 3            ; 39           ; 3            ; 39           ; 117   ; None                                 ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 12           ; 2            ; 12           ; 24    ; None                                 ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608  ; fpu_div.hex                          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 11           ; 10           ; 11           ; 10           ; 110   ; None                                 ;
; system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; db/top.ram0_IRAM_c4ed73f3.hdl.mif    ;
; system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
; system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 23          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+-------------+--------------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version     ; Release Date ; License Type ; Entity Instance                                                                                         ; IP Include File                                                                            ;
+--------+---------------------------------+-------------+--------------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|sevSegDec:s0                                                                                       ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|sevSegDec:s1                                                                                       ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|sevSegDec:s2                                                                                       ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|sevSegDec:s3                                                                                       ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|system:u0|system_jtag_uart_0:jtag_uart_0                                                           ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |top|system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                  ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0                                                                  ; system/synthesis/../../system.qsys                                                         ;
; Altera ; ALTFP_ADD_SUB                   ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                             ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_add_sub.v               ;
; Altera ; ALTFP_COMPARE                   ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst                             ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_compare.v               ;
; Altera ; ALTFP_CONVERT                   ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_convert_float_integer.v ;
; Altera ; ALTFP_CONVERT                   ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst                             ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_convert.v               ;
; Altera ; ALTFP_DIV                       ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst                                     ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_div.v                   ;
; Altera ; ALTFP_MULT                      ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst                                   ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_mult.v                  ;
; Altera ; ALTFP_SQRT                      ; N/A         ; N/A          ; N/A          ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                   ; C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/fpu_sqrt.v                  ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A          ; |top|system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator                    ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A          ; |top|system:u0|altera_reset_controller:rst_controller                                                   ; system/synthesis/../../system.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |top|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1        ; system/synthesis/../../system.qsys                                                         ;
+--------+---------------------------------+-------------+--------------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                             ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                      ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                               ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                        ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                              ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                           ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                 ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|dir_pipe[0]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                 ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|dir_pipe[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                 ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[31]                                                                           ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[31..53] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                 ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0..5]                                                                                           ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0..5]                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[16]                                                                                                      ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[16]                                                                                                        ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[15]                                                                                                      ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[15]                                                                                                        ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                                            ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                     ; Merged with system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                               ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff0[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[31]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg1                                                                                                                             ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[31]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[7]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[30]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[6]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[29]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[5]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[28]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[4]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[27]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[3]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[26]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[2]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[25]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[1]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[24]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[0]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[23]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[22]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[22]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[21]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[21]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[21]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[21]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[20]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[20]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[20]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[20]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[19]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[19]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[19]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[19]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[18]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[18]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[18]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[18]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[17]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[17]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[17]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[17]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[16]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[16]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[16]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[16]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[15]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[15]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[15]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[15]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[14]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[14]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[14]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[14]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[13]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[13]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[13]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[13]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[12]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[12]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[12]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[12]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[11]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[11]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[11]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[11]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[10]                                                                                                      ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[10]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[10]                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[10]         ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[9]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[9]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[9]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[9]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[8]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[8]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[8]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[8]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[7]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[7]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[7]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[7]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[6]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[6]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[6]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[6]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[5]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[5]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[5]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[5]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[4]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[4]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[4]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[4]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[3]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[3]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[3]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[3]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[2]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[2]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[2]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[2]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[1]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[1]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[1]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[1]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[0]                                                                                                       ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[0]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[0]                                                                                                                                                  ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[0]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or2_reg1                                                                        ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or1_reg1          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or1_reg1                                                                        ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or2_reg1          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff1[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg1       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg2                                                                                                                             ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg1       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff2[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg2       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg3                                                                                                                             ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg2       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff3[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg3       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg4                                                                                                                             ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg3       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff4[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg5                                                                                                                             ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff5[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[31]                                                                ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[0]                                                                                                                                                ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lsb_dffe                                                                                        ;
; system:u0|riscv_core:riscv_core_0|register:ID_EX|out[40]                                                                                                                                                                                                                                 ; Merged with system:u0|riscv_core:riscv_core_0|register:ID_EX|out[55]                                                                                                                                                                   ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_all_one_ff                                                                                                                                                ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg1          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_not_zero_ff                                                                                                                                               ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg1           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff0[0]                                                                                                                                               ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg2           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff1[0]                                                                                                                                               ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg3           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff2[0]                                                                                                                                               ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg4           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or_reg2                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or_reg2           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or_reg3                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or_reg3           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff0[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_0                                             ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff1[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                             ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff2[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                             ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff3[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_3                                             ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff4[0]                                                                                                                                              ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_4                                             ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mag_int_a_reg[0]                                                                                                                            ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[0]          ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mag_int_a_reg2[0]                                                                                                                           ; Merged with system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|mantissa_input_reg[0] ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[56]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[20]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[20]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[22]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[22]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[24]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[24]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[26]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[26]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[28]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[28]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[30]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[30]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[32]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[32]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[36]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[36]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[38]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[38]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[40]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[40]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[42]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[42]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[44]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[44]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[46]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[46]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[48]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[48]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[52]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[52]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[54]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[54]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[58]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[58]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[60]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[60]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[62]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[62]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[64]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[64]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[66]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[66]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[68]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[68]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[70]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[70]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[72]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[72]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[74]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[74]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[76]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[76]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[78]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[78]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[80]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[80]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[50]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[50]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[82]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[82]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[34]                                                                                                                                                           ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[2]                                                                                                                                                                                                                          ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[73]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[4]                                                                                                                                                                                                                          ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[74]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[6]                                                                                                                                                                                                                          ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[75]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[8]                                                                                                                                                                                                                          ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[76]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[10]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[77]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[12]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[78]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[14]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[79]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[16]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[80]                                                                                                                                                                  ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[18]                                                                                                                                                                                                                         ; Merged with system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[81]                                                                                                                                                                  ;
; system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM~0                                                                                                                                                                          ;
; Total Number of Removed Registers = 204                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|dir_pipe[0] ; Stuck at GND              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[31] ;
;                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[16]                       ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[16]                              ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[15]                       ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[15]                              ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[49]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[49]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[48]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[48]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[47]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[47]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[46]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[46]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[45]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[45]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[44]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[44]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[43]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[43]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[42]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[42]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[41]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[41]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[40]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[40]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[39]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[39]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[38]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[38]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[37]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[37]                           ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[36]                      ; Lost Fanouts              ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[36]                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2445  ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 236   ;
; Number of registers using Asynchronous Clear ; 2309  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 687   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                     ; 405     ;
; system:u0|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                 ; 6       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                      ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                ; 11      ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[34]                                                                                                                                                                        ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                      ; 1       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; 12      ;
; system:u0|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                          ; 2       ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; 39      ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; 10      ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                            ; 3       ;
; Total number of inverted registers = 14                                                                                                                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[0]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[1]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[2]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[3]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[4]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[5]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[6]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[7]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[8]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[9]  ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[10] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[11] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[12] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[13] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[14] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[15] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[16] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[17] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[18] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[19] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[20] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[21] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[22] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[23] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[24] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[25] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[26] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[27] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[28] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[29] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[30] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[31] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[32] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[33] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[34] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[35] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[36] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[37] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[38] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[39] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[40] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[41] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[42] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[43] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[44] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[45] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[46] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[47] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[48] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[49] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[50] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[51] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[52] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[53] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[54] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[55] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[56] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[57] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[58] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[59] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[60] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[61] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[62] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[63] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[64] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[65] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[66] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[67] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[68] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[69] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[70] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[71] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[72] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[73] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[74] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[75] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[76] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[77] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[78] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[79] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[80] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[81] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0_bypass[82] ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                ; Megafunction                                                                                                                                                                          ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; system:u0|riscv_core:riscv_core_0|regFile:rf|dataA[0..31]                                                                                                                                                                    ; system:u0|riscv_core:riscv_core_0|regFile:rf|registers_rtl_0                                                                                                                          ; RAM        ;
; system:u0|riscv_core:riscv_core_0|regFile:rf|dataB[0..31]                                                                                                                                                                    ; system:u0|riscv_core:riscv_core_0|regFile:rf|registers_rtl_1                                                                                                                          ; RAM        ;
; system:u0|riscv_core:riscv_core_0|register:IF_ID|out[32..63]                                                                                                                                                                 ; system:u0|riscv_core:riscv_core_0|IRAM:imem|MEM_rtl_0                                                                                                                                 ; RAM        ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff212c[0..7]                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff211c[0..7]                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff210c[0..7]                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff29c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff28c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff27c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff26c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff25c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff24c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff23c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff22c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff21c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c[0..7]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff12[0]                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff11[0]                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff10[0]                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff9[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff8[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff7[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff6[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff5[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff4[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff3[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff2[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff1[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff0[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff12[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff11[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff10[0]                                                                                   ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff9[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff8[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff7[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff6[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff5[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff4[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff3[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff2[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff1[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff0[0]                                                                                    ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_3[0..7]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_2[0..7]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_1[0..7]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0[0..7]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[5..8]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[5..8]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[5..8]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[5..8]                                        ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_res_dffe4                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_res_dffe3                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31                                                                     ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg4            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg3            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg2            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_infinity_ff1                                                                             ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_infinity_dffe_1                                                                          ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_infinity_dffe_0                                                                          ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_nan_ff1                                                                                  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_nan_dffe_1                                                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_nan_dffe_0                                                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_not_zero_ff1                                                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_not_zero_dffe_1                                                                             ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_not_zero_dffe_0                                                                             ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|exponent_bus_pre_reg[0..7]                                                      ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|exponent_bus_pre_reg2[0..7]                                                     ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|exponent_bus_pre_reg3[0..7]                                                     ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_is_not_zero_dffe4                                                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_is_not_zero_dffe3                                                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_is_not_zero_dffe31                                                      ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_4                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_3                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_2                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_4                                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_3                                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_2                                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_4                                            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_3                                            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_2                                            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_4                                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_3                                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_2                                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_4                                          ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_3                                          ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_2                                          ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|overflow_dffe_2                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|overflow_dffe_1                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|overflow_dffe_0                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|underflow_dffe_2                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|underflow_dffe_1                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|underflow_dffe_0                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|round_bit_dffe3                                                                 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|round_bit_dffe31                                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|round_bit_dffe21                                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe3                                                                ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe31                                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe21                                                               ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit2_reg3 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit2_reg2 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit2_reg1 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit1_reg3 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit1_reg2 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit1_reg1 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|equal_upper_limit_reg3  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|equal_upper_limit_reg2  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|equal_upper_limit_reg1  ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exceed_upper_limit_reg3 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exceed_upper_limit_reg2 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exceed_upper_limit_reg1 ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe21[0..7]                                                            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe2[0..7]                                                             ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|data_exp_dffe1[0..7]                                                            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[9..12]                                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[9..12]                                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[9..12]                                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:pc|out[30]                                                                                                                                                                                                                                ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:pc|out[24]                                                                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[17]                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[16]                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[33] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[19]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[27]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:ID_EX|out[60]                                                                                                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:ID_EX|out[79]                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[21]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[30]                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[23]                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:ID_EX|out[69]                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[25]                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:ID_EX|out[138]                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:ID_EX|out[126]                                                                                                                                                                                                                            ;
; 38:1               ; 7 bits    ; 175 LEs       ; 84 LEs               ; 91 LEs                 ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[87]                                                                                                                                                                                                                            ;
; 39:1               ; 7 bits    ; 182 LEs       ; 91 LEs               ; 91 LEs                 ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[90]                                                                                                                                                                                                                            ;
; 40:1               ; 4 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[97]                                                                                                                                                                                                                            ;
; 41:1               ; 2 bits    ; 54 LEs        ; 32 LEs               ; 22 LEs                 ; Yes        ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[101]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|system:u0|riscv_core:riscv_core_0|WB_MUX:WB_MUX|Mux11                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|system:u0|riscv_core:riscv_core_0|DRAM:dmem|Mux1                                                                                                                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_tmp_output[16]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[8]                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|system:u0|riscv_core:riscv_core_0|aluSource:aluSource|Mux34                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|system:u0|riscv_core:riscv_core_0|aluSource:aluSource|Mux29                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|r4_dataB[30]                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[7]                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |top|system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[3]                                                                                 ;
; 39:1               ; 4 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; No         ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[78]                                                                                                                                                                                                                            ;
; 40:1               ; 2 bits    ; 52 LEs        ; 30 LEs               ; 22 LEs                 ; No         ; |top|system:u0|riscv_core:riscv_core_0|register:EX_MEM|out[76]                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_feg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:regOut ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:pc ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|IRAM:imem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
; addrWidth      ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:IF_ID ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 96    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|regFile:rf ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
; addrWidth      ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|immGen:immGen ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                               ;
; addrWidth      ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2rc1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2rc1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2rc1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:ID_EX ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 140   ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|alu:alu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_ore ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_ore ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_lre ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_l6i ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_l6i ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_bsi ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 26          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_6se ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                            ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED     ; Untyped                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                         ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_aag   ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_fjd ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_gna ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                     ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_egg ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_7pb ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 24         ; Signed Integer                                                                                                                       ;
; LPM_WIDTHB                                     ; 24         ; Signed Integer                                                                                                                       ;
; LPM_WIDTHP                                     ; 48         ; Signed Integer                                                                                                                       ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 2          ; Signed Integer                                                                                                                       ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_2ft   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; INIT_FILE                          ; fpu_div.hex          ; Untyped                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_fvo       ; Untyped                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                       ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_iki ; Untyped                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_voh ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_vdf ; Untyped                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                            ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 50          ; Signed Integer                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                         ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_74f ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2 ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                   ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 23         ; Signed Integer                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_1jg   ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                         ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                          ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                ;
; LPM_WIDTHA                                     ; 25         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHB                                     ; 10         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHP                                     ; 35         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                       ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_g8s   ; Untyped                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                       ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                          ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                ;
; LPM_WIDTHA                                     ; 24         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHB                                     ; 10         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                       ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_e8s   ; Untyped                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                       ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                              ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 17         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_n8s   ; Untyped                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                           ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                              ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 17         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_n8s   ; Untyped                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                           ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                         ;
; LPM_WIDTHA                                     ; 34         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHP                                     ; 51         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                                         ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER                                 ; mult_l8s   ; Untyped                                                                                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 7          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_mrg   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_chd ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_kid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 11          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_lid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_mid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_nid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_oid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_oid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_nid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_oid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_pid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_qid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_rid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_sid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_tid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 20          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_vid ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_0jd ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_1jd ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_2jd ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_6hd ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_7hd ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_8hd ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_9hd ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ahd ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_bhd ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_chd ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_1jd ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_jse ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_8se ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_dbf ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_dbf ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_7re ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_khg   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_8se ; Untyped                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_5re ; Untyped                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_ebf ; Untyped                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_gbf ; Untyped                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_mse ; Untyped                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1 ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                          ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                       ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2 ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                          ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                       ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_dhg   ; Untyped                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3 ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                          ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                       ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_khg   ; Untyped                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                      ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                   ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; cmpr_ehg   ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:EX_MEM ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 158   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|DRAM:dmem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
; addrWidth      ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|riscv_core:riscv_core_0|register:MEM_WB ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 153   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                     ;
+-------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                   ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                           ;
+-------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0 ;
+------------------------------------+-----------------------------------+------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                     ;
+------------------------------------+-----------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                                  ;
; WIDTH_A                            ; 32                                ; Untyped                                  ;
; WIDTHAD_A                          ; 9                                 ; Untyped                                  ;
; NUMWORDS_A                         ; 512                               ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                  ;
; WIDTH_B                            ; 32                                ; Untyped                                  ;
; WIDTHAD_B                          ; 9                                 ; Untyped                                  ;
; NUMWORDS_B                         ; 512                               ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                  ;
; INIT_FILE                          ; db/top.ram0_DRAM_ceed8afa.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_feg1                   ; Untyped                                  ;
+------------------------------------+-----------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                      ;
; WIDTH_A                            ; 32                                   ; Untyped                                      ;
; WIDTHAD_A                          ; 5                                    ; Untyped                                      ;
; NUMWORDS_A                         ; 32                                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 32                                   ; Untyped                                      ;
; WIDTHAD_B                          ; 5                                    ; Untyped                                      ;
; NUMWORDS_B                         ; 32                                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_93h1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1 ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                      ;
; WIDTH_A                            ; 32                                   ; Untyped                                      ;
; WIDTHAD_A                          ; 5                                    ; Untyped                                      ;
; NUMWORDS_A                         ; 32                                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 32                                   ; Untyped                                      ;
; WIDTHAD_B                          ; 5                                    ; Untyped                                      ;
; NUMWORDS_B                         ; 32                                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_93h1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0 ;
+------------------------------------+-----------------------------------+------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                     ;
+------------------------------------+-----------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                  ;
; WIDTH_A                            ; 32                                ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                 ; Untyped                                  ;
; NUMWORDS_A                         ; 256                               ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                  ;
; WIDTH_B                            ; 1                                 ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                  ;
; INIT_FILE                          ; db/top.ram0_IRAM_c4ed73f3.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_fv61                   ; Untyped                                  ;
+------------------------------------+-----------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                 ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                                                                                 ;
; WIDTH          ; 10             ; Untyped                                                                                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_7hm ; Untyped                                                                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                               ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                            ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                            ;
; WIDTH          ; 12             ; Untyped                                                                                                                                                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_pfm ; Untyped                                                                                                                                                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                     ;
; WIDTH          ; 39             ; Untyped                                                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_1gm ; Untyped                                                                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                                    ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_1                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
; Entity Instance                           ; system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                  ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                                       ;
; Entity Instance                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod          ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
;     -- LPM_WIDTHA                     ; 34                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 51                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                   ;
; Entity Instance            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0                                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                   ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                                                                                  ;
;     -- WIDTH               ; 10                                                                                                                                                                                                  ;
; Entity Instance            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                   ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                   ;
;     -- WIDTH               ; 12                                                                                                                                                                                                  ;
; Entity Instance            ; system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                   ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                   ;
;     -- WIDTH               ; 39                                                                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+---------------------------------------------+
; Port       ; Type   ; Severity ; Details                                     ;
+------------+--------+----------+---------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                      ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                ;
+------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                 ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                 ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                 ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                 ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                 ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                 ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                       ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                 ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|register:MEM_WB"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; out[152..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[147..146] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[144..138] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[135..133] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|register:EX_MEM"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[35] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; nan      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst"                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; division_by_zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nan              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|riscv_core:riscv_core_0|IRAM:imem" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; DIN  ; Input ; Info     ; Stuck at GND                                  ;
; wren ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:17     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Feb 03 23:38:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: system_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: system_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: system_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: system_jtag_uart_0
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/riscv.v
    Info (12023): Found entity 1: riscv_core
    Info (12023): Found entity 2: sevSegDec
    Info (12023): Found entity 3: tb
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alusource.v
    Info (12023): Found entity 1: aluSource
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/controlunit.v
    Info (12023): Found entity 1: controlUnit
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/dram.v
    Info (12023): Found entity 1: DRAM
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/forwadingunit.v
    Info (12023): Found entity 1: forwardingUnit
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/fpu.v
    Info (12023): Found entity 1: FPU
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/fpu_controller.v
    Info (12023): Found entity 1: fpuController
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hdu.v
    Info (12023): Found entity 1: HDU
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/immgen.v
    Info (12023): Found entity 1: immGen
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/iram.v
    Info (12023): Found entity 1: IRAM
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/mux.v
    Info (12023): Found entity 1: WB_MUX
    Info (12023): Found entity 2: memOut_MUX
    Info (12023): Found entity 3: pcIn_MUX
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/regfile.v
    Info (12023): Found entity 1: float_regFile
    Info (12023): Found entity 2: regFile
    Info (12023): Found entity 3: register
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_add_sub.v
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_compare.v
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_convert.v
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_convert_float_integer.v
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_div.v
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_mult.v
Info (12021): Found 0 design units, including 0 entities, in source file system/synthesis/submodules/fpu_sqrt.v
Info (12021): Found 2 design units, including 2 entities, in source file top.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: tb
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:u0"
Info (12128): Elaborating entity "riscv_core" for hierarchy "system:u0|riscv_core:riscv_core_0"
Warning (10230): Verilog HDL assignment warning at riscv.v(122): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "register" for hierarchy "system:u0|riscv_core:riscv_core_0|register:regOut"
Info (12128): Elaborating entity "pcIn_MUX" for hierarchy "system:u0|riscv_core:riscv_core_0|pcIn_MUX:pcIn_MUX"
Info (12128): Elaborating entity "IRAM" for hierarchy "system:u0|riscv_core:riscv_core_0|IRAM:imem"
Warning (10850): Verilog HDL warning at IRAM.v(11): number of words (19) in memory file does not match the number of elements in the address range [0:255]
Info (12128): Elaborating entity "register" for hierarchy "system:u0|riscv_core:riscv_core_0|register:IF_ID"
Info (12128): Elaborating entity "regFile" for hierarchy "system:u0|riscv_core:riscv_core_0|regFile:rf"
Info (12128): Elaborating entity "immGen" for hierarchy "system:u0|riscv_core:riscv_core_0|immGen:immGen"
Info (12128): Elaborating entity "controlUnit" for hierarchy "system:u0|riscv_core:riscv_core_0|controlUnit:CU"
Info (12128): Elaborating entity "float_regFile" for hierarchy "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf"
Warning (276027): Inferred dual-clock RAM node "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rc1.tdf
    Info (12023): Found entity 1: altsyncram_2rc1
Info (12128): Elaborating entity "altsyncram_2rc1" for hierarchy "system:u0|riscv_core:riscv_core_0|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated"
Info (12128): Elaborating entity "register" for hierarchy "system:u0|riscv_core:riscv_core_0|register:ID_EX"
Info (12128): Elaborating entity "aluSource" for hierarchy "system:u0|riscv_core:riscv_core_0|aluSource:aluSource"
Info (12128): Elaborating entity "alu" for hierarchy "system:u0|riscv_core:riscv_core_0|alu:alu"
Info (12128): Elaborating entity "fpuController" for hierarchy "system:u0|riscv_core:riscv_core_0|fpuController:fpuController"
Info (12128): Elaborating entity "FPU" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu"
Warning (12125): Using design file fpu_add_sub.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project
    Info (12023): Found entity 1: fpu_add_sub_altbarrel_shift_h0e
    Info (12023): Found entity 2: fpu_add_sub_altbarrel_shift_6hb
    Info (12023): Found entity 3: fpu_add_sub_altpriority_encoder_3v7
    Info (12023): Found entity 4: fpu_add_sub_altpriority_encoder_3e8
    Info (12023): Found entity 5: fpu_add_sub_altpriority_encoder_6v7
    Info (12023): Found entity 6: fpu_add_sub_altpriority_encoder_6e8
    Info (12023): Found entity 7: fpu_add_sub_altpriority_encoder_bv7
    Info (12023): Found entity 8: fpu_add_sub_altpriority_encoder_be8
    Info (12023): Found entity 9: fpu_add_sub_altpriority_encoder_r08
    Info (12023): Found entity 10: fpu_add_sub_altpriority_encoder_rf8
    Info (12023): Found entity 11: fpu_add_sub_altpriority_encoder_qb6
    Info (12023): Found entity 12: fpu_add_sub_altpriority_encoder_nh8
    Info (12023): Found entity 13: fpu_add_sub_altpriority_encoder_qh8
    Info (12023): Found entity 14: fpu_add_sub_altpriority_encoder_vh8
    Info (12023): Found entity 15: fpu_add_sub_altpriority_encoder_fj8
    Info (12023): Found entity 16: fpu_add_sub_altpriority_encoder_n28
    Info (12023): Found entity 17: fpu_add_sub_altpriority_encoder_q28
    Info (12023): Found entity 18: fpu_add_sub_altpriority_encoder_v28
    Info (12023): Found entity 19: fpu_add_sub_altpriority_encoder_f48
    Info (12023): Found entity 20: fpu_add_sub_altpriority_encoder_e48
    Info (12023): Found entity 21: fpu_add_sub_altfp_add_sub_vtn
    Info (12023): Found entity 22: fpu_add_sub
Info (12128): Elaborating entity "fpu_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"
Info (12128): Elaborating entity "fpu_add_sub_altfp_add_sub_vtn" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component"
Info (12128): Elaborating entity "fpu_add_sub_altbarrel_shift_h0e" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift"
Info (12128): Elaborating entity "fpu_add_sub_altbarrel_shift_6hb" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_qb6" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_r08" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_bv7" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_6v7" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_3v7" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_3e8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_6e8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_be8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_rf8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_e48" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_fj8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_vh8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_qh8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_nh8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_f48" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_v28" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_q28" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_n28" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf
    Info (12023): Found entity 1: add_sub_ore
Info (12128): Elaborating entity "add_sub_ore" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf
    Info (12023): Found entity 1: add_sub_lre
Info (12128): Elaborating entity "add_sub_lre" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "28"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l6i.tdf
    Info (12023): Found entity 1: add_sub_l6i
Info (12128): Elaborating entity "add_sub_l6i" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4|add_sub_l6i:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf
    Info (12023): Found entity 1: add_sub_nqe
Info (12128): Elaborating entity "add_sub_nqe" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf
    Info (12023): Found entity 1: add_sub_bsi
Info (12128): Elaborating entity "add_sub_bsi" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6se.tdf
    Info (12023): Found entity 1: add_sub_6se
Info (12128): Elaborating entity "add_sub_6se" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf
    Info (12023): Found entity 1: cmpr_aag
Info (12128): Elaborating entity "cmpr_aag" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated"
Warning (12125): Using design file fpu_mult.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: fpu_mult_altfp_mult_0gr
    Info (12023): Found entity 2: fpu_mult
Info (12128): Elaborating entity "fpu_mult" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst"
Info (12128): Elaborating entity "fpu_mult_altfp_mult_0gr" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fjd.tdf
    Info (12023): Found entity 1: add_sub_fjd
Info (12128): Elaborating entity "add_sub_fjd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gna.tdf
    Info (12023): Found entity 1: add_sub_gna
Info (12128): Elaborating entity "add_sub_gna" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf
    Info (12023): Found entity 1: add_sub_egg
Info (12128): Elaborating entity "add_sub_egg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf
    Info (12023): Found entity 1: add_sub_7pb
Info (12128): Elaborating entity "add_sub_7pb" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2ft.tdf
    Info (12023): Found entity 1: mult_2ft
Info (12128): Elaborating entity "mult_2ft" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated"
Warning (12125): Using design file fpu_div.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: fpu_div_altfp_div_pst_t2j
    Info (12023): Found entity 2: fpu_div_altfp_div_bnm
    Info (12023): Found entity 3: fpu_div
Info (12128): Elaborating entity "fpu_div" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst"
Info (12128): Elaborating entity "fpu_div_altfp_div_bnm" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component"
Info (12128): Elaborating entity "fpu_div_altfp_div_pst_t2j" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3" with the following parameter:
    Info (12134): Parameter "init_file" = "fpu_div.hex"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvo.tdf
    Info (12023): Found entity 1: altsyncram_fvo
Info (12128): Elaborating entity "altsyncram_fvo" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iki.tdf
    Info (12023): Found entity 1: add_sub_iki
Info (12128): Elaborating entity "add_sub_iki" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf
    Info (12023): Found entity 1: add_sub_voh
Info (12128): Elaborating entity "add_sub_voh" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vdf.tdf
    Info (12023): Found entity 1: add_sub_vdf
Info (12128): Elaborating entity "add_sub_vdf" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_vdf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_74f.tdf
    Info (12023): Found entity 1: add_sub_74f
Info (12128): Elaborating entity "add_sub_74f" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_74f:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1jg.tdf
    Info (12023): Found entity 1: cmpr_1jg
Info (12128): Elaborating entity "cmpr_1jg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_1jg:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "35"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_g8s.tdf
    Info (12023): Found entity 1: mult_g8s
Info (12128): Elaborating entity "mult_g8s" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e8s.tdf
    Info (12023): Found entity 1: mult_e8s
Info (12128): Elaborating entity "mult_e8s" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_n8s.tdf
    Info (12023): Found entity 1: mult_n8s
Info (12128): Elaborating entity "mult_n8s" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "51"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8s.tdf
    Info (12023): Found entity 1: mult_l8s
Info (12128): Elaborating entity "mult_l8s" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated"
Warning (12125): Using design file fpu_compare.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: fpu_compare_altfp_compare_0uc
    Info (12023): Found entity 2: fpu_compare
Info (12128): Elaborating entity "fpu_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst"
Info (12128): Elaborating entity "fpu_compare_altfp_compare_0uc" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nrg.tdf
    Info (12023): Found entity 1: cmpr_nrg
Info (12128): Elaborating entity "cmpr_nrg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mrg.tdf
    Info (12023): Found entity 1: cmpr_mrg
Info (12128): Elaborating entity "cmpr_mrg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4|cmpr_mrg:auto_generated"
Warning (12125): Using design file fpu_sqrt.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: fpu_sqrt_alt_sqrt_block_kfb
    Info (12023): Found entity 2: fpu_sqrt_altfp_sqrt_sef
    Info (12023): Found entity 3: fpu_sqrt
Info (12128): Elaborating entity "fpu_sqrt" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"
Info (12128): Elaborating entity "fpu_sqrt_altfp_sqrt_sef" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component"
Info (12128): Elaborating entity "fpu_sqrt_alt_sqrt_block_kfb" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_chd.tdf
    Info (12023): Found entity 1: add_sub_chd
Info (12128): Elaborating entity "add_sub_chd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kid.tdf
    Info (12023): Found entity 1: add_sub_kid
Info (12128): Elaborating entity "add_sub_kid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_kid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lid.tdf
    Info (12023): Found entity 1: add_sub_lid
Info (12128): Elaborating entity "add_sub_lid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mid.tdf
    Info (12023): Found entity 1: add_sub_mid
Info (12128): Elaborating entity "add_sub_mid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_mid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nid.tdf
    Info (12023): Found entity 1: add_sub_nid
Info (12128): Elaborating entity "add_sub_nid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oid.tdf
    Info (12023): Found entity 1: add_sub_oid
Info (12128): Elaborating entity "add_sub_oid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_oid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pid.tdf
    Info (12023): Found entity 1: add_sub_pid
Info (12128): Elaborating entity "add_sub_pid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_pid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qid.tdf
    Info (12023): Found entity 1: add_sub_qid
Info (12128): Elaborating entity "add_sub_qid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rid.tdf
    Info (12023): Found entity 1: add_sub_rid
Info (12128): Elaborating entity "add_sub_rid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_rid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sid.tdf
    Info (12023): Found entity 1: add_sub_sid
Info (12128): Elaborating entity "add_sub_sid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tid.tdf
    Info (12023): Found entity 1: add_sub_tid
Info (12128): Elaborating entity "add_sub_tid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_tid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uid.tdf
    Info (12023): Found entity 1: add_sub_uid
Info (12128): Elaborating entity "add_sub_uid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vid.tdf
    Info (12023): Found entity 1: add_sub_vid
Info (12128): Elaborating entity "add_sub_vid" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_vid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0jd.tdf
    Info (12023): Found entity 1: add_sub_0jd
Info (12128): Elaborating entity "add_sub_0jd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1jd.tdf
    Info (12023): Found entity 1: add_sub_1jd
Info (12128): Elaborating entity "add_sub_1jd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_1jd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2jd.tdf
    Info (12023): Found entity 1: add_sub_2jd
Info (12128): Elaborating entity "add_sub_2jd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_2jd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6hd.tdf
    Info (12023): Found entity 1: add_sub_6hd
Info (12128): Elaborating entity "add_sub_6hd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_6hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7hd.tdf
    Info (12023): Found entity 1: add_sub_7hd
Info (12128): Elaborating entity "add_sub_7hd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_7hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8hd.tdf
    Info (12023): Found entity 1: add_sub_8hd
Info (12128): Elaborating entity "add_sub_8hd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9hd.tdf
    Info (12023): Found entity 1: add_sub_9hd
Info (12128): Elaborating entity "add_sub_9hd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_9hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ahd.tdf
    Info (12023): Found entity 1: add_sub_ahd
Info (12128): Elaborating entity "add_sub_ahd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bhd.tdf
    Info (12023): Found entity 1: add_sub_bhd
Info (12128): Elaborating entity "add_sub_bhd" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_bhd:auto_generated"
Warning (12125): Using design file fpu_convert.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project
    Info (12023): Found entity 1: fpu_convert_altbarrel_shift_brf
    Info (12023): Found entity 2: fpu_convert_altpriority_encoder_3e8
    Info (12023): Found entity 3: fpu_convert_altpriority_encoder_6e8
    Info (12023): Found entity 4: fpu_convert_altpriority_encoder_be8
    Info (12023): Found entity 5: fpu_convert_altpriority_encoder_rf8
    Info (12023): Found entity 6: fpu_convert_altpriority_encoder_3v7
    Info (12023): Found entity 7: fpu_convert_altpriority_encoder_6v7
    Info (12023): Found entity 8: fpu_convert_altpriority_encoder_bv7
    Info (12023): Found entity 9: fpu_convert_altpriority_encoder_r08
    Info (12023): Found entity 10: fpu_convert_altpriority_encoder_qb6
    Info (12023): Found entity 11: fpu_convert_altfp_convert_hvn
    Info (12023): Found entity 12: fpu_convert
Info (12128): Elaborating entity "fpu_convert" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst"
Info (12128): Elaborating entity "fpu_convert_altfp_convert_hvn" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component"
Info (12128): Elaborating entity "fpu_convert_altbarrel_shift_brf" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_qb6" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_rf8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_be8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_6e8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_3e8" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_r08" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_bv7" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_6v7" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_3v7" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jse.tdf
    Info (12023): Found entity 1: add_sub_jse
Info (12128): Elaborating entity "add_sub_jse" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1|add_sub_jse:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8se.tdf
    Info (12023): Found entity 1: add_sub_8se
Info (12128): Elaborating entity "add_sub_8se" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf
    Info (12023): Found entity 1: add_sub_dbf
Info (12128): Elaborating entity "add_sub_dbf" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6|add_sub_dbf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf
    Info (12023): Found entity 1: add_sub_7re
Info (12128): Elaborating entity "add_sub_7re" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8|add_sub_7re:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_khg.tdf
    Info (12023): Found entity 1: cmpr_khg
Info (12128): Elaborating entity "cmpr_khg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4|cmpr_khg:auto_generated"
Warning (12125): Using design file fpu_convert_float_integer.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: fpu_convert_float_integer_altbarrel_shift_grf
    Info (12023): Found entity 2: fpu_convert_float_integer_altfp_convert_o6q
    Info (12023): Found entity 3: fpu_convert_float_integer
Info (12128): Elaborating entity "fpu_convert_float_integer" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"
Info (12128): Elaborating entity "fpu_convert_float_integer_altfp_convert_o6q" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component"
Info (12128): Elaborating entity "fpu_convert_float_integer_altbarrel_shift_grf" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5re.tdf
    Info (12023): Found entity 1: add_sub_5re
Info (12128): Elaborating entity "add_sub_5re" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5|add_sub_5re:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf
    Info (12023): Found entity 1: add_sub_ebf
Info (12128): Elaborating entity "add_sub_ebf" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7|add_sub_ebf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gbf.tdf
    Info (12023): Found entity 1: add_sub_gbf
Info (12128): Elaborating entity "add_sub_gbf" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mse.tdf
    Info (12023): Found entity 1: add_sub_mse
Info (12128): Elaborating entity "add_sub_mse" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9|add_sub_mse:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf
    Info (12023): Found entity 1: cmpr_dhg
Info (12128): Elaborating entity "cmpr_dhg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2|cmpr_dhg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare"
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ehg.tdf
    Info (12023): Found entity 1: cmpr_ehg
Info (12128): Elaborating entity "cmpr_ehg" for hierarchy "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare|cmpr_ehg:auto_generated"
Info (12128): Elaborating entity "register" for hierarchy "system:u0|riscv_core:riscv_core_0|register:EX_MEM"
Info (12128): Elaborating entity "DRAM" for hierarchy "system:u0|riscv_core:riscv_core_0|DRAM:dmem"
Warning (10850): Verilog HDL warning at DRAM.v(13): number of words (88) in memory file does not match the number of elements in the address range [0:511]
Info (12128): Elaborating entity "memOut_MUX" for hierarchy "system:u0|riscv_core:riscv_core_0|memOut_MUX:memOut_MUX"
Info (12128): Elaborating entity "register" for hierarchy "system:u0|riscv_core:riscv_core_0|register:MEM_WB"
Info (12128): Elaborating entity "WB_MUX" for hierarchy "system:u0|riscv_core:riscv_core_0|WB_MUX:WB_MUX"
Info (12128): Elaborating entity "HDU" for hierarchy "system:u0|riscv_core:riscv_core_0|HDU:HDU"
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "system:u0|riscv_core:riscv_core_0|forwardingUnit:fu"
Info (12128): Elaborating entity "system_jtag_uart_0" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_w" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_r" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|altera_merlin_master_translator:riscv_core_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "sevSegDec" for hierarchy "sevSegDec:s0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[0]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[1]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[2]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[3]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[5]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[6]"
        Warning (14320): Synthesized away node "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[7]"
Info (13014): Ignored 326 buffer(s)
    Info (13019): Ignored 326 SOFT buffer(s)
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "system:u0|riscv_core:riscv_core_0|regFile:rf|registers_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:u0|riscv_core:riscv_core_0|regFile:rf|registers_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|DRAM:dmem|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_DRAM_ceed8afa.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|regFile:rf|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|regFile:rf|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|IRAM:imem|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_IRAM_c4ed73f3.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 12
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 39
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|DRAM:dmem|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_DRAM_ceed8afa.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_feg1.tdf
    Info (12023): Found entity 1: altsyncram_feg1
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|regFile:rf|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_regFile_4c8ea16e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_93h1.tdf
    Info (12023): Found entity 1: altsyncram_93h1
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|IRAM:imem|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_IRAM_c4ed73f3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fv61.tdf
    Info (12023): Found entity 1: altsyncram_fv61
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7hm.tdf
    Info (12023): Found entity 1: shift_taps_7hm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40b1.tdf
    Info (12023): Found entity 1: altsyncram_40b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5mf.tdf
    Info (12023): Found entity 1: cntr_5mf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r5h.tdf
    Info (12023): Found entity 1: cntr_r5h
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pfm.tdf
    Info (12023): Found entity 1: shift_taps_pfm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ta1.tdf
    Info (12023): Found entity 1: altsyncram_2ta1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf
    Info (12023): Found entity 1: cntr_ikf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_94h.tdf
    Info (12023): Found entity 1: cntr_94h
Info (12130): Elaborated megafunction instantiation "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0"
Info (12133): Instantiated megafunction "system:u0|riscv_core:riscv_core_0|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "39"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1gm.tdf
    Info (12023): Found entity 1: shift_taps_1gm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p461.tdf
    Info (12023): Found entity 1: altsyncram_p461
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info (12023): Found entity 1: add_sub_gvd
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf
    Info (12023): Found entity 1: cntr_74h
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6132 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 5771 logic cells
    Info (21064): Implemented 302 RAM segments
    Info (21062): Implemented 23 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4738 megabytes
    Info: Processing ended: Mon Feb 03 23:38:41 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:32


