<profile>

<section name = "Vitis HLS Report for 'activation_accelerator'" level="0">
<item name = "Date">Sun Oct 12 09:48:20 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">activation_accelerator</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.674 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_275">activation_accelerator_Pipeline_VITIS_LOOP_145_18, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_289">activation_accelerator_Pipeline_VITIS_LOOP_145_17, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_303">activation_accelerator_Pipeline_VITIS_LOOP_145_16, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_317">activation_accelerator_Pipeline_VITIS_LOOP_145_15, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_331">activation_accelerator_Pipeline_VITIS_LOOP_145_13, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_345">activation_accelerator_Pipeline_VITIS_LOOP_145_14, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_353">activation_accelerator_Pipeline_VITIS_LOOP_145_12, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_367">activation_accelerator_Pipeline_VITIS_LOOP_145_1, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_381">activation_accelerator_Pipeline_VITIS_LOOP_145_11, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_409_4_fu_389">activation_accelerator_Pipeline_VITIS_LOOP_409_4, 32771, 32771, 0.328 ms, 0.328 ms, 32771, 32771, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_404">activation_accelerator_Pipeline_VITIS_LOOP_186_1, 98308, 98308, 0.983 ms, 0.983 ms, 98308, 98308, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_413">activation_accelerator_Pipeline_VITIS_LOOP_191_2, 98315, 98315, 0.983 ms, 0.983 ms, 98315, 98315, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_423">activation_accelerator_Pipeline_VITIS_LOOP_197_3, 32784, 32784, 0.328 ms, 0.328 ms, 32784, 32784, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_441">activation_accelerator_Pipeline_VITIS_LOOP_171_1, 98311, 98311, 0.983 ms, 0.983 ms, 98311, 98311, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_450">activation_accelerator_Pipeline_VITIS_LOOP_176_2, 32780, 32780, 0.328 ms, 0.328 ms, 32780, 32780, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_467">activation_accelerator_Pipeline_VITIS_LOOP_160_1, 32794, 32794, 0.328 ms, 0.328 ms, 32794, 32794, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_483">activation_accelerator_Pipeline_VITIS_LOOP_152_1, 32791, 32791, 0.328 ms, 0.328 ms, 32791, 32791, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_324_1_fu_499">activation_accelerator_Pipeline_VITIS_LOOP_324_1, 32774, 32774, 0.328 ms, 0.328 ms, 32774, 32774, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_326_2_fu_509">activation_accelerator_Pipeline_VITIS_LOOP_326_2, 32770, 32770, 0.328 ms, 0.328 ms, 32770, 32770, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_329_3_fu_516">activation_accelerator_Pipeline_VITIS_LOOP_329_3, 98321, 98321, 0.983 ms, 0.983 ms, 98321, 98321, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_333_4_fu_527">activation_accelerator_Pipeline_VITIS_LOOP_333_4, 32780, 32780, 0.328 ms, 0.328 ms, 32780, 32780, no</column>
<column name="grp_float_safe_softmax_fu_541">float_safe_softmax, 49318, 49318, 0.493 ms, 0.493 ms, 49318, 49318, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_557">activation_accelerator_Pipeline_VITIS_LOOP_206_1, 32775, 32775, 0.328 ms, 0.328 ms, 32775, 32775, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_368_3_fu_574">activation_accelerator_Pipeline_VITIS_LOOP_368_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_355_1_fu_590">activation_accelerator_Pipeline_VITIS_LOOP_355_1, 32771, 32771, 0.328 ms, 0.328 ms, 32771, 32771, no</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_358_2_fu_599">activation_accelerator_Pipeline_VITIS_LOOP_358_2, 32771, 32771, 0.328 ms, 0.328 ms, 32771, 32771, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">64, 34, 12663, 18689, 0</column>
<column name="Memory">330, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 3705, -</column>
<column name="Register">-, -, 522, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">136, 2, 5, 19, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_367">activation_accelerator_Pipeline_VITIS_LOOP_145_1, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_381">activation_accelerator_Pipeline_VITIS_LOOP_145_11, 0, 0, 35, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_353">activation_accelerator_Pipeline_VITIS_LOOP_145_12, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_331">activation_accelerator_Pipeline_VITIS_LOOP_145_13, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_345">activation_accelerator_Pipeline_VITIS_LOOP_145_14, 0, 0, 35, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_317">activation_accelerator_Pipeline_VITIS_LOOP_145_15, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_303">activation_accelerator_Pipeline_VITIS_LOOP_145_16, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_289">activation_accelerator_Pipeline_VITIS_LOOP_145_17, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_275">activation_accelerator_Pipeline_VITIS_LOOP_145_18, 0, 0, 34, 74, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_483">activation_accelerator_Pipeline_VITIS_LOOP_152_1, 0, 0, 515, 287, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_467">activation_accelerator_Pipeline_VITIS_LOOP_160_1, 0, 0, 649, 319, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_441">activation_accelerator_Pipeline_VITIS_LOOP_171_1, 0, 0, 124, 141, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_450">activation_accelerator_Pipeline_VITIS_LOOP_176_2, 0, 0, 461, 254, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_404">activation_accelerator_Pipeline_VITIS_LOOP_186_1, 0, 0, 103, 141, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_413">activation_accelerator_Pipeline_VITIS_LOOP_191_2, 0, 0, 237, 251, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_423">activation_accelerator_Pipeline_VITIS_LOOP_197_3, 0, 0, 501, 254, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_557">activation_accelerator_Pipeline_VITIS_LOOP_206_1, 0, 0, 483, 254, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_324_1_fu_499">activation_accelerator_Pipeline_VITIS_LOOP_324_1, 0, 0, 205, 126, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_326_2_fu_509">activation_accelerator_Pipeline_VITIS_LOOP_326_2, 0, 0, 118, 186, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_329_3_fu_516">activation_accelerator_Pipeline_VITIS_LOOP_329_3, 0, 0, 305, 301, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_333_4_fu_527">activation_accelerator_Pipeline_VITIS_LOOP_333_4, 0, 0, 230, 138, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_355_1_fu_590">activation_accelerator_Pipeline_VITIS_LOOP_355_1, 0, 0, 69, 85, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_358_2_fu_599">activation_accelerator_Pipeline_VITIS_LOOP_358_2, 0, 0, 69, 85, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_368_3_fu_574">activation_accelerator_Pipeline_VITIS_LOOP_368_3, 0, 0, 173, 979, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_409_4_fu_389">activation_accelerator_Pipeline_VITIS_LOOP_409_4, 0, 0, 39, 105, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 322, 552, 0</column>
<column name="faddfsub_32ns_32ns_32_4_full_dsp_1_U300">faddfsub_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="faddfsub_32ns_32ns_32_4_full_dsp_1_U304">faddfsub_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U308">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fdiv_32ns_32ns_32_9_no_dsp_1_U303">fdiv_32ns_32ns_32_9_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fdiv_32ns_32ns_32_9_no_dsp_1_U305">fdiv_32ns_32ns_32_9_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fexp_32ns_32ns_32_8_full_dsp_1_U306">fexp_32ns_32ns_32_8_full_dsp_1, 0, 7, 324, 905, 0</column>
<column name="fexp_32ns_32ns_32_8_full_dsp_1_U307">fexp_32ns_32ns_32_8_full_dsp_1, 0, 7, 324, 905, 0</column>
<column name="grp_float_safe_softmax_fu_541">float_safe_softmax, 64, 13, 4317, 7079, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U301">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fsqrt_32ns_32ns_32_8_no_dsp_1_U302">fsqrt_32ns_32ns_32_8_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 0, 0, 735, 1371, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 0, 0, 735, 1371, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 0, 0, 735, 1371, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U">activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rbkb, 8, 0, 0, 0, 8192, 16, 1, 131072</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U">activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rbkb, 8, 0, 0, 0, 8192, 16, 1, 131072</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U">activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rbkb, 8, 0, 0, 0, 8192, 16, 1, 131072</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U">activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rbkb, 8, 0, 0, 0, 8192, 16, 1, 131072</column>
<column name="buf0_U">buf0_RAM_AUTO_1R1W, 30, 0, 0, 0, 32768, 16, 1, 524288</column>
<column name="buf1_U">buf0_RAM_AUTO_1R1W, 30, 0, 0, 0, 32768, 16, 1, 524288</column>
<column name="x_U">x_RAM_AUTO_1R1W, 16, 0, 0, 0, 8192, 32, 1, 262144</column>
<column name="x_2_U">x_RAM_AUTO_1R1W, 16, 0, 0, 0, 8192, 32, 1, 262144</column>
<column name="x_4_U">x_RAM_AUTO_1R1W, 16, 0, 0, 0, 8192, 32, 1, 262144</column>
<column name="x_6_U">x_RAM_AUTO_1R1W, 16, 0, 0, 0, 8192, 32, 1, 262144</column>
<column name="x_mask_U">x_mask_RAM_AUTO_1R1W, 58, 0, 0, 0, 32768, 32, 1, 1048576</column>
<column name="exp_x_U">x_mask_RAM_AUTO_1R1W, 58, 0, 0, 0, 32768, 32, 1, 1048576</column>
<column name="y_U">x_mask_RAM_AUTO_1R1W, 58, 0, 0, 0, 32768, 32, 1, 1048576</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state33_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op172_call_state33">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state53_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state55_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state56_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state70_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state75_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state83_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0">54, 10, 13, 130</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0">54, 10, 1, 10</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0">49, 9, 16, 144</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0">49, 9, 1, 9</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0">54, 10, 13, 130</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0">54, 10, 1, 10</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0">49, 9, 16, 144</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0">49, 9, 1, 9</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0">54, 10, 13, 130</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0">54, 10, 1, 10</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0">49, 9, 16, 144</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0">49, 9, 1, 9</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0">54, 10, 13, 130</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0">54, 10, 1, 10</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1">9, 2, 1, 2</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0">49, 9, 16, 144</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0">49, 9, 1, 9</column>
<column name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">441, 84, 1, 84</column>
<column name="buf0_address0">54, 10, 15, 150</column>
<column name="buf0_ce0">54, 10, 1, 10</column>
<column name="buf0_we0">9, 2, 1, 2</column>
<column name="buf1_address0">26, 5, 15, 75</column>
<column name="buf1_ce0">26, 5, 1, 5</column>
<column name="buf1_we0">9, 2, 1, 2</column>
<column name="exp_x_address0">14, 3, 15, 45</column>
<column name="exp_x_ce0">14, 3, 1, 3</column>
<column name="exp_x_we0">9, 2, 1, 2</column>
<column name="gmem0_ARADDR">14, 3, 64, 192</column>
<column name="gmem0_ARLEN">14, 3, 32, 96</column>
<column name="gmem0_ARVALID">14, 3, 1, 3</column>
<column name="gmem0_RREADY">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_ARADDR">14, 3, 64, 192</column>
<column name="gmem1_ARLEN">14, 3, 32, 96</column>
<column name="gmem1_ARVALID">14, 3, 1, 3</column>
<column name="gmem1_RREADY">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_AWADDR">14, 3, 64, 192</column>
<column name="gmem2_AWLEN">14, 3, 32, 96</column>
<column name="gmem2_AWVALID">14, 3, 1, 3</column>
<column name="gmem2_BREADY">14, 3, 1, 3</column>
<column name="gmem2_WVALID">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="grp_fu_608_ce">49, 9, 1, 9</column>
<column name="grp_fu_608_opcode">54, 10, 2, 20</column>
<column name="grp_fu_608_p0">59, 11, 32, 352</column>
<column name="grp_fu_608_p1">54, 10, 32, 320</column>
<column name="grp_fu_613_ce">26, 5, 1, 5</column>
<column name="grp_fu_613_p0">43, 8, 32, 256</column>
<column name="grp_fu_613_p1">31, 6, 32, 192</column>
<column name="grp_fu_824_ce">31, 6, 1, 6</column>
<column name="grp_fu_824_p0">31, 6, 32, 192</column>
<column name="grp_fu_824_p1">31, 6, 32, 192</column>
<column name="grp_fu_828_ce">14, 3, 1, 3</column>
<column name="grp_fu_828_opcode">14, 3, 2, 6</column>
<column name="grp_fu_828_p0">14, 3, 32, 96</column>
<column name="grp_fu_828_p1">14, 3, 32, 96</column>
<column name="grp_fu_832_ce">14, 3, 1, 3</column>
<column name="grp_fu_832_p0">14, 3, 32, 96</column>
<column name="grp_fu_832_p1">14, 3, 32, 96</column>
<column name="grp_fu_836_ce">14, 3, 1, 3</column>
<column name="grp_fu_836_p0">14, 3, 32, 96</column>
<column name="grp_fu_836_p1">14, 3, 32, 96</column>
<column name="grp_fu_840_ce">20, 4, 1, 4</column>
<column name="grp_fu_840_p0">20, 4, 32, 128</column>
<column name="grp_fu_840_p1">20, 4, 32, 128</column>
<column name="grp_fu_844_ce">14, 3, 1, 3</column>
<column name="grp_fu_844_opcode">14, 3, 5, 15</column>
<column name="grp_fu_844_p0">14, 3, 32, 96</column>
<column name="grp_fu_844_p1">14, 3, 32, 96</column>
<column name="x_2_address0">97, 19, 13, 247</column>
<column name="x_2_ce0">97, 19, 1, 19</column>
<column name="x_2_ce1">9, 2, 1, 2</column>
<column name="x_2_d0">43, 8, 32, 256</column>
<column name="x_2_we0">43, 8, 1, 8</column>
<column name="x_4_address0">97, 19, 13, 247</column>
<column name="x_4_ce0">97, 19, 1, 19</column>
<column name="x_4_ce1">9, 2, 1, 2</column>
<column name="x_4_d0">43, 8, 32, 256</column>
<column name="x_4_we0">43, 8, 1, 8</column>
<column name="x_6_address0">97, 19, 13, 247</column>
<column name="x_6_ce0">97, 19, 1, 19</column>
<column name="x_6_ce1">9, 2, 1, 2</column>
<column name="x_6_d0">43, 8, 32, 256</column>
<column name="x_6_we0">43, 8, 1, 8</column>
<column name="x_address0">97, 19, 13, 247</column>
<column name="x_ce0">97, 19, 1, 19</column>
<column name="x_ce1">9, 2, 1, 2</column>
<column name="x_d0">43, 8, 32, 256</column>
<column name="x_mask_address0">20, 4, 15, 60</column>
<column name="x_mask_ce0">20, 4, 1, 4</column>
<column name="x_mask_we0">9, 2, 1, 2</column>
<column name="x_we0">43, 8, 1, 8</column>
<column name="y_address0">26, 5, 15, 75</column>
<column name="y_ce0">26, 5, 1, 5</column>
<column name="y_d0">14, 3, 32, 96</column>
<column name="y_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">83, 0, 83, 0</column>
<column name="config_r_read_reg_723">32, 0, 32, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_381_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_353_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_331_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_345_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_317_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_303_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_289_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_275_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_367_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_483_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_467_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_441_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_450_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_404_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_413_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_423_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_557_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_324_1_fu_499_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_326_2_fu_509_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_329_3_fu_516_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_333_4_fu_527_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_355_1_fu_590_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_358_2_fu_599_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_368_3_fu_574_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_activation_accelerator_Pipeline_VITIS_LOOP_409_4_fu_389_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_float_safe_softmax_fu_541_ap_start_reg">1, 0, 1, 0</column>
<column name="max_val_reg_803">32, 0, 32, 0</column>
<column name="reg_625">32, 0, 32, 0</column>
<column name="reg_632">32, 0, 32, 0</column>
<column name="reg_637">32, 0, 32, 0</column>
<column name="stage_read_reg_727">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_773">63, 0, 63, 0</column>
<column name="trunc_ln2_reg_761">63, 0, 63, 0</column>
<column name="trunc_ln_reg_767">63, 0, 63, 0</column>
<column name="var_reg_790">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, activation_accelerator, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, activation_accelerator, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, activation_accelerator, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
