// फ़ाइल: app/research/publications/journal/page.tsx

import React from 'react';

// --- 1. आपका पूरा Journal डेटा ---
// (मैंने आपके दिए गए टेक्स्ट को साफ़ करके एक ऐरे (array) में डाल दिया है)
const publicationsData = [
    "Aditya Anshul, Anirban Sengupta, \"HLS Trojan Detection using Machine Learning Technique” IEEE Embedded Systems Letters (ESL)\", Accepted, 2025",
    "Anirban Sengupta, Nabendu Bhui, \"HLS Watermarking of IP Designs using Scheduling Driven Key-based Parallel Switching Framework Integrated with Multimodal Crypto Logic” IEEE Embedded Systems Letters (ESL)\", Accepted, 2025",
    "Anirban Sengupta, Nabendu Bhui, \"Securing Hardware IP core for CE systems using Fingerprint Biometric Integrated with Microscopic Fingerprint Features and Design Encoded Hash” IEEE Transactions on Consumer Electronics (TCE)\", Accepted, 2025",
    "Anirban Sengupta, Vishal Chourasia, Nabendu Bhui, \"HLS Trojan Classification and its Detection Techniques for CAD based IP Designs” IEEE IT Professional (ITPro)\", Accepted, 2025",
    "Aman Singh, Shahid Shafi Dar, Ranveer Singh, Nagendra Kumar, \"A Hybrid Similarity-Aware Graph Neural Network with Transformer for Node Classification” Expert Systems with Applications\", Accepted, 2025",
    "Aman Singh, Shahid Shafi Dar, Ranveer Singh, Nagendra Kumar, \"A Hybrid Similarity-Aware Graph Neural Network with Transformer for Node Classification, In Expert Systems With Applications (ESWA)”, Elsevier\", Accepted, 2025",
    "Raj†, K. Ahuja, and Y. Busnel, \"AI Algorithm for Predicting and Optimizing Trajectory of Massive UAV Swarm. Robotics and Autonomous Systems (Elsevier), vol. 186, article no. 104910,\", Accepted, 2025",
    "S. Misra, A. Chakraborty, A. Mondal, and D. Kamath, \"Consortium Blockchain-based Federated Sensor-Cloud for IoT Services,\" IEEE Transactions on Cloud Computing, Early Access, pp. 1-12, DOI: 10.1109/TCC.2025.3543627\", Accepted, 2025",
    "L. Agrawal, A. Mondal, M. S. Obaidat, and E. Harjula, \"Delay-Aware Dynamic Resource Orchestration for IoT-Enabled Software-Defined Edge Networks,\" International Journal of Communication Systems, Wiley, vol. 38, no. 7, pp. e70072, DOI: 10.1002/dac.70072\", Accepted, 2025",
    "Rupendra Hada, Abhishek Srivastava, \"A Hybrid Approach for localisation of Sensor Nodes in Remote Locations, ACM Transactions on Sensor Networks.\", Accepted, 2025",
    "S P Sharmila, Shubham Gupta, Aruna Tiwari, and Narendra S Chaudhari, \"Leveraging Memory Forensic Features for Explainable Obfuscated Malware Detection with Isolated Family Distinction Paradigm. Computers and Electrical Engineering, Elsevier, Volume 123 part c.\", Accepted, 2025",
    "Rajesh Dwivedi, Aruna Tiwari, Neha Bharill, Milind Ratnaparkhe, Saurabh Kumar Singh, and Abhishek Tripathi, \"A novel chemical property-based, alignment-free scalable feature extraction method for genomic data clustering. Computers and Electrical Engineering, Elsevier, Volume 123 part c.\", Accepted, 2025",
    "Pallavi Jain, Lawqueen Kanesh, William Lochet,Saket Saurabh, Roohani Sharma, \"Exact and Approximate Digraph Bandwidth. Theory Comput. Syst. 69(1): 10\", Accepted, 2025",
    "Tanmay Inamdar, L. Kanesh,Madhumita Kundu, Nidhi Purohit, Saket Saurabh, \"Fixed-Parameter Algorithms for Fair Hitting Set Problems. Information and Computation\", Accepted, 2025",
    "Sujata Gudge, Aruna Tiwari, Milind Ratnaparkhe, and Preeti Jha, \"On construction of Data Preprocessing for Real-Life SoyLeaf Dataset & disease identification using Deep Learning Models. Computational Biology and Chemistry,Elsevier\", Accepted, 2025",
    "S. Kumar, S. Chattopadhyay, \"ARRQP: Anomaly Resilient Real-time QoS Prediction Framework with Graph Convolution”, IEEE Trans. on Services Computing, DOI: 10.1109/TSC.2025.3565376\", Accepted, 2025",
    "Sidharth Sharma, Yuan-Cheng Lai, Ashwin Gumaste, Ying-Dar Lin, \"P4+NFV: Optimal Offloading from P4 Switches to NFV for Diverse Traffic Streams”Computer Networks, Vol. 257, Article No. 110907\", Accepted, 2025",
    "Anirban Sengupta, Nabendu Bhui, \"Time-Bomb HLS Trojan for Performance Degradation Payload\", IEEE Design & Test (D&T)\", Accepted, 2025",
    "Anirban Sengupta, Nabendu Bhui, Aditya Anshul, \"High Level Synthesis based Forensic Watermarking of Hardware IPs using IP Vendor’s DNA Signature\",IEEE Embedded Systems Letters (ESL), Accepted, 2025\",Accepted, 2025",
    "Anirban Sengupta, Nabendu Bhui, Vishal Chourasia, \"Hardware IP Protection by Exploiting IP Vendor’s Proteogenomic BioMarker as Digital Watermark during Behavioral Synthesis\",Nature Scientific Reports\",Accepted, 2025",
    "Anirban Sengupta, Aditya Anshul, Vishal Chourasia, Nabendu Bhui, \"Security Vulnerability (Backdoor Trojan) during ML Accelerator Design Phases\",IEEE IT Professional (ITPro)\",To appear, 2025",
    "Anirban Sengupta, Rahul Chaurasia, \"Secure Implantable Cardiac Pacemaker for Medical Consumer Electronics\",Nature - npj Biomedical Innovations\",Volume Nature - npj Biomedical Innovations, Accepted, 2025",
    "Anirban Sengupta, Aditya Anshul, Ayush Kumar Singh, \"Hardware Security against IP Piracy using Secure Fingerprint Encrypted Fused Amino-Acid Biometric with Facial Anthropometric Signature\", Elsevier Microprocessors and Microsystems (MICRO)\",Volume 112, February 2025, 105131",
    "Wassim Alexan,Wanli Wen, Anirban Sengupta, \"Innovations in Machine Learning and Cybersecurity for Resilient Computing Systems\", IET Computers & Digital Techniques\",Special Issue, Accepted, 2024, DOI/toc/10.1049/IETCDT.si.757482",
    "Anirban Sengupta,Nabendu Bhui, Aditya Anshul,Vishal Chourasia, \"Bio-mimicking DNA Fingerprint Profiling for HLS Watermarking to Counter Hardware IP Piracy\",Nature Scientific Reports, Accepted, 2024",
    "Anirban Sengupta, Aditya Anshul, \"A Survey of High Level Synthesis based Hardware (IP) Watermarking Approaches\", IEEE Design & Test (D&T), Accepted, 2024",
    "Anirban Sengupta, Aditya Anshul,Vishal Chourasia, Nitish Kumar, \"M-HLS: Malevolent High-Level Synthesis for Watermarked Hardware IPs\", IEEE Embedded Systems Letters (ESL), Accepted, 2024",
    "Anirban Sengupta, Aditya Anshul, \"Secure Hardware IP of GLRT Cascade using Color Interval Graph based Embedded Fingerprint for ECG Detector\", Nature Scientific Reports, Accepted, 2024",
    "Anirban Sengupta, Rahul Chaurasia, \"Secure FFT IP using C-way Partitioning-based Obfuscation and Fingerprint\", IEEE Design & Test, Accepted, 2024",
    "Anirban Sengupta, Aditya Anshul , \"Watermarking Hardware IPs using Design Parameter Driven Encrypted Dispersion Matrix with Eigen Decomposition Based Security Framework\", IEEE Access, Volume: 12, pp. 47494-47507, 2024",
    "Rahul Chaurasia, Anirban Sengupta, \"Multi-Cut based Architectural Obfuscation and Handprint Biometric Signature for Securing Transient Fault Detectable IP Cores during HLS\", Elsevier Journal on VLSI Integration , Accepted, 2024",
    "Anirban Sengupta, Aditya Anshul, Rahul Chaurasia, \"Exploration of Optimal Functional Trojan-Resistant Hardware Intellectual Property (IP) Core Designs during High Level Synthesis\", Elsevier Journal on Microprocessors and Microsystems,Accepted, Nov 2023",
    "Mahendra Rathor, Anirban Sengupta, \"Revisiting Black-Hat HLS: A Lightweight Countermeasure to HLS-aided Trojan Attack\", IEEE Embedded Systems Letters (ESL)Accepted, 2023",
    "Aditya Anshul, Anirban Sengupta, \"A Survey of High Level Synthesis based Hardware Security Approaches for Reusable IP Cores\", IEEE Circuits and Systems Journal (CASM),Accepted, Oct 2023",
    "Aditya Anshul, Anirban Sengupta, \"Exploration of Optimal Crypto-Chain Signature Embedded Secure JPEG-CODEC Hardware IP during High Level Synthesis\", Elsevier Journal on Microprocessors and Microsystems, Volume 102, October 2023, 104916",
    "Mahendra Rathor, Aditya Anshul, Anirban Sengupta, \"Securing Reusable IP Cores using Voice Biometric based Watermark\", IEEE Transactions on Dependable and Secure Computing (TDSC), Accepted, Sep 2023",
    "Anirban Sengupta, Rahul Chaurasia, Aditya Anshul, \"Robust Security of Hardware Accelerators using Protein Molecular Biometric Signature and Facial Biometric Encryption Key\", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 31, no. 6, pp. 826-839, June 2023",
    "Rahul Chaurasia, Anirban Sengupta, \"Retinal Biometric for Securing JPEG-Codec Hardware IP core for CE systems\", IEEE Transactions on Consumer Electronics (TCE), DOI: 10.1109/TCE.2023.3264669, 2023",
    "Mahendra Rathor, Anirban Sengupta, Rahul Chaurasia, Aditya Anshul, \"Exploring Handwritten Signature Image Features for Hardware Security\", IEEE Transactions on Dependable and Secure Computing (TDSC), DOI: 10.1109/TDSC.2022.3218506, 2023",
    "Anirban Sengupta, Mahendra Rathor, Rahul Chaurasia, \"Biometrics for Hardware Security and Trust: Discussion and Analysis\", IEEE IT Professionals (ITPro), DOI: 10.1109/MITP.2023.3277594, May 2023",
    "Anirban Sengupta, Rahul Chaurasia, Mahendra Rathor, \"HLS based Swarm Intelligence Driven Optimized Hardware IP Core for Linear Regression based Machine Learning\", IET Journal of Engineering, Accepted, Aug 2023",
    "Anirban Sengupta, Rahul Chaurasia, K Bharath, \"Exploring Unified Biometrics with Encoded Dictionary for Hardware Security of Fault Secured IP Core Designs\", Elsevier Journal on Computers and Electrical Engineering, Accepted, Aug 2023",
    "Aditya Anshul, Anirban Sengupta, \"PSO based Exploration of Multi-Phase Encryption based Secured Image Processing Filter Hardware IP Core Datapath during High Level Synthesis\", Elsevier Journal on Expert Systems with Applications, Volume 223, 1 August 2023, 119927",
    "Mahendra Rathor, Aditya Anshul, K Bharath, Rahul Chaurasia , Anirban Sengupta, \"Quadruple Phase Watermarking during High Level Synthesis for Securing Reusable Hardware IP Cores\", Elsevier Journal on Computers and Electrical Engineering, Volume 105, January 2023, 108476",
    "Anirban Sengupta, Rahul Chaurasia, \"Secured Convolutional Layer IP Core in Convolutional Neural Network using Facial Biometric\", IEEE Transactions on Consumer Electronics (TCE) , Volume: 68, Issue: 3, Aug 2022, pp. 291-306",
    "Anirban Sengupta, Rahul Chaurasia, \"Securing IP Cores for DSP applications using Structural Obfuscation and Chromosomal DNA Impression\", IEEE Access , Volume: 10, May 2022, pp. 50903 - 50913",
    "Rahul Chaurasia, Aditya Anshul, Anirban Sengupta, \"Palmprint Biometric vs Encrypted Hash based Digital Signature for Securing DSP Cores Used in CE systems\", IEEE Consumer Electronics (CEM) , Volume: 11, Issue: 5, September 2022, pp. 73-80",
    "Anirban Sengupta, Rahul Chaurasia, Tarun Reddy, \"Contact-less Palmprint Biometric for Securing DSP Coprocessors used in CE systems\", IEEE Transactions on Consumer Electronics (TCE) , Volume: 67, Issue: 3, August 2021, pp. 202-213",
    "Anirban Sengupta, Mahendra Rathor, \"Facial Biometric for Securing Hardware Accelerators\", IEEE Transactions on Very Large Scale Integration Systems (TVLSI) , Volume: 29, Issue: 1, Jan. 2021, pp. 112 - 123",
    "Wei Hu, Chip-Hong Chang, Anirban Sengupta, Swarup Bhunia, Ryan Kastner, Hai Li, \"An Overview of Hardware Oriented Security and Trust: Threats, Countermeasures and Design Tools\", IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD), Invited Paper, Volume: 40, Issue: 6, June 2021, pp. 1010-1038",
    "W Hu, CH Chang, Anirban Sengupta, S Bhunia, R Castner, H Li, \"Hardware Oriented Security and Trust\", IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD), Accepted, 2021",
    "Anirban Sengupta, Mahendra Rathor, \"Obfuscated Hardware Accelerators for Image Processing Filters - Application Specific and Functionally Reconfigurable Processors\", IEEE Transactions on Consumer Electronics (TCE) , Volume: 66, Issue: 4, Nov 2020, pp. 386-395",
    "Anirban Sengupta, Mahendra Rathor \"Securing Hardware Accelerators for CE Systems using Biometric Fingerprinting\", IEEE Transactions on Very Large Scale Integration Systems (TVLSI) , Volume: 28, Issue: 9, Sep 2020, pp. 1979-1992",
    "Anirban Sengupta, Mahendra Rathor, \"Enhanced Security of DSP circuits using Multi-key based Structural Obfuscation and Physical-level Watermarking for Consumer Electronics systems\", IEEE Transactions on Consumer Electronics (TCE) , Volume: 66, Issue:2, May 2020, pp. 163-172",
    "Mahendra Rathor, Anirban Sengupta, \"IP Core Steganography using Switch based Key-driven Hash-chaining and Encoding for Securing DSP kernels used in CE Systems\",, IEEE Transactions on Consumer Electronics (TCE) , Volume: 66, Issue: 3, Aug 2020, pp. 251-260.",
    "Anirban Sengupta, Mahendra Rathor, \"Structural Obfuscation and Crypto-Steganography based Secured JPEG Compression Hardware for Medical Imaging Systems\", IEEE Access, Volume: 8, Issue:1, Dec 2020, pp. 6543-6565",
    "Anirban Sengupta, Mahendra Rathor, \"HLS based IP Protection of Reusable Cores using Biometric Fingerprint\", IEEE Letters of the Computer Society (LOCS) , Volume: 3, Issue: 2, July-Dec 2020, pp. 42-45.",
    "Anirban Sengupta, Mahendra Rathor, Somesh Patil, Naukudkar Gaurav Harishchandra, \"Securing Hardware Accelerators using Multi-Key based Structural Obfuscation\", IEEE Letters of the Computer Society (LOCS) , Volume: 3, Issue:1, June 2020, pp. 21-24.",
    "Mahendra Rathor, Anirban Sengupta, \"Design Flow of Secured N-point DFT Application Specific Processor using Obfuscation and Steganography\", IEEE Letters of the Computer Society (LOCS) , Volume: 3 , Issue: 1 , June 2020, pp. 13 - 16.",
    "Anirban Sengupta, Mahendra Rathor, \"IP Core Steganography for Protecting DSP Kernels used in CE Systems\",IEEE Transactions on Consumer Electronics (TCE) , Volume: 65 , Issue: 4 , Nov. 2019, pp. 506 - 515",
    "Anirban Sengupta, E. Ranjith Kumar, N. Prajwal Chandra \"Embedding Digital Signature using Encrypted-Hashing for Protection of DSP cores in CE\", IEEE Transactions on Consumer Electronics (TCE), Volume: 65, Issue:3, Aug 2019, pp. 398 - 407",
    "Anirban Sengupta, Mahendra Rathor \"Protecting DSP Kernels using Robust Hologram based Obfuscation\", IEEE Transactions on Consumer Electronics, Volume: 65, Issue: 1, Feb 2019, pp. 99-108",
    "Anirban Sengupta, Deepak Kachave, Dipanjan Roy \"Low Cost Functional Obfuscation of Reusable IP Cores used in CE Hardware through Robust Locking\", IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD), Volume: 38, Issue 4, April 2019, pp. 604 - 616",
    "CH Chang, R Castner, W Hu, Anirban Sengupta, S Bhunia, H Li \"Hardware Oriented Security and Trust: Threats, Countermeasures and Design Tools\", IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD), Accepted, 2019",
    "Anirban Sengupta, Mahendra Rathor \"Security of Functionally Obfuscated DSP core against Removal Attack using SHA-512 based Key Encryption Hardware\", IEEE Access Journal, Volume: 7, Issue:1, 2019, pp. 4598 - 4610",
    "Mahendra Rathor, Anirban Sengupta \"Low-Cost Robust Anti-Removal Logic for Protecting Functionally Obfuscated DSP core against Removal Attack\", IET Electronics Letters, Volume 55, Issue 7, April 2019, pp. 374 – 376",
    "Deepak Kachave, Anirban Sengupta \"Fault Tolerant DSP core datapath against Omni-directional spatial impact of SET\", IEEE Canadian Journal of Electrical and Computer Engineering, Accepted, 2019",
    "Dipanjan Roy, Anirban Sengupta \"Multi-level Watermark for Protecting DSP Kernel used in CE Systems\", IEEE Consumer Electronics, Volume: 8 , Issue: 2 , March 2019, pp. 100 - 102",
    "Anirban Sengupta, Deepak Kachave, \"Digital Processing Core Performance Degradation Due to Hardware Stress Attacks\", IEEE Potential, Volume: 38, Issue: 2, March-April 2019, pp. 39 - 45",
    "Pallabi Sarkar, Dipanjan Roy, Anirban Sengupta, Mrinal Kanti Naskar \"Signature-Free Watermark for Protecting DSP core used in CE Devices\", IEEE Consumer Electronics, Accepted, Nov 2018.",
    "Anirban Sengupta, Peter Corcoran \"Multi-Phase Obfuscation of Fault Secured DSP Designs with Enhanced Security Feature\", IEEE Transactions on Consumer Electronics, Accepted, Aug 2018.",
    "Deepak Kachave, Anirban Sengupta, \"Effect of NBTI Stress on DSP cores used in CE Devices: Threat Model and Performance Estimation\", IET Computers and Digital Techniques, Accepted, July 2018.",
    "Anirban Sengupta, Dipanjan Roy, \"Low-Cost Obfuscated JPEG CODEC IP Core for Secure CE Hardware\", IEEE Transactions on Consumer Electronics, Accepted, 2018.",
    "Anirban Sengupta, Saraju P Mohanty, \"Smart Electronic Systems for Consumer Electronics\", IEEE Transactions on Consumer Electronics, Accepted, 2018.",
    "Dipanjan Roy, Pallabi Sarkar, Anirban Sengupta, MK Naskar, \"Optimizing DSP IP Cores using Design Transformation\", IEEE Consumer Electronics, Accepted, 2018.",
    "Deepak Kachave, Anirban Sengupta, \"Effect of NBTI Stress on DSP Cores used in CE Devices\", IEEE Potential, Invited Paper, Accepted, 2018.",
    "Syed Sadaf Ali and Surya Prakash, \"3-Dimensional Secured Fingerprint Shell\", Pattern Recognition Letters, 2018 (Accepted). [Link]",
    "Iyyakutti Iyappan G and Surya Prakash, \"3D Ear Recognition using Global and Local Features\", IET Biometrics, IET, 2018 (Accepted). [Link]",
    "Anirban Sengupta, Deepak Kachave, Dipanjan Roy \"Low Cost Functional Obfuscation of Reusable IP Cores used in CE Hardware through Robust Locking\", IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD), Accepted, 2018.",
    "Anirban Sengupta, Saraju P Mohanty \"Smart DSP Cores for Consumer Electronics\", IEEE Transactions on Consumer Electronics (TCE), Accepted, 2018.",
    "Dipanjan Roy, Pallabi Sarkar, Anirban Sengupta, MK Naskar \"Optimizing DSP IP Cores using Design Transformation\", IEEE Consumer Electronics, Accepted, 2018",
    "Mayank Swarnkar and Neminath Hubballi, \"RDClass: On Using Relative Distance of Keywords for Accurate Network Traffic Classification\", IET Networks (To Appear), Dec 2018.",
    "Nikhil Tripathi and Neminath Hubballi, \"Detecting Stealth DHCP Starvation Attack Using Machine Learning Approach\", Journal of Computer Virology and Hacking Techniques (Springer), Dec 2018.",
    "Anirban Sengupta, Dipanjan Roy \"Obfuscated JPEG Image Decompression IP Core for Protecting Against Reverse Engineering\", IEEE Consumer Electronics, Accepted, July 2018.",
    "Anirban Sengupta, Dipanjan Roy \"DSP Design Protection in CE through Algorithmic Transformation Based Structural Obfuscation\", IEEE Transactions on Consumer Electronics, Accepted, June 2018.",
    "Anirban Sengupta, Deepak Kachave \"Spatial and Temporal Redundancy for Transient Fault Tolerant Datapath\", IEEE Transactions on Aerospace and Electronic Systems Accepted, June 2018.",
    "Anirban Sengupta, SP Mohanty, Garrett Rose \"Hardware - Assisted Design for Security and Protection of Consumer Electronics IP \", IET Computers and Digital Techniques, Accepted, June 2018 (Impact Factor ~ 0.8).",
    "Deepak Kachave, Anirban Sengupta \"Functionally Locked IP Core in CE Hardware for Shielding against Reverse Engineering Attacks\", IEEE Consumer Electronics, Accepted, June 2018 (Impact Factor ~ 1.15).",
    "Anirban Sengupta, Dipanjan Roy \"Framework for IP based Lossless Image Compression for Camera Systems\", IEEE Consumer Electronics, Accepted, March 2018 (Impact Factor ~ 1.15).",
    "Nikhil Tripathi and Neminath Hubballi,\"Slow Rate Denial of Service Attacks Against HTTP/2 and Detection\",Computers & Security, (To Appear March 2018)",
    "Anirban Sengupta, Deepak Kachave \"Forensic Engineering for Resolving Ownership Problem of Reusable IP Core generated during High Level Synthesis\", Elsevier Journal on Future Generation Computer Systems, Accepted, Jan 2018 (Impact Factor ~ 4.8).",
    "Anirban Sengupta, Dipanjan Roy \"Triple-Phase Watermarking for Reusable IP Core Protection during Architecture Synthesis\"IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD), Accepted, Jan 2018 Impact factor ~ 2.",
    "Anirban Sengupta, Dipanjan Roy, Peter Corcoran \"A Framework for Hardware Efficient Reusable IP Core for Grayscale Image CODEC\", IEEE Access Journal, Accepted, 2018, DOI: 10.1109/ACCESS.2017.2776293",
    "Piyush Joshi, Surya Prakash and Sonika Rawat,\"Continuous Wavelet Transform based No-reference Quality Assessment of Deblocked Images\", The Visual Computer, Springer, 2017 (Accepted). [Link]",
    "Anirban Sengupta, Sandip Kundu \"Securing IoT Hardware: Threat models and Reliable, Low-power Design Solutions\", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Dec 2017, Volume: 25, Issue:12, pp. 3265 - 3267",
    "Anirban Sengupta, Dipanjan Roy \"Automated Low Cost Scheduling Driven Watermarking Methodology for Modern CAD High-Level Synthesis Tools\" Elsevier Journal of Advances in Engineering Software, Accepted, Dec 2017.",
    "Dipanjan Roy, Anirban Sengupta \"Low Overhead Symmetrical Protection of Reusable IP Core using Robust Fingerprinting and Watermarking during High Level Synthesis\", Elsevier Journal on Future Generation Computer Systems, Accepted, Dec 2017.",
    "Neminath Hubballi, Nikhil Tripathi, \"An Event based Technique for Detecting Spoofed IP Packets\", Journal of Information Security and Applications, Elsevier (To Appear Dec 2017)",
    "Diksha Golait and Neminath Hubballi, \"Detecting Anomalous Behaviour in VoIP Systems:A Discrete Event System Modeling\" IEEE Transactions on Information and Forensic Security (To appear Dec 2017).",
    "Anirban Sengupta, Deepak Kachave, \"Particle Swarm Optimisation Driven Low Cost Single Event Transient Fault Secured Design during Architectural Synthesis\"Accepted, IET Journal of Engineering, Dec 2017 (to appear).",
    "Anirban Sengupta, Dipanjan Roy, \"Protecting an Intellectual Property Core during Architectural Synthesis using High-Level Transformation Based Obfuscation\"IET Electronics Letters, Accepted, 2017. Impact factor ~ 1.1",
    "Anirban Sengupta, Deepak Kachave, \"Low Cost Fault Tolerance against kc-cycle and km-unit Transient for Loop Based Control Data Flow Graphs during Physically Aware High Level Synthesis\" Elsevier Journal on Microelectronics Reliability, Accepted, 2017. Impact factor ~ 1.6",
    "Anirban Sengupta, \"Hardware Vulnerabilities and its Effect on CE Devices: Design-for-Security against Trojan\" IEEE Consumer Electronics, Accepted, Nov 2017. Impact factor ~ 1.15.",
    "Anirban Sengupta, Madhavi Ganapathiraju, \"Audio & Video Technologies of Consumer Electronics Devices\", IEEE Consumer Electronics, Accepted, October 2017. Impact factor ~ 1.15.",
    "Anirban Sengupta \"Hardware Vulnerabilities and its Effect on CE Devices: Design-for-Security against Trojan\", IEEE Consumer Electronics, Accepted, Oct 2017.",
    "Anirban Sengupta \"Hardware Security of CE Devices: Threat Models and Defence against IP Trojans and IP Piracy\", IEEE Consumer Electronics, Accepted, Sep 2017.",
    "Anirban Sengupta, Dipanjan Roy \"Automated Low Cost Scheduling Driven Watermarking Methodology for Modern CAD High-Level Synthesis Tools\" Elsevier Journal of Advances in Engineering Software, Accepted, June 2017.",
    "Dipanjan Roy, Anirban Sengupta \"Anti-Piracy aware IP Chipset Design for CE Devices: Robust Watermarking Approach\", IEEE Consumer Electronics, Volume : 6, Issue: 2, pp. 1- 8,April 2017.",
    "Saraju P. Mohanty, Anirban Sengupta, Parthasarathy Guturu, and Elias Kougianos \"Everything You Want to Know About Watermarking: From Paper Marks to Hardware Protection\", IEEE Consumer Electronics Magazine, Accepted, To appear in April 2017.",
    "Piyush Joshi and Surya Prakash, \"Retina Inspired No-reference Image Quality Assessment for Blur and Noise, Multimedia Tools and Applications\", Springer, February 2017. URL",
    "Anirban Sengupta, Sandip Kundu \"Securing IoT Hardware: Threat models and Reliable, Low-power Design Solutions\", IEEE Transactions on VLSI Systems, Accepted, Dec 2016",
    "Mayank Swarnkar and Neminath Hubballi, \"OCPAD: One Class Naive Bayes Classifier for Payload based Anomaly Detection\", Expert Systems with Applications, Elsevier, (To Appear, Dec 2016).",
    "Anirban Sengupta \"Mathematical Models for Latency Estimation of Loop Unrolled and Loop Pipelined CDFGS during High Level Synthesis\", IEEE VLSI Circuits & Systems Letter, Invited paper, Accepted, Oct 2016.",
    "Neminath Hubballi and Nikhil Tripathi, \"A Closer Look into DHCP Starvation Attack in Wireless Networks\", Computers & Security, Elsevier (To Appear) Accepted in October 2016.",
    "Dipanjan Roy, Anirban Sengupta, Saumya Bhadauria \"Low Cost Optimized Trojan Secured Schedule at Behavioral Level for Single & Nested Loop Control Data Flow Graphs\", Elsevier Journal on VLSI Integration, Accepted, Sep 22/2016.",
    "Anirban Sengupta, Saumya Bhadauria, and Saraju P. Mohanty, “Low Cost Security Aware High Level Synthesis Methodology”, IET Journal on Computers & Digital Techniques (CDT), Accepted, Aug 2016.",
    "Anirban Sengupta, Saumya Bhadauria, \"TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling with Optimal Loop Unrolling Factor during High Level Synthesis\", IEEE Transactions on Computer Aided Design of Integrated Circuits (TCAD), Accepted, July 25/2016.",
    "Anirban Sengupta \"Cognizance on Intellectual Property: A High-Level Perspective\", IEEE Consumer Electronics, July 2016.",
    "Anirban Sengupta, F. Lombardi, S.P Mohanty, M. Zwolinski, \"Security and Reliability Aware System Design for Mobile Computing Systems\", IEEE Access Journal, Volume: 4, 2016, pp. 2976 - 2980 (Impact factor ~ 1.25).",
    "Om Prakash Patel, Aruna Tiwari, \"Novel Quantum Inspired Binary Neural Network Algorithm\", Sadhana - Academy Proceedings in Engineering Sciences, Springer, (SCIE Index, last 5-year Impact factor- 0.65).",
    "Anirban Sengupta, \"Design Flow of a Digital IC for CE Products\", IEEE Consumer Electronics, April 2016, Vol.5, Issue: 2, pp.58 - 62.",
    "Anirban Sengupta \"Evolution of IP Design Process in Semiconductor/EDA Industry\", IEEE Consumer Electronics, April 2016, Vol.5, Issue: 2, pp.123 - 126.",
    "Anirban Sengupta, Peter Corcoran \"Advances in Smart Robust Low Cost Hardware System Design for Digital Consumer Electronics\", IEEE Transactions on Consumer Electronics, Accepted, special section, March 2016.",
    "Anirban Sengupta, Saumya Bhadauria, \"Exploring Low Cost Optimal Watermark for Reusable IP Cores during High Level Synthesis\" , IEEE Access Journal, Invited paper, Volume:4, Issue: 99, pp. 2198 - 2215, March 2016.",
    "Deepak Kachave, Anirban Sengupta, “Integrating Physical Level Design and High Level Synthesis for Simultaneous Multi-Cycle Transient and Multiple Transient Fault Resiliency of Application Specific Datapath Processors”, Elsevier Journal on Microelectronics Reliability, Accepted, doi:10.1016/j.microrel.2016.03.006, March 2016.",
    "Anirban Sengupta, Saumya Bhadauria \"IP core Protection of CDFGs using Robust Watermarking during Behavioral Synthesis Based on User Resource Constraint and Loop Unrolling Factor\", IET Electronics Letters, March 2016, Vol. 52, No. 6 pp. 439-441",
    "Arpit Bhardwaj, Aruna Tiwari, M. Vishaal Varma, M. Ramesh Krishna , \" A Novel Genetic Programming Approach for Epileptic Seizure Detection, Elsevier Journal Computer methods and programs in biomedicine\", vol. 124, pp. 2-18, February 2016.",
    "A. Sengupta, S. Bhadauria, \"Optimized Hardware Design for Trojan Security at Behavioral Level for Loop Based Applications\", Elsevier Journal on VLSI Integration, Jan 2016",
    "Amit Amritkar, Eric de Sturler, Katarzyna Świrydowicz, Danesh Tafti, Kapil Ahuja, \"Recycling Krylov Subspaces for CFD Applications and a New Hybrid Recycling Solver\", Journal of Computational Physics by Elsevier, vol. 303, pp. 222–237, December 2015.",
    "Anirban Sengupta \"Protection of IP-Core Designs for CE Products\",IEEE Consumer Electronics, Dec 2015, Vol 5, pp. 83- 89.",
    "Kapil Ahuja, Peter Benner, Eric de Sturler, and Lihong Feng, \"Recycling BiCGSTAB with an Application to Parametric Model Order Reduction\", SIAM Journal on Scientific Computing, vol. 37(5), pp. S429–S446, October 2015.",
    "Anirban Sengupta \"Protection of Reusable IP core at Architectural Level\", IEEE VLSI Circuits & Systems Letter, Accepted, Oct 2015.",
    "Saumya Bhadauria, Anirban Sengupta, \"Multi-Cycle Single Event Transient Fault Security Aware MO-DSE for Single loop CDFGs in HLS\", IEEE VLSI Circuits & Systems Letter, Accepted, Aug 2015",
    "Anirban Sengupta, Saumya Bhadauria, \"Adaptive Bacterial Foraging Driven Datapath Optimization: Exploring Power-Performance Tradeoff in High Level Synthesis\", Elsevier Journal on Applied Mathematics & Computation, Accepted, July 13, 2015 (IF ~ 1.68).",
    "Arpit Bhardwaj, Aruna Tiwari, \"Breast cancer diagnosis using Genetically Optimized Neural Network model, Elsevier journal :Expert Systems with Applications\", vol. 42, pp. 4611-4620, June 2015.",
    "Anirban Sengupta, Vipul Kumar Mishra, “A Methodology for Comprehensive Schedule Delay Estimation during Design space Exploration in Architectural Synthesis”, IEEE VLSI Circuits & Systems Letter (Letter of TCVLSI), Volume 1, Issue 1, April 2015, pp. 2 - 8.",
    "Anirban Sengupta, Reza Sedaghat, \"Swarm Intelligence Driven Design Space Exploration of Optimal k-Cycle Transient Fault Secured Datapath during High Level Synthesis Based on User Power-Delay Budget\", Elsevier Journal on Microelectronics Reliability, Accepted, March 2015.",
    "Anirban Sengupta \"Exploration of kc-cycle Transient Fault Secured Datapath and Loop Unrolling Factor for Control Data Flow Graphs during High Level Synthesis\", IEEE/IET Electronics Letters, Accepted, Feb 2015 (IF ~ 1.1)",
    "Anirban Sengupta, Saumya Bhadauria “Bacterial Foraging Driven Exploration of Multi Cycle Fault Tolerant Datapath based on Power-Performance Tradeoff in High Level Synthesis”, Elsevier Journal on Expert Systems With Applications, Accepted, 2015 (5yr Impact Factor = 2.339).",
    "Anirban Sengupta,Saumya Bhadauria \"Automated Design Space Exploration of Multi-Cycle Transient Fault Detectable Datapath based on Multi-Objective User Constraints for Application Specific Computing\" Elsevier Journal on Advances in Engineering Software, Accepted, 2015. (Impact Factor = 1.4)",
    "Anirban Sengupta, VK Mishra. \"Simultaneous Exploration of Optimal Datapath and Loop Based High level Transformation during Area-Delay Tradeoff in Architectural Synthesis Using Swarm Intelligence\", IOS Press, Journal of Knowledge-Based and Intelligent Engineering Systems, Accepted, 2015.",
    "VK Mishra, Anirban Sengupta,\"Swarm Inspired Exploration of Architecture and Unrolling Factors for Nested Loop Based Application in Architectural Synthesis\", IEEE/IET Electronics Letters,Accepted, Dec 2014.",
    "Reza Sedaghat, Anirban Sengupta, \"Rapid Exploration of Cost-Performance Tradeoffs using Dominance Effect during Design of Hardware Accelerators, Journal of Facta Universitatis: Series Electronics and Energetics, Volume 27, No. 3, pp. 317 – 328, September 2014.",
    "Surya Prakash and Phalguni Gupta, \"Human Recognition using 3D Ear Images\" , Neurocomputing, 40, 317-325, Elsevier, September 2014.",
    "Neminath Hubballi and Vinoth Suryanarayanan, \"False Alarm Minimization Techniques in Signature-Based Intrusion Detection Systems: A Survey\" Computer Communications Journal of Elsevier, vol. 49, no. 1, pp. 1-17, August 2014.",
    "Anirban Sengupta, Reza Sedaghat, Vipul Kumar Mishra,\"Execution Time – Area Tradeoff in GA using Residual Load Decoder: Integrated Exploration of Chaining Based Schedule and Allocation in HLS for Hardware Accelerators\", Journal of Facta Universitatis: Series Electronics and Energetics, Volume 27, No. 2, pp. 235 – 249, June 2014 (Invited Paper).",
    "Anirban Sengupta, Vipul Kumar Mishra, \"Automated Exploration of Datapath and Unrolling Factor during Power-Performance Tradeoff in Architectural Synthesis Using Multi-Dimensional PSO Algorithm\", ELSEVIER JOURNAL ON EXPERT SYSTEMS WITH APPLICATIONS, Accepted, Jan 2014.",
    "Vipul Kumar Mishra and Anirban Sengupta, \"MO-PSE: Adaptive Multi Objective Particle Swarm Optimization Based Design Space Exploration in Architectural Synthesis for Application Specific Processor Design\", Elsevier Journal on Advances in Engineering Software, Vol. 67, pp. 111-124, January 2014.",
    "Anirban Sengupta, Saumya Bhadauria “Exploration of Multi-Objective Tradeoff During High Level Synthesis Using Bacterial Chemotaxis and Dispersal”, Elsevier Journal on Procedia Computer Science, 2014, Volume. 35, Issue. C, pp. 63 – 72.",
    "Om Prakash Singh, Somnath Dey and Debasis Samanta, \"Fingerprint Indexing using Minutiae-based Invariable Set of Multidimensional Features\" ,International Journal of Biometrics, vol: 6, no: 3, pp: 272--303, 2014.",
    "Jyotirmay Dewangan and Somnath Dey and Debasis Samanta, \"Face Images Database Indexing for Person Identification Problem\", International Journal of Biometrics and Bioinformatics (IJBB), vol. 7, no. 2, pp. 93 - 122, October 2013.",
    "Narendra S. Chaudhari and Jaya Thomas, \"Hybrid Cryptosystem Based on 2-SAT & 3-SAT and the Implications of Polynomial Solvability of 3-SAT\", International Journal of Computer Applications (IJCA): Special Issue on Evolution in Networks and Computer Communications, Vol. 2011, No. 2, pp.:01-06, New York, USA (Oct. 2011). Link.",
    "Rajkumar Jain and Narendra S. Chaudhari, \"Representation of k-Cluster constraint as k-SAT in Social Networking\", International Journal of Computer Applications (IJCA): Special Issue on Evolution in Networks and Computer Communications, Vol. 2011, No.1, pp.:13-18, New York (USA) (Oct. 2011). Link.",
    "Neetesh Saxena and Narendra S. Chaudhari, \"A Secure Digital Signature Approach for SMS Security\", In, International Journal of Computer Applications (IJCA): Special issue on IP Multimedia Communications, Vol. 2011, No.1, pp.:98-102, New York (USA) (Oct. 2011). Link.",
    "Prakash C Sharma and Narendra S Chaudhari, \"Polynomial 3-SAT Encoding for K-Colorability of Graph\", International Journal of Computer Applications (IJCA): Special Issue on Evolution in Networks and Computer Communications Vol.2011, No. 1, pp.:19-24, New York, USA (Oct. 2011). Link.",
    "Kshitij Pathak, Aruna Tiwari and Narendra S Chaudhari, \"Computational Complexity of Association Rule Hiding Algorithms\", In, International Journal of Computer Applications (IJCA): Special Issue on Evolution in Networks and Computer Communications Vol.2011, No. 1, pp.:39-43, New York, USA (Oct. 2011). Link.",
    "Li Shukai, Narendra S. Chaudhari, Manoranjan Dash, \"Selecting useful features for personal credit risk analysis\", International Journal of Business Information Systems (IJBIS) Vol. 6, No. 4, pp. 530-546 (Dec. 2010).",
    "Narendra S. Chaudhari, \"Improved polynomial algorithm for 3-SAT\", The Journal of the Indian Academy of Mathematics, Vol. 32, No. 1 (Oct. 2010) pp. 251-267."
];


// --- 2. पेज कंपोनेंट ---
export default function JournalPublicationsPage() {
    return (
        <div className="container mx-auto px-4 py-12">
            <h1 className="text-4xl font-bold text-blue-900 mb-12 text-center">
                Journal Publications
            </h1>

            {/* पब्लिकेशन की लिस्ट */}
            <div className="space-y-6">
                {publicationsData.map((publication, index) => (
                    <div
                        key={index}
                        className="bg-white p-4 rounded-lg shadow-lg border border-gray-200"
                    >
                        <div className="flex items-start">
                            {/* आपकी "count wise" गिनती */}
                            <span className="text-xl font-bold text-blue-800 mr-4">
                                {index + 1}.
                            </span>
                            {/* पब्लिकेशन का टेक्स्ट */}
                            <p className="text-gray-700 leading-relaxed flex-1">
                                {publication}
                            </p>
                        </div>
                    </div>
                ))}
            </div>
        </div>
    );
}