# Verilog_VCD_to_txt
This is a simple script meant to convert a VCD file generated by Xilinx's ISE simulator to signals in integer format, in order to analyze resunts offline. The main purpose is to analyze the performance of FIR filters
