// Seed: 279440424
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wand id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : 1] id_14;
  assign id_10 = 1;
  wire id_15;
  id_16 :
  assert property (@(posedge -1) -1'b0)
  else $signed(10);
  ;
endmodule
