def vpmaddwd1 : instruction :=
  definst "vpmaddwd" $ do
    pattern fun (v_3375 : reg (bv 128)) (v_3376 : reg (bv 128)) (v_3377 : reg (bv 128)) => do
      v_10358 <- getRegister v_3375;
      v_10361 <- getRegister v_3376;
      setRegister (lhs.of_reg v_3377) (concat (add (mul (leanSignExtend (extract v_10358 16 32) 32) (leanSignExtend (extract v_10361 16 32) 32)) (mul (leanSignExtend (extract v_10358 0 16) 32) (leanSignExtend (extract v_10361 0 16) 32))) (concat (add (mul (leanSignExtend (extract v_10358 48 64) 32) (leanSignExtend (extract v_10361 48 64) 32)) (mul (leanSignExtend (extract v_10358 32 48) 32) (leanSignExtend (extract v_10361 32 48) 32))) (concat (add (mul (leanSignExtend (extract v_10358 80 96) 32) (leanSignExtend (extract v_10361 80 96) 32)) (mul (leanSignExtend (extract v_10358 64 80) 32) (leanSignExtend (extract v_10361 64 80) 32))) (add (mul (leanSignExtend (extract v_10358 112 128) 32) (leanSignExtend (extract v_10361 112 128) 32)) (mul (leanSignExtend (extract v_10358 96 112) 32) (leanSignExtend (extract v_10361 96 112) 32))))));
      pure ()
    pat_end;
    pattern fun (v_3389 : reg (bv 256)) (v_3390 : reg (bv 256)) (v_3391 : reg (bv 256)) => do
      v_10413 <- getRegister v_3389;
      v_10416 <- getRegister v_3390;
      setRegister (lhs.of_reg v_3391) (concat (add (mul (leanSignExtend (extract v_10413 16 32) 32) (leanSignExtend (extract v_10416 16 32) 32)) (mul (leanSignExtend (extract v_10413 0 16) 32) (leanSignExtend (extract v_10416 0 16) 32))) (concat (add (mul (leanSignExtend (extract v_10413 48 64) 32) (leanSignExtend (extract v_10416 48 64) 32)) (mul (leanSignExtend (extract v_10413 32 48) 32) (leanSignExtend (extract v_10416 32 48) 32))) (concat (add (mul (leanSignExtend (extract v_10413 80 96) 32) (leanSignExtend (extract v_10416 80 96) 32)) (mul (leanSignExtend (extract v_10413 64 80) 32) (leanSignExtend (extract v_10416 64 80) 32))) (concat (add (mul (leanSignExtend (extract v_10413 112 128) 32) (leanSignExtend (extract v_10416 112 128) 32)) (mul (leanSignExtend (extract v_10413 96 112) 32) (leanSignExtend (extract v_10416 96 112) 32))) (concat (add (mul (leanSignExtend (extract v_10413 144 160) 32) (leanSignExtend (extract v_10416 144 160) 32)) (mul (leanSignExtend (extract v_10413 128 144) 32) (leanSignExtend (extract v_10416 128 144) 32))) (concat (add (mul (leanSignExtend (extract v_10413 176 192) 32) (leanSignExtend (extract v_10416 176 192) 32)) (mul (leanSignExtend (extract v_10413 160 176) 32) (leanSignExtend (extract v_10416 160 176) 32))) (concat (add (mul (leanSignExtend (extract v_10413 208 224) 32) (leanSignExtend (extract v_10416 208 224) 32)) (mul (leanSignExtend (extract v_10413 192 208) 32) (leanSignExtend (extract v_10416 192 208) 32))) (add (mul (leanSignExtend (extract v_10413 240 256) 32) (leanSignExtend (extract v_10416 240 256) 32)) (mul (leanSignExtend (extract v_10413 224 240) 32) (leanSignExtend (extract v_10416 224 240) 32))))))))));
      pure ()
    pat_end;
    pattern fun (v_3374 : Mem) (v_3370 : reg (bv 128)) (v_3371 : reg (bv 128)) => do
      v_18941 <- evaluateAddress v_3374;
      v_18942 <- load v_18941 16;
      v_18945 <- getRegister v_3370;
      setRegister (lhs.of_reg v_3371) (concat (add (mul (leanSignExtend (extract v_18942 16 32) 32) (leanSignExtend (extract v_18945 16 32) 32)) (mul (leanSignExtend (extract v_18942 0 16) 32) (leanSignExtend (extract v_18945 0 16) 32))) (concat (add (mul (leanSignExtend (extract v_18942 48 64) 32) (leanSignExtend (extract v_18945 48 64) 32)) (mul (leanSignExtend (extract v_18942 32 48) 32) (leanSignExtend (extract v_18945 32 48) 32))) (concat (add (mul (leanSignExtend (extract v_18942 80 96) 32) (leanSignExtend (extract v_18945 80 96) 32)) (mul (leanSignExtend (extract v_18942 64 80) 32) (leanSignExtend (extract v_18945 64 80) 32))) (add (mul (leanSignExtend (extract v_18942 112 128) 32) (leanSignExtend (extract v_18945 112 128) 32)) (mul (leanSignExtend (extract v_18942 96 112) 32) (leanSignExtend (extract v_18945 96 112) 32))))));
      pure ()
    pat_end;
    pattern fun (v_3383 : Mem) (v_3384 : reg (bv 256)) (v_3385 : reg (bv 256)) => do
      v_18992 <- evaluateAddress v_3383;
      v_18993 <- load v_18992 32;
      v_18996 <- getRegister v_3384;
      setRegister (lhs.of_reg v_3385) (concat (add (mul (leanSignExtend (extract v_18993 16 32) 32) (leanSignExtend (extract v_18996 16 32) 32)) (mul (leanSignExtend (extract v_18993 0 16) 32) (leanSignExtend (extract v_18996 0 16) 32))) (concat (add (mul (leanSignExtend (extract v_18993 48 64) 32) (leanSignExtend (extract v_18996 48 64) 32)) (mul (leanSignExtend (extract v_18993 32 48) 32) (leanSignExtend (extract v_18996 32 48) 32))) (concat (add (mul (leanSignExtend (extract v_18993 80 96) 32) (leanSignExtend (extract v_18996 80 96) 32)) (mul (leanSignExtend (extract v_18993 64 80) 32) (leanSignExtend (extract v_18996 64 80) 32))) (concat (add (mul (leanSignExtend (extract v_18993 112 128) 32) (leanSignExtend (extract v_18996 112 128) 32)) (mul (leanSignExtend (extract v_18993 96 112) 32) (leanSignExtend (extract v_18996 96 112) 32))) (concat (add (mul (leanSignExtend (extract v_18993 144 160) 32) (leanSignExtend (extract v_18996 144 160) 32)) (mul (leanSignExtend (extract v_18993 128 144) 32) (leanSignExtend (extract v_18996 128 144) 32))) (concat (add (mul (leanSignExtend (extract v_18993 176 192) 32) (leanSignExtend (extract v_18996 176 192) 32)) (mul (leanSignExtend (extract v_18993 160 176) 32) (leanSignExtend (extract v_18996 160 176) 32))) (concat (add (mul (leanSignExtend (extract v_18993 208 224) 32) (leanSignExtend (extract v_18996 208 224) 32)) (mul (leanSignExtend (extract v_18993 192 208) 32) (leanSignExtend (extract v_18996 192 208) 32))) (add (mul (leanSignExtend (extract v_18993 240 256) 32) (leanSignExtend (extract v_18996 240 256) 32)) (mul (leanSignExtend (extract v_18993 224 240) 32) (leanSignExtend (extract v_18996 224 240) 32))))))))));
      pure ()
    pat_end
