; Specify all components of the homebrew CPU necessary for the assembler to configure


; Define bit width of instructions and addresses
instruction_width	1
address_width		2


; Define size (in bytes) of program ROM
decoder_rom		1		16 16
program_rom		1		15 8


; *** Define registers first ***
register	8	a, b, c, d, ah, al
register	16	pc, ra, ahl
register	16	sp, si


; *** Define flags ***
flag FLAG_C, FLAG_S, FLAG_V, FLAG_Z, FLAG_D


; *** Define external devices ***
device Device_0, Device_1, Device_2, Device_3, Device_4, Device_5, Device_6, Device_7, Device_8, Device_9, Device_10


; *** Define control lines (32 total) ***
; Note that shifts are 32 - (# bits of control group)
; Mem Bus Writers (2)
control NULL_WRITE_MEM			0 << 0
control _RAM_WRITE_MEM			1 << 0
control _MEMBRIDGE_WRITE_MEM	2 << 0

; Mem Bus Readers (2)
control NULL_READ_MEM			0 << 2
control IR_READ_MEM				1 << 2
control Ahi_READ_MEM			2 << 2
control Alo_READ_MEM			3 << 2

; Data Bus Writers (3)
control NULL_WRITE_DATA			0 << 4
control _MEMBRIDGE_WRITE_DATA	1 << 4
control _ALU_WRITE_DATA			2 << 4
control _DEVICE_0_WRITE_DATA	3 << 4
control _DEVICE_1_WRITE_DATA	4 << 4
control _DEVICE_2_WRITE_DATA	5 << 4
control _DEVICE_3_WRITE_DATA	6 << 4
control _DEVICE_4_WRITE_DATA	7 << 4

; Data Bus Readers (4)
control NULL_READ_DATA			0 << 7
control A_READ_DATA				1 << 7
control B_READ_DATA				2 << 7
control C_READ_DATA				3 << 7
control D_READ_DATA				4 << 7
control DEVICE_0_READ_DATA		5 << 7
control DEVICE_1_READ_DATA		6 << 7
control DEVICE_2_READ_DATA		7 << 7
control DEVICE_3_READ_DATA		8 << 7
control DEVICE_4_READ_DATA		9 << 7
control DEVICE_5_READ_DATA		10 << 7
control DEVICE_6_READ_DATA		11 << 7
control DEVICE_7_READ_DATA		12 << 7
control DEVICE_8_READ_DATA		13 << 7
control DEVICE_9_READ_DATA		14 << 7
control DEVICE_10_READ_DATA		15 << 7

; LHS Bus Writers (3)
control NULL_WRITE_LHS			0 << 11
control _Ahi_WRITE_LHS			1 << 11
control _A_WRITE_LHS			2 << 11
control _B_WRITE_LHS			3 << 11
control _C_WRITE_LHS			4 << 11
control _D_WRITE_LHS			5 << 11
control _RA_WRITE_LHS			6 << 11

; RHS Bus Writers (3)
control NULL_WRITE_RHS			0 << 14
control _Alo_WRITE_RHS			1 << 14
control _A_WRITE_RHS			2 << 14
control _B_WRITE_RHS			3 << 14
control _C_WRITE_RHS			4 << 14
control _D_WRITE_RHS			5 << 14
control _RA_WRITE_RHS			6 << 14

; LHS / RHS Bus Readers (2)
control NULL_READ_LRHS			0 << 17
control _PC_READ_LRHS			1 << 17
control _SP_READ_LRHS			2 << 17
control _SI_READ_LRHS			3 << 17

; ADDR Bus Writers (2)
control _Ahl_WRITE_ADDR			0 << 19
control _PC_WRITE_ADDR			1 << 19
control _SP_WRITE_ADDR			2 << 19
control _SI_WRITE_ADDR			3 << 19

; INC / DEC / STORE (3)
control NULL_INC_DEC_STO		0 << 21
control PC_DEC					1 << 21
control SP_INC					2 << 21
control SI_INC					3 << 21
control SP_DEC					4 << 21
control SI_DEC					5 << 21
control _RAM_STO_MEM			6 << 21

; Sequence Controls (3)
control NULL_SEQ				0 << 24
control PC_INC					1 << 24
control _TCU_END_SEQ			2 << 24
control RTI_SEQ					3 << 24
control RA_READ_LRHS_SEQ		4 << 24
control RA_READ_PC_SEQ			5 << 24

; ALU Operations (5)
control ALU_ZERO				0 << 27
control ALU_PASS_LHS			1 << 27
control ALU_PASS_RHS			2 << 27
; many more ALU ops to define here!

; Special
control FETCH _RAM_WRITE_MEM | IR_READ_MEM | PC_INC


; *** Define Opcodes ***
; no operation
opcode $00 nop 
{ 
	seq FETCH;
	seq _TCU_END_SEQ;
}

; immediate moves
opcode $01 mov a, #
{
	seq FETCH;
	seq _RAM_WRITE_MEM | _MEMBRIDGE_WRITE_DATA | A_READ_DATA | PC_INC;
	seq _TCU_END_SEQ;
}

opcode $02 mov b, #
{
	seq FETCH;
	seq _RAM_WRITE_MEM | _MEMBRIDGE_WRITE_DATA | B_READ_DATA | PC_INC;
	seq _TCU_END_SEQ;
}

opcode $03 mov c, #
{
	seq FETCH;
	seq _RAM_WRITE_MEM | _MEMBRIDGE_WRITE_DATA | C_READ_DATA | PC_INC;
	seq _TCU_END_SEQ;
}

opcode $04 mov d, #
{
	seq FETCH;
	seq _RAM_WRITE_MEM | _MEMBRIDGE_WRITE_DATA | D_READ_DATA | PC_INC;
	seq _TCU_END_SEQ;
}


; register transfers
opcode $05 mov a, b
{
	seq FETCH;
	seq _A_WRITE_LHS | ALU_PASS_LHS | B_READ_DATA;
	seq _TCU_END_SEQ;
}

opcode $06 mov a, c
{
	seq FETCH;
	seq _A_WRITE_LHS | ALU_PASS_LHS | C_READ_DATA;
	seq _TCU_END_SEQ;
}

opcode $07 mov a, d
{
	seq FETCH;
	seq _A_WRITE_LHS | ALU_PASS_LHS | D_READ_DATA;
	seq _TCU_END_SEQ;
}

opcode $08 mov a, al
{
	seq FETCH;
	seq _A_WRITE_LHS | ALU_PASS_LHS | _MEMBRIDGE_WRITE_MEM | Alo_READ_MEM;
	seq _TCU_END_SEQ;
}

opcode $09 mov a, ah
{
	seq FETCH;
	seq _A_WRITE_LHS | ALU_PASS_LHS | _MEMBRIDGE_WRITE_MEM | Ahi_READ_MEM;
	seq _TCU_END_SEQ;
}

; *** Define Opcode Aliases ***
opcode_alias $00 null;
opcode_alias $01 lda #;
opcode_alias $02 ldb #;
opcode_alias $03 ldc #;
opcode_alias $04 ldd #;
opcode_alias $05 tab;
opcode_alias $06 tac;
opcode_alias $07 tad;
opcode_alias $08 taal;
opcode_alias $09 taah;
 

; End the architecture definition
**endarch**