# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/LSB_4_bit_adder.v" \
"../../../../Assignment2.srcs/sources_1/new/MSB_3_bit_adder.v" \
"../../../../Assignment2.srcs/sources_1/new/assignment2.v" \
"../../../../Assignment2.srcs/sources_1/new/one_bit_adder.v" \
"../../../../Assignment2.srcs/sim_1/new/test_my_assignment.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
