[12/01 16:56:41      0s] 
[12/01 16:56:41      0s] Cadence Innovus(TM) Implementation System.
[12/01 16:56:41      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/01 16:56:41      0s] 
[12/01 16:56:41      0s] Version:	v19.18-s072_1, built Thu Apr 8 10:55:52 PDT 2021
[12/01 16:56:41      0s] Options:	-init FF/INNOVUS/run_place.tcl -log LOG/place.log -overwrite -nowin 
[12/01 16:56:41      0s] Date:		Fri Dec  1 16:56:41 2023
[12/01 16:56:41      0s] Host:		rivendell.ecen.okstate.edu (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-4617 0 @ 2.90GHz 15360KB)
[12/01 16:56:41      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/01 16:56:41      0s] 
[12/01 16:56:41      0s] License:
[12/01 16:56:41      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[12/01 16:56:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/01 16:56:53     12s] @(#)CDS: Innovus v19.18-s072_1 (64bit) 04/08/2021 10:55 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 16:56:53     12s] @(#)CDS: NanoRoute 19.18-s072_1 NR210301-2308/19_18-UB (database version 18.20, 511.7.1) {superthreading v1.53}
[12/01 16:56:53     12s] @(#)CDS: AAE 19.18-s017 (64bit) 04/08/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 16:56:53     12s] @(#)CDS: CTE 19.18-s016_1 () Mar 23 2021 22:00:45 ( )
[12/01 16:56:53     12s] @(#)CDS: SYNTECH 19.18-s008_1 () Mar 17 2021 22:55:16 ( )
[12/01 16:56:53     12s] @(#)CDS: CPE v19.18-s025
[12/01 16:56:53     12s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 16:56:53     12s] @(#)CDS: OA 22.60-p050 Thu Dec 17 03:05:13 2020
[12/01 16:56:53     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/01 16:56:53     12s] @(#)CDS: RCDB 11.14.18
[12/01 16:56:53     12s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[12/01 16:56:53     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_94060_rivendell.ecen.okstate.edu_jstine_vMDKot.

[12/01 16:56:53     12s] Change the soft stacksize limit to 0.2%RAM (257 mbytes). Set global soft_stack_size_limit to change the value.
[12/01 16:56:53     12s] 
[12/01 16:56:53     12s] **INFO:  MMMC transition support version v31-84 
[12/01 16:56:53     12s] 
[12/01 16:56:53     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 16:56:53     12s] <CMD> suppressMessage ENCEXT-2799
[12/01 16:56:53     12s] <CMD> getVersion
[12/01 16:56:54     12s] [INFO] Loading Pegasus 20.40 fill procedures
[12/01 16:56:54     12s] **WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
[12/01 16:56:54     12s] Sourcing file "FF/INNOVUS/run_place.tcl" ...
[12/01 16:56:54     12s] <FF> Finished loading setup.tcl
[12/01 16:56:54     13s] <CMD> setDistributeHost -local
[12/01 16:56:54     13s] The timeout for a remote job to respond is 3600 seconds.
[12/01 16:56:54     13s] Submit command for task runs will be: local
[12/01 16:56:54     13s] <CMD> setMultiCpuUsage -localCpu 1
[12/01 16:56:54     13s] <CMD> restoreDesign DBS/init.enc.dat mult_alone
[12/01 16:56:54     13s] #% Begin load design ... (date=12/01 16:56:54, mem=477.4M)
[12/01 16:56:54     13s] Set Default Input Pin Transition as 0.1 ps.
[12/01 16:56:54     13s] Loading design 'mult_alone' saved by 'Innovus' '19.18-s072_1' on 'Fri Dec 1 16:56:40 2023'.
[12/01 16:56:54     13s] % Begin Load MMMC data ... (date=12/01 16:56:54, mem=479.2M)
[12/01 16:56:54     13s] % End Load MMMC data ... (date=12/01 16:56:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=479.4M, current mem=479.4M)
[12/01 16:56:54     13s] 
[12/01 16:56:54     13s] Loading LEF file /home/jstine/ecen4303/ecen4303F23/SoC_sky130/par/DBS/init.enc.dat/libs/lef/sky130_osu_sc_12T.tlef ...
[12/01 16:56:54     13s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'L1M1_PR', 
[12/01 16:56:54     13s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'L1M1_PR_R', 
[12/01 16:56:54     13s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'L1M1_PR_M', 
[12/01 16:56:54     13s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'L1M1_PR_MR', 
[12/01 16:56:54     13s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'L1M1_PR_C', 
[12/01 16:56:54     13s] 
[12/01 16:56:54     13s] Loading LEF file /home/jstine/ecen4303/ecen4303F23/SoC_sky130/par/DBS/init.enc.dat/libs/lef/sky130_osu_sc_12T_ms.lef ...
[12/01 16:56:54     13s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[12/01 16:56:54     13s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/01 16:56:54     13s] Set DBUPerIGU to M2 pitch 480.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__xor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_12T_ms__xor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__xor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__xnor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_12T_ms__xnor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__xnor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__tnbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'sky130_osu_sc_12T_ms__tnbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__tnbufi_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__tnbufi_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'sky130_osu_sc_12T_ms__tnbufi_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__tnbufi_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__tielo' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__tiehi' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__tbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'sky130_osu_sc_12T_ms__tbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__tbufi_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__tbufi_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'sky130_osu_sc_12T_ms__tbufi_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__tbufi_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__or2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_12T_ms__or2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__or2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__or2_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_12T_ms__or2_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__or2_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__or2_4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_12T_ms__or2_4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__or2_4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_12T_ms__or2_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_12T_ms__or2_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-200' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__or2_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 16:56:54     13s] To increase the message display limit, refer to the product command reference manual.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__or2_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__oai22_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__oai21_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__nor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__nor2_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__nand2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_12T_ms__nand2_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (IMPLF-201):	Pin 'S0' in macro 'sky130_osu_sc_12T_ms__mux2_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:56:54     13s] Type 'man IMPLF-201' for more detail.
[12/01 16:56:54     13s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 16:56:54     13s] To increase the message display limit, refer to the product command reference manual.
[12/01 16:56:54     13s] 
[12/01 16:56:54     13s] viaInitial starts at Fri Dec  1 16:56:54 2023
viaInitial ends at Fri Dec  1 16:56:54 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 16:56:54     13s] Loading view definition file from DBS/init.enc.dat/viewDefinition.tcl
[12/01 16:56:54     13s] Reading libs_tt timing library '/programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib' ...
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '48.040298'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 116867)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '56.279999'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117029)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '62.071899'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117083)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '39.416901'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 116984)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '62.567299'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117038)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '65.067703'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 116993)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '35.406399'. The last '2' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117193)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '44.683899'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117301)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '47.228699'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117202)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '47.228600'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117256)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '47.228199'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117310)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '41.217300'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117364)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '47.228600'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117211)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '47.228600'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117265)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_1' has very long tail with time value reaching '43.119801'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 117373)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_l' has very long tail with time value reaching '58.996201'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 123936)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_l' has very long tail with time value reaching '37.974800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 123837)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_l' has very long tail with time value reaching '58.234402'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 123891)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_l' has very long tail with time value reaching '58.834599'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 123945)
[12/01 16:56:55     13s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_12T_ms__dffnr_l' has very long tail with time value reaching '16.971100'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 124154)
[12/01 16:56:55     13s] Message <TECHLIB-1398> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/01 16:56:55     13s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_12T_ms__dffs_1', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.001246' and slew '0.039000' is '86.5%', should be within five percent of 'vss'. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib, Line 144878)
[12/01 16:56:55     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_12T_ms__ant'. The cell will only be used for analysis. (File /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.lib)
[12/01 16:56:55     13s] Read 57 cells in library 'sky130_osu_sc_12T_ms_tt_1P80_25C.ccs' 
[12/01 16:56:55     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=559.8M, current mem=491.8M)
[12/01 16:56:55     13s] *** End library_loading (cpu=0.01min, real=0.02min, mem=10.0M, fe_cpu=0.23min, fe_real=0.23min, fe_mem=1121.5M) ***
[12/01 16:56:55     13s] % Begin Load netlist data ... (date=12/01 16:56:55, mem=491.8M)
[12/01 16:56:55     13s] *** Begin netlist parsing (mem=1121.5M) ***
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__xor2_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__xor2_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__xnor2_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__xnor2_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__tnbufi_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__tnbufi_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__tnbufi_1' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__tnbufi_1' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__tielo' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__tielo' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__tiehi' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__tiehi' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__tbufi_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__tbufi_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__tbufi_1' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__tbufi_1' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__or2_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__or2_l' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_12T_ms__or2_8' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_12T_ms__or2_8' is defined in LEF but not in the timing library.
[12/01 16:56:55     13s] Type 'man IMPVL-159' for more detail.
[12/01 16:56:55     13s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/01 16:56:55     13s] To increase the message display limit, refer to the product command reference manual.
[12/01 16:56:55     13s] Created 57 new cells from 1 timing libraries.
[12/01 16:56:55     13s] Reading netlist ...
[12/01 16:56:55     13s] Backslashed names will retain backslash and a trailing blank character.
[12/01 16:56:55     13s] Reading verilogBinary netlist '/home/jstine/ecen4303/ecen4303F23/SoC_sky130/par/DBS/init.enc.dat/mult_alone.v.bin'
[12/01 16:56:55     13s] Reading binary database version 2 in 1-threaded mode
[12/01 16:56:55     13s] 
[12/01 16:56:55     13s] *** Memory Usage v#1 (Current mem = 1129.516M, initial mem = 497.086M) ***
[12/01 16:56:55     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1129.5M) ***
[12/01 16:56:55     13s] % End Load netlist data ... (date=12/01 16:56:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=495.5M, current mem=495.5M)
[12/01 16:56:55     13s] Set top cell to mult_alone.
[12/01 16:56:55     13s] **WARN: (IMPTS-124):	Timing library description of pin 'ON' is missing from cell 'sky130_osu_sc_12T_ms__dff_l' in timing library 'sky130_osu_sc_12T_ms_tt_1P80_25C.ccs'.
[12/01 16:56:55     13s] **WARN: (IMPTS-124):	Timing library description of pin 'ON' is missing from cell 'sky130_osu_sc_12T_ms__dff_1' in timing library 'sky130_osu_sc_12T_ms_tt_1P80_25C.ccs'.
[12/01 16:56:55     13s] Hooked 57 DB cells to tlib cells.
[12/01 16:56:55     13s] ** Removed 2 unused lib cells.
[12/01 16:56:55     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=496.9M, current mem=496.9M)
[12/01 16:56:55     13s] Starting recursive module instantiation check.
[12/01 16:56:55     13s] No recursion found.
[12/01 16:56:55     13s] Building hierarchical netlist for Cell mult_alone ...
[12/01 16:56:55     13s] *** Netlist is unique.
[12/01 16:56:55     13s] Set DBUPerIGU to techSite 12T width 110.
[12/01 16:56:55     13s] Setting Std. cell height to 4440 DBU (smallest netlist inst).
[12/01 16:56:55     13s] ** info: there are 67 modules.
[12/01 16:56:55     13s] ** info: there are 444 stdCell insts.
[12/01 16:56:55     13s] 
[12/01 16:56:55     13s] *** Memory Usage v#1 (Current mem = 1136.930M, initial mem = 497.086M) ***
[12/01 16:56:55     13s] *info: set bottom ioPad orient R0
[12/01 16:56:55     13s] Horizontal Layer M1 offset = 185 (guessed)
[12/01 16:56:55     13s] Vertical Layer M2 offset = 240 (guessed)
[12/01 16:56:55     13s] Suggestion: specify LAYER OFFSET in LEF file
[12/01 16:56:55     13s] Reason: hard to extract LAYER OFFSET from standard cells
[12/01 16:56:55     13s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/01 16:56:55     13s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/01 16:56:55     13s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/01 16:56:55     13s] Set Default Net Delay as 1000 ps.
[12/01 16:56:55     13s] Set Default Net Load as 0.5 pF. 
[12/01 16:56:55     13s] Set Default Input Pin Transition as 0.1 ps.
[12/01 16:56:55     14s] Loading preference file DBS/init.enc.dat/gui.pref.tcl ...
[12/01 16:56:55     14s] ##  Process: 130           (User Set)               
[12/01 16:56:55     14s] ##     Node: (not set)                           
[12/01 16:56:55     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/01 16:56:55     14s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/01 16:56:55     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/01 16:56:55     14s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/01 16:56:55     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/01 16:56:55     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/01 16:56:55     14s] addRing command will ignore shorts while creating rings.
[12/01 16:56:55     14s] addRing command will disallow rings to go over rows.
[12/01 16:56:55     14s] addRing command will consider rows while creating rings.
[12/01 16:56:55     14s] The ring targets are set to core/block ring wires.
[12/01 16:56:55     14s] Extraction setup Delayed 
[12/01 16:56:55     14s] *Info: initialize multi-corner CTS.
[12/01 16:56:55     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=672.3M, current mem=510.4M)
[12/01 16:56:55     14s] Reading timing constraints file '/home/jstine/ecen4303/ecen4303F23/SoC_sky130/par/DBS/init.enc.dat/libs/mmmc/mult_alone.sdc' ...
[12/01 16:56:55     14s] Current (total cpu=0:00:14.3, real=0:00:14.0, peak res=682.9M, current mem=682.9M)
[12/01 16:56:55     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/jstine/ecen4303/ecen4303F23/SoC_sky130/par/DBS/init.enc.dat/libs/mmmc/mult_alone.sdc, Line 8).
[12/01 16:56:55     14s] 
[12/01 16:56:55     14s] INFO (CTE): Reading of timing constraints file /home/jstine/ecen4303/ecen4303F23/SoC_sky130/par/DBS/init.enc.dat/libs/mmmc/mult_alone.sdc completed, with 1 WARNING
[12/01 16:56:55     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=702.0M, current mem=702.0M)
[12/01 16:56:55     14s] Current (total cpu=0:00:14.4, real=0:00:14.0, peak res=702.0M, current mem=702.0M)
[12/01 16:56:55     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 16:56:55     14s] Creating Cell Server ...(0, 1, 1, 1)
[12/01 16:56:55     14s] Summary for sequential cells identification: 
[12/01 16:56:55     14s]   Identified SBFF number: 6
[12/01 16:56:55     14s]   Identified MBFF number: 0
[12/01 16:56:55     14s]   Identified SB Latch number: 0
[12/01 16:56:55     14s]   Identified MB Latch number: 0
[12/01 16:56:55     14s]   Not identified SBFF number: 2
[12/01 16:56:55     14s]   Not identified MBFF number: 0
[12/01 16:56:55     14s]   Not identified SB Latch number: 0
[12/01 16:56:55     14s]   Not identified MB Latch number: 0
[12/01 16:56:55     14s]   Number of sequential cells which are not FFs: 0
[12/01 16:56:55     14s] Total number of combinational cells: 43
[12/01 16:56:55     14s] Total number of sequential cells: 8
[12/01 16:56:55     14s] Total number of tristate cells: 4
[12/01 16:56:55     14s] Total number of level shifter cells: 0
[12/01 16:56:55     14s] Total number of power gating cells: 0
[12/01 16:56:55     14s] Total number of isolation cells: 0
[12/01 16:56:55     14s] Total number of power switch cells: 0
[12/01 16:56:55     14s] Total number of pulse generator cells: 0
[12/01 16:56:55     14s] Total number of always on buffers: 0
[12/01 16:56:55     14s] Total number of retention cells: 0
[12/01 16:56:55     14s] List of usable buffers: sky130_osu_sc_12T_ms__buf_l sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8
[12/01 16:56:55     14s] Total number of usable buffers: 5
[12/01 16:56:55     14s] List of unusable buffers:
[12/01 16:56:55     14s] Total number of unusable buffers: 0
[12/01 16:56:55     14s] List of usable inverters: sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_10 sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8
[12/01 16:56:55     14s] Total number of usable inverters: 8
[12/01 16:56:55     14s] List of unusable inverters:
[12/01 16:56:55     14s] Total number of unusable inverters: 0
[12/01 16:56:55     14s] List of identified usable delay cells:
[12/01 16:56:55     14s] Total number of identified usable delay cells: 0
[12/01 16:56:55     14s] List of identified unusable delay cells:
[12/01 16:56:55     14s] Total number of identified unusable delay cells: 0
[12/01 16:56:55     14s] Creating Cell Server, finished. 
[12/01 16:56:55     14s] 
[12/01 16:56:55     14s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 16:56:55     14s] Deleting Cell Server ...
[12/01 16:56:55     14s] Reading floorplan file - DBS/init.enc.dat/mult_alone.fp.gz (mem = 1370.1M).
[12/01 16:56:55     14s] % Begin Load floorplan data ... (date=12/01 16:56:55, mem=723.5M)
[12/01 16:56:56     14s] *info: reset 478 existing net BottomPreferredLayer and AvoidDetour
[12/01 16:56:56     14s] net ignore based on current view = 0
[12/01 16:56:56     14s] Deleting old partition specification.
[12/01 16:56:56     14s] Set FPlanBox to (0 0 165600 167610)
[12/01 16:56:56     14s] Horizontal Layer M1 offset = 185 (guessed)
[12/01 16:56:56     14s] Vertical Layer M2 offset = 240 (guessed)
[12/01 16:56:56     14s] Suggestion: specify LAYER OFFSET in LEF file
[12/01 16:56:56     14s] Reason: hard to extract LAYER OFFSET from standard cells
[12/01 16:56:56     14s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/01 16:56:56     14s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/01 16:56:56     14s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/01 16:56:56     14s]  ... processed partition successfully.
[12/01 16:56:56     14s] Reading binary special route file DBS/init.enc.dat/mult_alone.fp.spr.gz (Created by Innovus v19.18-s072_1 on Fri Dec  1 16:56:37 2023, version: 1)
[12/01 16:56:56     14s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=724.2M, current mem=724.2M)
[12/01 16:56:56     14s] Extracting standard cell pins and blockage ...... 
[12/01 16:56:56     14s] Pin and blockage extraction finished
[12/01 16:56:56     14s] % End Load floorplan data ... (date=12/01 16:56:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=724.7M, current mem=724.7M)
[12/01 16:56:56     14s] Reading congestion map file DBS/init.enc.dat/mult_alone.route.congmap.gz ...
[12/01 16:56:56     14s] % Begin Load SymbolTable ... (date=12/01 16:56:56, mem=725.5M)
[12/01 16:56:56     14s] % End Load SymbolTable ... (date=12/01 16:56:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=725.6M, current mem=725.6M)
[12/01 16:56:56     14s] Loading place ...
[12/01 16:56:56     14s] % Begin Load placement data ... (date=12/01 16:56:56, mem=725.6M)
[12/01 16:56:56     14s] Reading placement file - DBS/init.enc.dat/mult_alone.place.gz.
[12/01 16:56:56     14s] ** Reading stdCellPlacement_binary (Created by Innovus v19.18-s072_1 on Fri Dec  1 16:56:37 2023, version# 2) ...
[12/01 16:56:56     14s] Read Views for adaptive view pruning ...
[12/01 16:56:56     14s] Read 0 views from Binary DB for adaptive view pruning
[12/01 16:56:56     14s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1445.3M) ***
[12/01 16:56:56     14s] Total net length = 9.480e-01 (4.740e-01 4.740e-01) (ext = 6.800e-02)
[12/01 16:56:56     14s] % End Load placement data ... (date=12/01 16:56:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=727.6M, current mem=725.7M)
[12/01 16:56:56     14s] Reading PG file DBS/init.enc.dat/mult_alone.pg.gz
[12/01 16:56:56     14s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1441.3M) ***
[12/01 16:56:56     14s] % Begin Load routing data ... (date=12/01 16:56:56, mem=725.7M)
[12/01 16:56:56     14s] Reading routing file - DBS/init.enc.dat/mult_alone.route.gz.
[12/01 16:56:56     14s] Reading Innovus routing data (Created by Innovus v19.18-s072_1 on Fri Dec  1 16:56:37 2023 Format: 19.1) ...
[12/01 16:56:56     14s] *** Total 476 nets are successfully restored.
[12/01 16:56:56     14s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1446.3M) ***
[12/01 16:56:56     14s] % End Load routing data ... (date=12/01 16:56:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=730.8M, current mem=729.8M)
[12/01 16:56:56     14s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 16:56:56     14s] Reading property file DBS/init.enc.dat/mult_alone.prop
[12/01 16:56:56     14s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1372.2M) ***
[12/01 16:56:56     14s] Set Default Input Pin Transition as 0.1 ps.
[12/01 16:56:56     14s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: ¯ç]¥A
[12/01 16:56:56     14s] Extraction setup Started 
[12/01 16:56:56     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/01 16:56:56     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:56:56     14s] Type 'man IMPEXT-2773' for more detail.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:56:56     14s] Type 'man IMPEXT-2773' for more detail.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:56:56     14s] Type 'man IMPEXT-2773' for more detail.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:56:56     14s] Type 'man IMPEXT-2773' for more detail.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:56:56     14s] Type 'man IMPEXT-2773' for more detail.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 16:56:56     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 16:56:56     14s] Summary of Active RC-Corners : 
[12/01 16:56:56     14s]  
[12/01 16:56:56     14s]  Analysis View: setup_func
[12/01 16:56:56     14s]     RC-Corner Name        : rc_typ
[12/01 16:56:56     14s]     RC-Corner Index       : 0
[12/01 16:56:56     14s]     RC-Corner Temperature : 25 Celsius
[12/01 16:56:56     14s]     RC-Corner Cap Table   : ''
[12/01 16:56:56     14s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:56:56     14s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:56:56     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 16:56:56     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 16:56:56     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 16:56:56     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[12/01 16:56:56     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:56:56     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:56:56     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 16:56:56     14s]  
[12/01 16:56:56     14s]  Analysis View: hold_func
[12/01 16:56:56     14s]     RC-Corner Name        : rc_typ
[12/01 16:56:56     14s]     RC-Corner Index       : 0
[12/01 16:56:56     14s]     RC-Corner Temperature : 25 Celsius
[12/01 16:56:56     14s]     RC-Corner Cap Table   : ''
[12/01 16:56:56     14s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:56:56     14s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:56:56     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 16:56:56     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 16:56:56     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 16:56:56     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[12/01 16:56:56     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:56:56     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:56:56     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 16:56:56     14s] LayerId::1 widthSet size::1
[12/01 16:56:56     14s] LayerId::2 widthSet size::1
[12/01 16:56:56     14s] LayerId::3 widthSet size::1
[12/01 16:56:56     14s] LayerId::4 widthSet size::1
[12/01 16:56:56     14s] LayerId::5 widthSet size::1
[12/01 16:56:56     14s] Updating RC grid for preRoute extraction ...
[12/01 16:56:56     14s] Initializing multi-corner resistance tables ...
[12/01 16:56:57     14s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 16:56:57     14s] Start generating vias ...
[12/01 16:56:57     14s] #Skip building auto via since it is not turned on.
[12/01 16:56:57     14s] Extracting standard cell pins and blockage ...... 
[12/01 16:56:57     14s] Pin and blockage extraction finished
[12/01 16:56:57     14s] Via generation completed.
[12/01 16:56:57     14s] % Begin Load power constraints ... (date=12/01 16:56:57, mem=734.5M)
[12/01 16:56:57     14s] % End Load power constraints ... (date=12/01 16:56:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=734.5M, current mem=734.5M)
[12/01 16:56:57     14s] % Begin load AAE data ... (date=12/01 16:56:57, mem=734.5M)
[12/01 16:56:57     15s] AAE DB initialization (MEM=1470.17 CPU=0:00:00.4 REAL=0:00:00.0) 
[12/01 16:56:57     15s] % End load AAE data ... (date=12/01 16:56:57, total cpu=0:00:00.8, real=0:00:00.0, peak res=739.5M, current mem=739.5M)
[12/01 16:56:57     15s] Creating Cell Server ...(0, 1, 1, 1)
[12/01 16:56:57     15s] Summary for sequential cells identification: 
[12/01 16:56:57     15s]   Identified SBFF number: 6
[12/01 16:56:57     15s]   Identified MBFF number: 0
[12/01 16:56:57     15s]   Identified SB Latch number: 0
[12/01 16:56:57     15s]   Identified MB Latch number: 0
[12/01 16:56:57     15s]   Not identified SBFF number: 2
[12/01 16:56:57     15s]   Not identified MBFF number: 0
[12/01 16:56:57     15s]   Not identified SB Latch number: 0
[12/01 16:56:57     15s]   Not identified MB Latch number: 0
[12/01 16:56:57     15s]   Number of sequential cells which are not FFs: 0
[12/01 16:56:57     15s] Total number of combinational cells: 43
[12/01 16:56:57     15s] Total number of sequential cells: 8
[12/01 16:56:57     15s] Total number of tristate cells: 4
[12/01 16:56:57     15s] Total number of level shifter cells: 0
[12/01 16:56:57     15s] Total number of power gating cells: 0
[12/01 16:56:57     15s] Total number of isolation cells: 0
[12/01 16:56:57     15s] Total number of power switch cells: 0
[12/01 16:56:57     15s] Total number of pulse generator cells: 0
[12/01 16:56:57     15s] Total number of always on buffers: 0
[12/01 16:56:57     15s] Total number of retention cells: 0
[12/01 16:56:57     15s] List of usable buffers: sky130_osu_sc_12T_ms__buf_l sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8
[12/01 16:56:57     15s] Total number of usable buffers: 5
[12/01 16:56:57     15s] List of unusable buffers:
[12/01 16:56:57     15s] Total number of unusable buffers: 0
[12/01 16:56:57     15s] List of usable inverters: sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_10 sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8
[12/01 16:56:57     15s] Total number of usable inverters: 8
[12/01 16:56:57     15s] List of unusable inverters:
[12/01 16:56:57     15s] Total number of unusable inverters: 0
[12/01 16:56:57     15s] List of identified usable delay cells:
[12/01 16:56:57     15s] Total number of identified usable delay cells: 0
[12/01 16:56:57     15s] List of identified unusable delay cells:
[12/01 16:56:57     15s] Total number of identified unusable delay cells: 0
[12/01 16:56:57     15s] Creating Cell Server, finished. 
[12/01 16:56:57     15s] 
[12/01 16:56:57     15s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 16:56:57     15s] Deleting Cell Server ...
[12/01 16:56:57     15s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.18-s072_1. They will be removed in the next release. 
[12/01 16:56:57     15s] timing_enable_default_delay_arc
[12/01 16:56:57     15s] #% End load design ... (date=12/01 16:56:57, total cpu=0:00:02.7, real=0:00:03.0, peak res=739.6M, current mem=739.6M)
[12/01 16:56:57     15s] 
[12/01 16:56:57     15s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:56:57     15s] Severity  ID               Count  Summary                                  
[12/01 16:56:57     15s] WARNING   IMPLF-155            5  ViaRule only supports routing/cut layer,...
[12/01 16:56:57     15s] WARNING   IMPLF-200          112  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 16:56:57     15s] WARNING   IMPLF-201           75  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 16:56:57     15s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/01 16:56:57     15s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[12/01 16:56:57     15s] WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
[12/01 16:56:57     15s] WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
[12/01 16:56:57     15s] WARNING   IMPVL-159          112  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 16:56:57     15s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/01 16:56:57     15s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 16:56:57     15s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/01 16:56:57     15s] WARNING   TECHLIB-1279         1  For cell '%s', in group '%s', voltage sw...
[12/01 16:56:57     15s] WARNING   TECHLIB-1398       102  The '%s' waveform specified in cell '%s'...
[12/01 16:56:57     15s] *** Message Summary: 423 warning(s), 0 error(s)
[12/01 16:56:57     15s] 
[12/01 16:56:57     15s] <CMD> um::push_snapshot_stack
[12/01 16:56:57     15s] <CMD> setDesignMode -process 130
[12/01 16:56:57     15s] ##  Process: 130           (User Set)               
[12/01 16:56:57     15s] ##     Node: (not set)                           
[12/01 16:56:57     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/01 16:56:57     15s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/01 16:56:57     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/01 16:56:57     15s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/01 16:56:57     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/01 16:56:57     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/01 16:56:57     15s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/01 16:56:57     15s] Deleting AAE DB due to SOCV option changes -------------------------------
[12/01 16:56:57     15s] <CMD> setPlaceMode -place_global_place_io_pins false
[12/01 16:56:57     15s] <FF> RUNNING PLACEMENT ...
[12/01 16:56:57     15s] <FF> LOADING 'pre_place_tcl' PLUG-IN FILE(s) 
[12/01 16:56:57     15s] <FF> -> PLUG/INNOVUS/pre_place.tcl
[12/01 16:56:57     15s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/01 16:56:57     15s] <CMD> place_opt_design -out_dir RPT -prefix place
[12/01 16:56:57     15s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/01 16:56:57     15s] *** Starting GigaPlace ***
[12/01 16:56:57     15s] **INFO: user set placement options
[12/01 16:56:57     15s] setPlaceMode -place_global_place_io_pins false
[12/01 16:56:57     15s] **INFO: user set opt options
[12/01 16:56:57     15s] #optDebug: fT-E <X 2 3 1 0>
[12/01 16:56:57     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1470.2M
[12/01 16:56:57     15s] z: 2, totalTracks: 1
[12/01 16:56:57     15s] z: 4, totalTracks: 1
[12/01 16:56:57     15s] #spOpts: N=130 
[12/01 16:56:57     15s] # Building mult_alone llgBox search-tree.
[12/01 16:56:57     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1470.2M
[12/01 16:56:57     15s] **WARN: (IMPSP-362):	Site '12T' has one std.Cell height, so ignoring its X-symmetry.
[12/01 16:56:57     15s] Type 'man IMPSP-362' for more detail.
[12/01 16:56:57     15s] Core basic site is 12T
[12/01 16:56:57     15s] Use non-trimmed site array because memory saving is not enough.
[12/01 16:56:57     15s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:56:57     15s] SiteArray: use 77,824 bytes
[12/01 16:56:57     15s] SiteArray: current memory after site array memory allocation 1470.2M
[12/01 16:56:57     15s] SiteArray: FP blocked sites are writable
[12/01 16:56:57     15s] Estimated cell power/ground rail width = 0.555 um
[12/01 16:56:57     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:56:57     15s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1470.2M
[12/01 16:56:57     15s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:56:57     15s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:     Starting CMU at level 3, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1470.2M
[12/01 16:56:57     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1470.2MB).
[12/01 16:56:57     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1470.2M
[12/01 16:56:57     15s] All LLGs are deleted
[12/01 16:56:57     15s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1470.2M
[12/01 16:56:57     15s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.001, MEM:1470.2M
[12/01 16:56:58     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 16:56:58     15s] -place_design_floorplan_mode false         # bool, default=false
[12/01 16:56:58     15s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 16, percentage of missing scan cell = 0.00% (0 / 16)
[12/01 16:56:58     15s] no activity file in design. spp won't run.
[12/01 16:56:58     15s] ### Time Record (colorize_geometry) is installed.
[12/01 16:56:58     15s] #Start colorize_geometry on Fri Dec  1 16:56:58 2023
[12/01 16:56:58     15s] #
[12/01 16:56:58     15s] ### Time Record (Pre Callback) is installed.
[12/01 16:56:58     15s] ### Time Record (Pre Callback) is uninstalled.
[12/01 16:56:58     15s] ### Time Record (DB Import) is installed.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__xor2_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__xor2_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__xnor2_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__xnor2_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__tnbufi_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__tnbufi_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__tnbufi_1 does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__tnbufi_1 does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__tielo does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__tielo does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__tiehi does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__tiehi does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__tbufi_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__tbufi_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__tbufi_1 does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__tbufi_1 does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__or2_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__or2_l does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_12T_ms__or2_8 does not have physical port.
[12/01 16:56:58     15s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_12T_ms__or2_8 does not have physical port.
[12/01 16:56:58     15s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 16:56:58     15s] #To increase the message display limit, refer to the product command reference manual.
[12/01 16:56:58     15s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.7400 for LAYER met3. This will cause routability problems for NanoRoute.
[12/01 16:56:58     15s] #WARNING (NRDB-976) The TRACK STEP 0.6150 for preferred direction tracks is smaller than the PITCH 0.9600 for LAYER met4. This will cause routability problems for NanoRoute.
[12/01 16:56:58     15s] ### Time Record (DB Import) is uninstalled.
[12/01 16:56:58     15s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[12/01 16:56:58     15s] ### Time Record (Post Callback) is installed.
[12/01 16:56:58     15s] ### Time Record (Post Callback) is uninstalled.
[12/01 16:56:58     15s] #Cpu time = 00:00:00
[12/01 16:56:58     15s] #Elapsed time = 00:00:00
[12/01 16:56:58     15s] #Increased memory = 4.71 (MB)
[12/01 16:56:58     15s] #Total memory = 747.51 (MB)
[12/01 16:56:58     15s] #Peak memory = 748.00 (MB)
[12/01 16:56:58     15s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri Dec  1 16:56:58 2023
[12/01 16:56:58     15s] #
[12/01 16:56:58     15s] ### Time Record (colorize_geometry) is uninstalled.
[12/01 16:56:58     15s] ### 
[12/01 16:56:58     15s] ###   Scalability Statistics
[12/01 16:56:58     15s] ### 
[12/01 16:56:58     15s] ### ------------------------+----------------+----------------+----------------+
[12/01 16:56:58     15s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/01 16:56:58     15s] ### ------------------------+----------------+----------------+----------------+
[12/01 16:56:58     15s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/01 16:56:58     15s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/01 16:56:58     15s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/01 16:56:58     15s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/01 16:56:58     15s] ### ------------------------+----------------+----------------+----------------+
[12/01 16:56:58     15s] ### 
[12/01 16:56:58     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.0 mem=1533.3M
[12/01 16:56:58     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.0 mem=1533.3M
[12/01 16:56:58     16s] *** Start deleteBufferTree ***
[12/01 16:56:58     16s] Info: Detect buffers to remove automatically.
[12/01 16:56:58     16s] Analyzing netlist ...
[12/01 16:56:58     16s] Updating netlist
[12/01 16:56:58     16s] AAE DB initialization (MEM=1572.43 CPU=0:00:00.2 REAL=0:00:00.0) 
[12/01 16:56:58     16s] Start AAE Lib Loading. (MEM=1572.43)
[12/01 16:56:58     16s] End AAE Lib Loading. (MEM=1591.51 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 16:56:58     16s] 
[12/01 16:56:58     16s] *summary: 34 instances (buffers/inverters) removed
[12/01 16:56:58     16s] *** Finish deleteBufferTree (0:00:00.5) ***
[12/01 16:56:58     16s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/01 16:56:58     16s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1597.5M
[12/01 16:56:58     16s] Deleted 0 physical inst  (cell - / prefix -).
[12/01 16:56:58     16s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1597.5M
[12/01 16:56:58     16s] INFO: #ExclusiveGroups=0
[12/01 16:56:58     16s] INFO: There are no Exclusive Groups.
[12/01 16:56:58     16s] No user-set net weight.
[12/01 16:56:58     16s] Net fanout histogram:
[12/01 16:56:58     16s] 2		: 155 (35.2%) nets
[12/01 16:56:58     16s] 3		: 225 (51.1%) nets
[12/01 16:56:58     16s] 4     -	14	: 58 (13.2%) nets
[12/01 16:56:58     16s] 15    -	39	: 2 (0.5%) nets
[12/01 16:56:58     16s] 40    -	79	: 0 (0.0%) nets
[12/01 16:56:58     16s] 80    -	159	: 0 (0.0%) nets
[12/01 16:56:58     16s] 160   -	319	: 0 (0.0%) nets
[12/01 16:56:58     16s] 320   -	639	: 0 (0.0%) nets
[12/01 16:56:58     16s] 640   -	1279	: 0 (0.0%) nets
[12/01 16:56:58     16s] 1280  -	2559	: 0 (0.0%) nets
[12/01 16:56:58     16s] 2560  -	5119	: 0 (0.0%) nets
[12/01 16:56:58     16s] 5120+		: 0 (0.0%) nets
[12/01 16:56:58     16s] no activity file in design. spp won't run.
[12/01 16:56:58     16s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/01 16:56:58     16s] Scan chains were not defined.
[12/01 16:56:58     16s] z: 2, totalTracks: 1
[12/01 16:56:58     16s] z: 4, totalTracks: 1
[12/01 16:56:58     16s] #spOpts: N=130 minPadR=1.1 
[12/01 16:56:58     16s] #std cell=410 (0 fixed + 410 movable) #buf cell=0 #inv cell=5 #block=0 (0 floating + 0 preplaced)
[12/01 16:56:58     16s] #ioInst=0 #net=440 #term=1338 #term/net=3.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=34
[12/01 16:56:58     16s] stdCell: 410 single + 0 double + 0 multi
[12/01 16:56:58     16s] Total standard cell length = 0.9335 (mm), area = 0.0041 (mm^2)
[12/01 16:56:58     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1597.5M
[12/01 16:56:58     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1597.5M
[12/01 16:56:58     16s] Core basic site is 12T
[12/01 16:56:58     16s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:56:58     16s] SiteArray: use 77,824 bytes
[12/01 16:56:58     16s] SiteArray: current memory after site array memory allocation 1597.6M
[12/01 16:56:58     16s] SiteArray: FP blocked sites are writable
[12/01 16:56:58     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:56:58     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1597.6M
[12/01 16:56:58     16s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:56:58     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF: Starting pre-place ADS at level 1, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1597.6M
[12/01 16:56:58     16s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1597.6M
[12/01 16:56:58     16s] ADSU 0.579 -> 0.589. GS 35.520
[12/01 16:56:58     16s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1597.6M
[12/01 16:56:58     16s] Average module density = 0.589.
[12/01 16:56:58     16s] Density for the design = 0.589.
[12/01 16:56:58     16s]        = stdcell_area 8486 sites (4145 um^2) / alloc_area 14409 sites (7037 um^2).
[12/01 16:56:58     16s] Pin Density = 0.09122.
[12/01 16:56:58     16s]             = total # of pins 1338 / total area 14668.
[12/01 16:56:58     16s] OPERPROF: Starting spMPad at level 1, MEM:1580.6M
[12/01 16:56:58     16s] OPERPROF:   Starting spContextMPad at level 2, MEM:1580.6M
[12/01 16:56:58     16s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1580.6M
[12/01 16:56:58     16s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1580.6M
[12/01 16:56:58     16s] InitPadU 0.589 -> 0.589 for top
[12/01 16:56:58     16s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1580.6M
[12/01 16:56:58     16s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1580.6M
[12/01 16:56:58     16s] === lastAutoLevel = 5 
[12/01 16:56:58     16s] Init WL Bound For Global Placement... 
[12/01 16:56:58     16s] OPERPROF: Starting spInitNetWt at level 1, MEM:1580.6M
[12/01 16:56:58     16s] no activity file in design. spp won't run.
[12/01 16:56:58     16s] [spp] 0
[12/01 16:56:58     16s] [adp] 0:1:1:3
[12/01 16:56:58     16s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1580.6M
[12/01 16:56:58     16s] Clock gating cells determined by native netlist tracing.
[12/01 16:56:58     16s] no activity file in design. spp won't run.
[12/01 16:56:58     16s] no activity file in design. spp won't run.
[12/01 16:56:58     16s] OPERPROF: Starting npMain at level 1, MEM:1580.6M
[12/01 16:56:59     16s] OPERPROF:   Starting npPlace at level 2, MEM:1660.7M
[12/01 16:56:59     16s] Iteration  1: Total net bbox = 5.355e-12 (4.07e-12 1.28e-12)
[12/01 16:56:59     16s]               Est.  stn bbox = 5.403e-12 (4.12e-12 1.28e-12)
[12/01 16:56:59     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1660.7M
[12/01 16:56:59     16s] Iteration  2: Total net bbox = 5.355e-12 (4.07e-12 1.28e-12)
[12/01 16:56:59     16s]               Est.  stn bbox = 5.403e-12 (4.12e-12 1.28e-12)
[12/01 16:56:59     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1660.7M
[12/01 16:56:59     16s] OPERPROF:     Starting InitSKP at level 3, MEM:1663.1M
[12/01 16:56:59     16s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/01 16:56:59     16s] OPERPROF:     Finished InitSKP at level 3, CPU:0.180, REAL:0.190, MEM:1770.3M
[12/01 16:56:59     16s] exp_mt_sequential is set from setPlaceMode option to 1
[12/01 16:56:59     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/01 16:56:59     16s] place_exp_mt_interval set to default 32
[12/01 16:56:59     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/01 16:57:00     16s] Iteration  3: Total net bbox = 2.442e+01 (1.18e+01 1.26e+01)
[12/01 16:57:00     16s]               Est.  stn bbox = 2.582e+01 (1.25e+01 1.33e+01)
[12/01 16:57:00     16s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1755.4M
[12/01 16:57:00     16s] Iteration  4: Total net bbox = 3.149e+03 (1.37e+03 1.78e+03)
[12/01 16:57:00     16s]               Est.  stn bbox = 3.424e+03 (1.54e+03 1.88e+03)
[12/01 16:57:00     16s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1755.4M
[12/01 16:57:00     16s] Iteration  5: Total net bbox = 3.149e+03 (1.37e+03 1.78e+03)
[12/01 16:57:00     16s]               Est.  stn bbox = 3.424e+03 (1.54e+03 1.88e+03)
[12/01 16:57:00     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1755.4M
[12/01 16:57:00     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.440, REAL:0.444, MEM:1755.4M
[12/01 16:57:00     16s] OPERPROF: Finished npMain at level 1, CPU:0.450, REAL:1.449, MEM:1755.4M
[12/01 16:57:00     16s] OPERPROF: Starting npMain at level 1, MEM:1755.4M
[12/01 16:57:00     16s] OPERPROF:   Starting npPlace at level 2, MEM:1755.4M
[12/01 16:57:00     17s] Iteration  6: Total net bbox = 3.218e+03 (1.51e+03 1.71e+03)
[12/01 16:57:00     17s]               Est.  stn bbox = 3.569e+03 (1.73e+03 1.84e+03)
[12/01 16:57:00     17s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1755.4M
[12/01 16:57:00     17s] Iteration  7: Total net bbox = 3.759e+03 (1.59e+03 2.17e+03)
[12/01 16:57:00     17s]               Est.  stn bbox = 4.101e+03 (1.80e+03 2.30e+03)
[12/01 16:57:00     17s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1755.4M
[12/01 16:57:00     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.370, REAL:0.385, MEM:1755.4M
[12/01 16:57:00     17s] OPERPROF: Finished npMain at level 1, CPU:0.390, REAL:0.389, MEM:1755.4M
[12/01 16:57:00     17s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1755.4M
[12/01 16:57:00     17s] Starting Early Global Route rough congestion estimation: mem = 1755.4M
[12/01 16:57:00     17s] (I)       Started Loading and Dumping File ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Reading DB...
[12/01 16:57:00     17s] (I)       Read data from FE... (mem=1755.4M)
[12/01 16:57:00     17s] (I)       Read nodes and places... (mem=1755.4M)
[12/01 16:57:00     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=1755.4M)
[12/01 16:57:00     17s] (I)       Read nets... (mem=1755.4M)
[12/01 16:57:00     17s] (I)       Done Read nets (cpu=0.000s, mem=1755.4M)
[12/01 16:57:00     17s] (I)       Done Read data from FE (cpu=0.000s, mem=1755.4M)
[12/01 16:57:00     17s] (I)       before initializing RouteDB syMemory usage = 1755.4 MB
[12/01 16:57:00     17s] (I)       Print mode             : 2
[12/01 16:57:00     17s] (I)       Stop if highly congested: false
[12/01 16:57:00     17s] (I)       Honor MSV route constraint: false
[12/01 16:57:00     17s] (I)       Maximum routing layer  : 5
[12/01 16:57:00     17s] (I)       Minimum routing layer  : 2
[12/01 16:57:00     17s] (I)       Supply scale factor H  : 1.00
[12/01 16:57:00     17s] (I)       Supply scale factor V  : 1.00
[12/01 16:57:00     17s] (I)       Tracks used by clock wire: 0
[12/01 16:57:00     17s] (I)       Reverse direction      : 
[12/01 16:57:00     17s] (I)       Honor partition pin guides: true
[12/01 16:57:00     17s] (I)       Route selected nets only: false
[12/01 16:57:00     17s] (I)       Route secondary PG pins: false
[12/01 16:57:00     17s] (I)       Second PG max fanout   : 2147483647
[12/01 16:57:00     17s] (I)       Assign partition pins  : false
[12/01 16:57:00     17s] (I)       Support large GCell    : true
[12/01 16:57:00     17s] (I)       Number of rows per GCell: 2
[12/01 16:57:00     17s] (I)       Max num rows per GCell : 32
[12/01 16:57:00     17s] (I)       Apply function for special wires: true
[12/01 16:57:00     17s] (I)       Layer by layer blockage reading: true
[12/01 16:57:00     17s] (I)       Offset calculation fix : true
[12/01 16:57:00     17s] (I)       Route stripe layer range: 
[12/01 16:57:00     17s] (I)       Honor partition fences : 
[12/01 16:57:00     17s] (I)       Honor partition pin    : 
[12/01 16:57:00     17s] (I)       Honor partition fences with feedthrough: 
[12/01 16:57:00     17s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:57:00     17s] (I)       Use row-based GCell size
[12/01 16:57:00     17s] (I)       Use row-based GCell align
[12/01 16:57:00     17s] (I)       GCell unit size   : 4440
[12/01 16:57:00     17s] (I)       GCell multiplier  : 2
[12/01 16:57:00     17s] (I)       GCell row height  : 4440
[12/01 16:57:00     17s] (I)       Actual row height : 4440
[12/01 16:57:00     17s] (I)       GCell align ref   : 40320 41070
[12/01 16:57:00     17s] [NR-eGR] Track table information for default rule: 
[12/01 16:57:00     17s] [NR-eGR] met1 has no routable track
[12/01 16:57:00     17s] [NR-eGR] met2 has single uniform track structure
[12/01 16:57:00     17s] [NR-eGR] met3 has single uniform track structure
[12/01 16:57:00     17s] [NR-eGR] met4 has single uniform track structure
[12/01 16:57:00     17s] [NR-eGR] met5 has single uniform track structure
[12/01 16:57:00     17s] (I)       ===========================================================================
[12/01 16:57:00     17s] (I)       == Report All Rule Vias ==
[12/01 16:57:00     17s] (I)       ===========================================================================
[12/01 16:57:00     17s] (I)        Via Rule : (Default)
[12/01 16:57:00     17s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/01 16:57:00     17s] (I)       ---------------------------------------------------------------------------
[12/01 16:57:00     17s] (I)        1    7 : M1M2_PR_R                   9 : M1M2_PR_MR               
[12/01 16:57:00     17s] (I)        2   12 : M2M3_PR_R                  14 : M2M3_PR_MR               
[12/01 16:57:00     17s] (I)        3   16 : M3M4_PR                    19 : M3M4_PR_MR               
[12/01 16:57:00     17s] (I)        4   21 : M4M5_PR                    24 : M4M5_PR_MR               
[12/01 16:57:00     17s] (I)        5    0 : ---                         0 : ---                      
[12/01 16:57:00     17s] (I)       ===========================================================================
[12/01 16:57:00     17s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] [NR-eGR] Read 0 PG shapes
[12/01 16:57:00     17s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:57:00     17s] [NR-eGR] #Instance Blockages : 0
[12/01 16:57:00     17s] [NR-eGR] #PG Blockages       : 0
[12/01 16:57:00     17s] [NR-eGR] #Bump Blockages     : 0
[12/01 16:57:00     17s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:57:00     17s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/01 16:57:00     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:57:00     17s] (I)       readDataFromPlaceDB
[12/01 16:57:00     17s] (I)       Read net information..
[12/01 16:57:00     17s] [NR-eGR] Read numTotalNets=436  numIgnoredNets=0
[12/01 16:57:00     17s] (I)       Read testcase time = 0.000 seconds
[12/01 16:57:00     17s] 
[12/01 16:57:00     17s] (I)       early_global_route_priority property id does not exist.
[12/01 16:57:00     17s] (I)       Start initializing grid graph
[12/01 16:57:00     17s] (I)       End initializing grid graph
[12/01 16:57:00     17s] (I)       Model blockages into capacity
[12/01 16:57:00     17s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[12/01 16:57:00     17s] (I)       Started Modeling ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Started Modeling Layer 1 ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Started Modeling Layer 2 ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:00     17s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Started Modeling Layer 3 ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:00     17s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Started Modeling Layer 4 ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:00     17s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Started Modeling Layer 5 ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:00     17s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       -- layer congestion ratio --
[12/01 16:57:00     17s] (I)       Layer 1 : 0.100000
[12/01 16:57:00     17s] (I)       Layer 2 : 0.700000
[12/01 16:57:00     17s] (I)       Layer 3 : 0.700000
[12/01 16:57:00     17s] (I)       Layer 4 : 0.700000
[12/01 16:57:00     17s] (I)       Layer 5 : 0.700000
[12/01 16:57:00     17s] (I)       ----------------------------
[12/01 16:57:00     17s] (I)       Number of ignored nets = 0
[12/01 16:57:00     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/01 16:57:00     17s] (I)       Number of clock nets = 1.  Ignored: No
[12/01 16:57:00     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/01 16:57:00     17s] (I)       Number of special nets = 0.  Ignored: Yes
[12/01 16:57:00     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/01 16:57:00     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/01 16:57:00     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/01 16:57:00     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/01 16:57:00     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:57:00     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:57:00     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1755.4 MB
[12/01 16:57:00     17s] (I)       Ndr track 0 does not exist
[12/01 16:57:00     17s] (I)       Layer1  viaCost=200.00
[12/01 16:57:00     17s] (I)       Layer2  viaCost=300.00
[12/01 16:57:00     17s] (I)       Layer3  viaCost=300.00
[12/01 16:57:00     17s] (I)       Layer4  viaCost=200.00
[12/01 16:57:00     17s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:57:00     17s] (I)       Routing area        : (0, 0) - (165600, 167610)
[12/01 16:57:00     17s] (I)       Core area           : (40320, 41070) - (125280, 125430)
[12/01 16:57:00     17s] (I)       Site width          :   110  (dbu)
[12/01 16:57:00     17s] (I)       Row height          :  4440  (dbu)
[12/01 16:57:00     17s] (I)       GCell row height    :  4440  (dbu)
[12/01 16:57:00     17s] (I)       GCell width         :  8880  (dbu)
[12/01 16:57:00     17s] (I)       GCell height        :  8880  (dbu)
[12/01 16:57:00     17s] (I)       Grid                :    19    19     5
[12/01 16:57:00     17s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 16:57:00     17s] (I)       Vertical capacity   :     0  8880     0  8880     0
[12/01 16:57:00     17s] (I)       Horizontal capacity :     0     0  8880     0  8880
[12/01 16:57:00     17s] (I)       Default wire width  :   140   140   300   300  1600
[12/01 16:57:00     17s] (I)       Default wire space  :   140   140   300   300  1600
[12/01 16:57:00     17s] (I)       Default wire pitch  :   280   280   600   600  3200
[12/01 16:57:00     17s] (I)       Default pitch size  :   280   480   610   615  3660
[12/01 16:57:00     17s] (I)       First track coord   :     0   240   795   855  3845
[12/01 16:57:00     17s] (I)       Num tracks per GCell: 31.71 18.50 14.56 14.44  2.43
[12/01 16:57:00     17s] (I)       Total num of tracks :     0   345   274   268    45
[12/01 16:57:00     17s] (I)       Num of masks        :     1     1     1     1     1
[12/01 16:57:00     17s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 16:57:00     17s] (I)       --------------------------------------------------------
[12/01 16:57:00     17s] 
[12/01 16:57:00     17s] [NR-eGR] ============ Routing rule table ============
[12/01 16:57:00     17s] [NR-eGR] Rule id: 0  Nets: 436 
[12/01 16:57:00     17s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:57:00     17s] (I)       Pitch:  L1=280  L2=480  L3=610  L4=615  L5=3660
[12/01 16:57:00     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:00     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:00     17s] [NR-eGR] ========================================
[12/01 16:57:00     17s] [NR-eGR] 
[12/01 16:57:00     17s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:57:00     17s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/01 16:57:00     17s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/01 16:57:00     17s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[12/01 16:57:00     17s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[12/01 16:57:00     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 1755.4 MB
[12/01 16:57:00     17s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       ============= Initialization =============
[12/01 16:57:00     17s] (I)       numLocalWires=884  numGlobalNetBranches=235  numLocalNetBranches=207
[12/01 16:57:00     17s] (I)       totalPins=1300  totalGlobalPin=724 (55.69%)
[12/01 16:57:00     17s] (I)       Started Build MST ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Generate topology with single threads
[12/01 16:57:00     17s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       total 2D Cap : 17708 = (6061 H, 11647 V)
[12/01 16:57:00     17s] (I)       ============  Phase 1a Route ============
[12/01 16:57:00     17s] (I)       Started Phase 1a ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 16:57:00     17s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.38 MB )
[12/01 16:57:00     17s] (I)       Usage: 510 = (204 H, 306 V) = (3.37% H, 2.63% V) = (1.812e+03um H, 2.717e+03um V)
[12/01 16:57:00     17s] (I)       
[12/01 16:57:00     17s] (I)       ============  Phase 1b Route ============
[12/01 16:57:00     17s] (I)       Usage: 510 = (204 H, 306 V) = (3.37% H, 2.63% V) = (1.812e+03um H, 2.717e+03um V)
[12/01 16:57:00     17s] (I)       
[12/01 16:57:00     17s] (I)       earlyGlobalRoute overflow: 1.71% H + 0.00% V
[12/01 16:57:00     17s] 
[12/01 16:57:00     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.10% H + 0.00% V
[12/01 16:57:00     17s] Finished Early Global Route rough congestion estimation: mem = 1755.4M
[12/01 16:57:00     17s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.014, MEM:1755.4M
[12/01 16:57:00     17s] earlyGlobalRoute rough estimation gcell size 2 row height
[12/01 16:57:00     17s] OPERPROF: Starting CDPad at level 1, MEM:1755.4M
[12/01 16:57:00     17s] CDPadU 0.589 -> 0.633. R=0.589, N=410, GS=8.880
[12/01 16:57:00     17s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.007, MEM:1755.4M
[12/01 16:57:00     17s] OPERPROF: Starting npMain at level 1, MEM:1755.4M
[12/01 16:57:00     17s] OPERPROF:   Starting npPlace at level 2, MEM:1755.4M
[12/01 16:57:00     17s] AB param 97.1% (398/410).
[12/01 16:57:00     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.008, MEM:1755.4M
[12/01 16:57:00     17s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.012, MEM:1755.4M
[12/01 16:57:00     17s] Global placement CDP is working on the selected area.
[12/01 16:57:00     17s] OPERPROF: Starting npMain at level 1, MEM:1755.4M
[12/01 16:57:00     17s] OPERPROF:   Starting npPlace at level 2, MEM:1755.4M
[12/01 16:57:01     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.340, REAL:0.342, MEM:1755.4M
[12/01 16:57:01     17s] OPERPROF: Finished npMain at level 1, CPU:0.340, REAL:0.346, MEM:1755.4M
[12/01 16:57:01     17s] Iteration  8: Total net bbox = 9.831e+03 (4.35e+03 5.49e+03)
[12/01 16:57:01     17s]               Est.  stn bbox = 1.116e+04 (5.04e+03 6.12e+03)
[12/01 16:57:01     17s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1755.4M
[12/01 16:57:01     17s] [adp] clock
[12/01 16:57:01     17s] [adp] weight, nr nets, wire length
[12/01 16:57:01     17s] [adp]      0        1  223.879000
[12/01 16:57:01     17s] [adp] data
[12/01 16:57:01     17s] [adp] weight, nr nets, wire length
[12/01 16:57:01     17s] [adp]      0      439  9607.355000
[12/01 16:57:01     17s] [adp] 0.000000|0.000000|0.000000
[12/01 16:57:01     17s] Iteration  9: Total net bbox = 9.831e+03 (4.35e+03 5.49e+03)
[12/01 16:57:01     17s]               Est.  stn bbox = 1.116e+04 (5.04e+03 6.12e+03)
[12/01 16:57:01     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1755.4M
[12/01 16:57:01     17s] Clear WL Bound Manager after Global Placement... 
[12/01 16:57:01     17s] Finished Global Placement (cpu=0:00:01.2, real=0:00:03.0, mem=1755.4M)
[12/01 16:57:01     17s] 0 delay mode for cte disabled.
[12/01 16:57:01     17s] SKP cleared!
[12/01 16:57:01     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[12/01 16:57:01     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1676.2M
[12/01 16:57:01     17s] Solver runtime cpu: 0:00:00.9 real: 0:00:00.9
[12/01 16:57:01     17s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:03.0
[12/01 16:57:01     17s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 16:57:01     17s] Type 'man IMPSP-9025' for more detail.
[12/01 16:57:01     17s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1676.2M
[12/01 16:57:01     17s] z: 2, totalTracks: 1
[12/01 16:57:01     17s] z: 4, totalTracks: 1
[12/01 16:57:01     17s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:01     17s] All LLGs are deleted
[12/01 16:57:01     17s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1676.2M
[12/01 16:57:01     17s] Core basic site is 12T
[12/01 16:57:01     17s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:57:01     17s] SiteArray: use 77,824 bytes
[12/01 16:57:01     17s] SiteArray: current memory after site array memory allocation 1676.3M
[12/01 16:57:01     17s] SiteArray: FP blocked sites are writable
[12/01 16:57:01     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:57:01     17s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1676.3M
[12/01 16:57:01     17s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:57:01     17s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:       Starting CMU at level 4, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1676.3M
[12/01 16:57:01     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1676.3MB).
[12/01 16:57:01     17s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.009, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:1676.3M
[12/01 16:57:01     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94060.1
[12/01 16:57:01     17s] OPERPROF: Starting RefinePlace at level 1, MEM:1676.3M
[12/01 16:57:01     17s] *** Starting refinePlace (0:00:17.8 mem=1676.3M) ***
[12/01 16:57:01     17s] Total net bbox length = 9.831e+03 (4.345e+03 5.486e+03) (ext = 5.318e+03)
[12/01 16:57:01     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:01     17s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1676.3M
[12/01 16:57:01     17s] Starting refinePlace ...
[12/01 16:57:01     17s] ** Cut row section cpu time 0:00:00.0.
[12/01 16:57:01     17s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 16:57:01     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1676.3MB) @(0:00:17.8 - 0:00:17.8).
[12/01 16:57:01     17s] Move report: preRPlace moves 410 insts, mean move: 1.69 um, max move: 4.38 um
[12/01 16:57:01     17s] 	Max move on inst (U662): (71.03, 106.06) --> (68.26, 107.67)
[12/01 16:57:01     17s] 	Length: 13 sites, height: 1 rows, site name: 12T, cell type: sky130_osu_sc_12T_ms__nor2_1
[12/01 16:57:01     17s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 16:57:01     17s] Placement tweakage begins.
[12/01 16:57:01     17s] wire length = 5.126e+03
[12/01 16:57:01     17s] wire length = 4.896e+03
[12/01 16:57:01     17s] Placement tweakage ends.
[12/01 16:57:01     17s] Move report: tweak moves 87 insts, mean move: 3.28 um, max move: 9.61 um
[12/01 16:57:01     17s] 	Max move on inst (U468): (51.65, 89.91) --> (56.82, 85.47)
[12/01 16:57:01     17s] 
[12/01 16:57:01     17s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/01 16:57:01     17s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:01     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1676.3MB) @(0:00:17.8 - 0:00:17.8).
[12/01 16:57:01     17s] Move report: Detail placement moves 410 insts, mean move: 1.99 um, max move: 9.83 um
[12/01 16:57:01     17s] 	Max move on inst (U468): (51.62, 90.10) --> (56.82, 85.47)
[12/01 16:57:01     17s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1676.3MB
[12/01 16:57:01     17s] Statistics of distance of Instance movement in refine placement:
[12/01 16:57:01     17s]   maximum (X+Y) =         9.83 um
[12/01 16:57:01     17s]   inst (U468) with max move: (51.62, 90.103) -> (56.82, 85.47)
[12/01 16:57:01     17s]   mean    (X+Y) =         1.99 um
[12/01 16:57:01     17s] Summary Report:
[12/01 16:57:01     17s] Instances move: 410 (out of 410 movable)
[12/01 16:57:01     17s] Instances flipped: 0
[12/01 16:57:01     17s] Mean displacement: 1.99 um
[12/01 16:57:01     17s] Max displacement: 9.83 um (Instance: U468) (51.62, 90.103) -> (56.82, 85.47)
[12/01 16:57:01     17s] 	Length: 17 sites, height: 1 rows, site name: 12T, cell type: sky130_osu_sc_12T_ms__oai21_l
[12/01 16:57:01     17s] Total instances moved : 410
[12/01 16:57:01     17s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.061, MEM:1676.3M
[12/01 16:57:01     17s] Total net bbox length = 9.677e+03 (4.294e+03 5.383e+03) (ext = 5.237e+03)
[12/01 16:57:01     17s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1676.3MB
[12/01 16:57:01     17s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1676.3MB) @(0:00:17.8 - 0:00:17.8).
[12/01 16:57:01     17s] *** Finished refinePlace (0:00:17.8 mem=1676.3M) ***
[12/01 16:57:01     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94060.1
[12/01 16:57:01     17s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.065, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1676.2M
[12/01 16:57:01     17s] All LLGs are deleted
[12/01 16:57:01     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1676.2M
[12/01 16:57:01     17s] *** Finished Initial Placement (cpu=0:00:01.3, real=0:00:03.0, mem=1676.2M) ***
[12/01 16:57:01     17s] z: 2, totalTracks: 1
[12/01 16:57:01     17s] z: 4, totalTracks: 1
[12/01 16:57:01     17s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:01     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1676.2M
[12/01 16:57:01     17s] Core basic site is 12T
[12/01 16:57:01     17s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:57:01     17s] SiteArray: use 77,824 bytes
[12/01 16:57:01     17s] SiteArray: current memory after site array memory allocation 1676.3M
[12/01 16:57:01     17s] SiteArray: FP blocked sites are writable
[12/01 16:57:01     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:57:01     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1676.3M
[12/01 16:57:01     17s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:57:01     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1676.3M
[12/01 16:57:01     17s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[12/01 16:57:01     17s] Density distribution unevenness ratio = 2.938%
[12/01 16:57:01     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1676.3M
[12/01 16:57:01     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1676.2M
[12/01 16:57:01     17s] All LLGs are deleted
[12/01 16:57:01     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1676.2M
[12/01 16:57:01     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1676.2M
[12/01 16:57:01     17s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:01     17s] UM:*                                      final
[12/01 16:57:01     17s]       timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:01     17s] UM:*                                      global_place
[12/01 16:57:01     17s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/01 16:57:01     17s] 
[12/01 16:57:01     17s] *** Start incrementalPlace ***
[12/01 16:57:01     17s] User Input Parameters:
[12/01 16:57:01     17s] - Congestion Driven    : On
[12/01 16:57:01     17s] - Timing Driven        : On
[12/01 16:57:01     17s] - Area-Violation Based : On
[12/01 16:57:01     17s] - Start Rollback Level : -5
[12/01 16:57:01     17s] - Legalized            : On
[12/01 16:57:01     17s] - Window Based         : Off
[12/01 16:57:01     17s] - eDen incr mode       : Off
[12/01 16:57:01     17s] - Small incr mode      : Off
[12/01 16:57:01     17s] 
[12/01 16:57:01     17s] Init WL Bound for IncrIp in placeDesign ... 
[12/01 16:57:01     17s] No Views given, use default active views for adaptive view pruning
[12/01 16:57:01     17s] SKP will enable view:
[12/01 16:57:01     17s]   setup_func
[12/01 16:57:01     17s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1678.2M
[12/01 16:57:01     17s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1678.2M
[12/01 16:57:01     17s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1678.2M
[12/01 16:57:01     17s] Starting Early Global Route congestion estimation: mem = 1678.2M
[12/01 16:57:01     17s] (I)       Started Loading and Dumping File ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Reading DB...
[12/01 16:57:01     17s] (I)       Read data from FE... (mem=1678.2M)
[12/01 16:57:01     17s] (I)       Read nodes and places... (mem=1678.2M)
[12/01 16:57:01     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=1678.2M)
[12/01 16:57:01     17s] (I)       Read nets... (mem=1678.2M)
[12/01 16:57:01     17s] (I)       Done Read nets (cpu=0.000s, mem=1678.2M)
[12/01 16:57:01     17s] (I)       Done Read data from FE (cpu=0.000s, mem=1678.2M)
[12/01 16:57:01     17s] (I)       before initializing RouteDB syMemory usage = 1678.2 MB
[12/01 16:57:01     17s] (I)       Honor MSV route constraint: false
[12/01 16:57:01     17s] (I)       Maximum routing layer  : 5
[12/01 16:57:01     17s] (I)       Minimum routing layer  : 2
[12/01 16:57:01     17s] (I)       Supply scale factor H  : 1.00
[12/01 16:57:01     17s] (I)       Supply scale factor V  : 1.00
[12/01 16:57:01     17s] (I)       Tracks used by clock wire: 0
[12/01 16:57:01     17s] (I)       Reverse direction      : 
[12/01 16:57:01     17s] (I)       Honor partition pin guides: true
[12/01 16:57:01     17s] (I)       Route selected nets only: false
[12/01 16:57:01     17s] (I)       Route secondary PG pins: false
[12/01 16:57:01     17s] (I)       Second PG max fanout   : 2147483647
[12/01 16:57:01     17s] (I)       Apply function for special wires: true
[12/01 16:57:01     17s] (I)       Layer by layer blockage reading: true
[12/01 16:57:01     17s] (I)       Offset calculation fix : true
[12/01 16:57:01     17s] (I)       Route stripe layer range: 
[12/01 16:57:01     17s] (I)       Honor partition fences : 
[12/01 16:57:01     17s] (I)       Honor partition pin    : 
[12/01 16:57:01     17s] (I)       Honor partition fences with feedthrough: 
[12/01 16:57:01     17s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:57:01     17s] (I)       Use row-based GCell size
[12/01 16:57:01     17s] (I)       Use row-based GCell align
[12/01 16:57:01     17s] (I)       GCell unit size   : 4440
[12/01 16:57:01     17s] (I)       GCell multiplier  : 1
[12/01 16:57:01     17s] (I)       GCell row height  : 4440
[12/01 16:57:01     17s] (I)       Actual row height : 4440
[12/01 16:57:01     17s] (I)       GCell align ref   : 40320 41070
[12/01 16:57:01     17s] [NR-eGR] Track table information for default rule: 
[12/01 16:57:01     17s] [NR-eGR] met1 has no routable track
[12/01 16:57:01     17s] [NR-eGR] met2 has single uniform track structure
[12/01 16:57:01     17s] [NR-eGR] met3 has single uniform track structure
[12/01 16:57:01     17s] [NR-eGR] met4 has single uniform track structure
[12/01 16:57:01     17s] [NR-eGR] met5 has single uniform track structure
[12/01 16:57:01     17s] (I)       ===========================================================================
[12/01 16:57:01     17s] (I)       == Report All Rule Vias ==
[12/01 16:57:01     17s] (I)       ===========================================================================
[12/01 16:57:01     17s] (I)        Via Rule : (Default)
[12/01 16:57:01     17s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/01 16:57:01     17s] (I)       ---------------------------------------------------------------------------
[12/01 16:57:01     17s] (I)        1    7 : M1M2_PR_R                   9 : M1M2_PR_MR               
[12/01 16:57:01     17s] (I)        2   12 : M2M3_PR_R                  14 : M2M3_PR_MR               
[12/01 16:57:01     17s] (I)        3   16 : M3M4_PR                    19 : M3M4_PR_MR               
[12/01 16:57:01     17s] (I)        4   21 : M4M5_PR                    24 : M4M5_PR_MR               
[12/01 16:57:01     17s] (I)        5    0 : ---                         0 : ---                      
[12/01 16:57:01     17s] (I)       ===========================================================================
[12/01 16:57:01     17s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] [NR-eGR] Read 0 PG shapes
[12/01 16:57:01     17s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:57:01     17s] [NR-eGR] #Instance Blockages : 0
[12/01 16:57:01     17s] [NR-eGR] #PG Blockages       : 0
[12/01 16:57:01     17s] [NR-eGR] #Bump Blockages     : 0
[12/01 16:57:01     17s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:57:01     17s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/01 16:57:01     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:57:01     17s] (I)       readDataFromPlaceDB
[12/01 16:57:01     17s] (I)       Read net information..
[12/01 16:57:01     17s] [NR-eGR] Read numTotalNets=436  numIgnoredNets=0
[12/01 16:57:01     17s] (I)       Read testcase time = 0.000 seconds
[12/01 16:57:01     17s] 
[12/01 16:57:01     17s] (I)       early_global_route_priority property id does not exist.
[12/01 16:57:01     17s] (I)       Start initializing grid graph
[12/01 16:57:01     17s] (I)       End initializing grid graph
[12/01 16:57:01     17s] (I)       Model blockages into capacity
[12/01 16:57:01     17s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[12/01 16:57:01     17s] (I)       Started Modeling ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Modeling Layer 1 ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Modeling Layer 2 ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:01     17s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Modeling Layer 3 ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:01     17s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Modeling Layer 4 ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:01     17s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Modeling Layer 5 ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:01     17s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       -- layer congestion ratio --
[12/01 16:57:01     17s] (I)       Layer 1 : 0.100000
[12/01 16:57:01     17s] (I)       Layer 2 : 0.700000
[12/01 16:57:01     17s] (I)       Layer 3 : 0.700000
[12/01 16:57:01     17s] (I)       Layer 4 : 0.700000
[12/01 16:57:01     17s] (I)       Layer 5 : 0.700000
[12/01 16:57:01     17s] (I)       ----------------------------
[12/01 16:57:01     17s] (I)       Number of ignored nets = 0
[12/01 16:57:01     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/01 16:57:01     17s] (I)       Number of clock nets = 1.  Ignored: No
[12/01 16:57:01     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/01 16:57:01     17s] (I)       Number of special nets = 0.  Ignored: Yes
[12/01 16:57:01     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/01 16:57:01     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/01 16:57:01     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/01 16:57:01     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/01 16:57:01     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:57:01     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:57:01     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1678.2 MB
[12/01 16:57:01     17s] (I)       Ndr track 0 does not exist
[12/01 16:57:01     17s] (I)       Layer1  viaCost=200.00
[12/01 16:57:01     17s] (I)       Layer2  viaCost=300.00
[12/01 16:57:01     17s] (I)       Layer3  viaCost=300.00
[12/01 16:57:01     17s] (I)       Layer4  viaCost=200.00
[12/01 16:57:01     17s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:57:01     17s] (I)       Routing area        : (0, 0) - (165600, 167610)
[12/01 16:57:01     17s] (I)       Core area           : (40320, 41070) - (125280, 125430)
[12/01 16:57:01     17s] (I)       Site width          :   110  (dbu)
[12/01 16:57:01     17s] (I)       Row height          :  4440  (dbu)
[12/01 16:57:01     17s] (I)       GCell row height    :  4440  (dbu)
[12/01 16:57:01     17s] (I)       GCell width         :  4440  (dbu)
[12/01 16:57:01     17s] (I)       GCell height        :  4440  (dbu)
[12/01 16:57:01     17s] (I)       Grid                :    38    38     5
[12/01 16:57:01     17s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 16:57:01     17s] (I)       Vertical capacity   :     0  4440     0  4440     0
[12/01 16:57:01     17s] (I)       Horizontal capacity :     0     0  4440     0  4440
[12/01 16:57:01     17s] (I)       Default wire width  :   140   140   300   300  1600
[12/01 16:57:01     17s] (I)       Default wire space  :   140   140   300   300  1600
[12/01 16:57:01     17s] (I)       Default wire pitch  :   280   280   600   600  3200
[12/01 16:57:01     17s] (I)       Default pitch size  :   280   480   610   615  3660
[12/01 16:57:01     17s] (I)       First track coord   :     0   240   795   855  3845
[12/01 16:57:01     17s] (I)       Num tracks per GCell: 15.86  9.25  7.28  7.22  1.21
[12/01 16:57:01     17s] (I)       Total num of tracks :     0   345   274   268    45
[12/01 16:57:01     17s] (I)       Num of masks        :     1     1     1     1     1
[12/01 16:57:01     17s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 16:57:01     17s] (I)       --------------------------------------------------------
[12/01 16:57:01     17s] 
[12/01 16:57:01     17s] [NR-eGR] ============ Routing rule table ============
[12/01 16:57:01     17s] [NR-eGR] Rule id: 0  Nets: 436 
[12/01 16:57:01     17s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:57:01     17s] (I)       Pitch:  L1=280  L2=480  L3=610  L4=615  L5=3660
[12/01 16:57:01     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:01     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:01     17s] [NR-eGR] ========================================
[12/01 16:57:01     17s] [NR-eGR] 
[12/01 16:57:01     17s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:57:01     17s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/01 16:57:01     17s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/01 16:57:01     17s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[12/01 16:57:01     17s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[12/01 16:57:01     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 1678.2 MB
[12/01 16:57:01     17s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Global Routing ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       ============= Initialization =============
[12/01 16:57:01     17s] (I)       totalPins=1300  totalGlobalPin=1052 (80.92%)
[12/01 16:57:01     17s] (I)       Started Build MST ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Generate topology with single threads
[12/01 16:57:01     17s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:01     17s] [NR-eGR] Layer group 1: route 436 net(s) in layer range [2, 5]
[12/01 16:57:01     17s] (I)       ============  Phase 1a Route ============
[12/01 16:57:01     17s] (I)       Started Phase 1a ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:01     17s] (I)       
[12/01 16:57:01     17s] (I)       ============  Phase 1b Route ============
[12/01 16:57:01     17s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:01     17s] (I)       
[12/01 16:57:01     17s] (I)       earlyGlobalRoute overflow of layer group 1: 5.42% H + 0.00% V. EstWL: 4.373400e+03um
[12/01 16:57:01     17s] (I)       Congestion metric : 5.42%H 0.00%V, 5.42%HV
[12/01 16:57:01     17s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:57:01     17s] (I)       ============  Phase 1c Route ============
[12/01 16:57:01     17s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:01     17s] (I)       
[12/01 16:57:01     17s] (I)       ============  Phase 1d Route ============
[12/01 16:57:01     17s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:01     17s] (I)       
[12/01 16:57:01     17s] (I)       ============  Phase 1e Route ============
[12/01 16:57:01     17s] (I)       Started Phase 1e ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:01     17s] (I)       
[12/01 16:57:01     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 5.42% H + 0.00% V. EstWL: 4.373400e+03um
[12/01 16:57:01     17s] [NR-eGR] 
[12/01 16:57:01     17s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Running layer assignment with 1 threads
[12/01 16:57:01     17s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       ============  Phase 1l Route ============
[12/01 16:57:01     17s] (I)       
[12/01 16:57:01     17s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:57:01     17s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 16:57:01     17s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:57:01     17s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[12/01 16:57:01     17s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:01     17s] [NR-eGR]    met1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:01     17s] [NR-eGR]    met2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:01     17s] [NR-eGR]    met3  (3)        72( 5.12%)        15( 1.07%)         1( 0.07%)         1( 0.07%)   ( 6.33%) 
[12/01 16:57:01     17s] [NR-eGR]    met4  (4)         1( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/01 16:57:01     17s] [NR-eGR]    met5  (5)         6( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/01 16:57:01     17s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:01     17s] [NR-eGR] Total               79( 1.41%)        15( 0.27%)         1( 0.02%)         1( 0.02%)   ( 1.72%) 
[12/01 16:57:01     17s] [NR-eGR] 
[12/01 16:57:01     17s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:01     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.71% H + 0.00% V
[12/01 16:57:01     17s] [NR-eGR] Overflow after earlyGlobalRoute 7.59% H + 0.00% V
[12/01 16:57:01     17s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1678.2M
[12/01 16:57:01     17s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.012, MEM:1678.2M
[12/01 16:57:01     17s] OPERPROF: Starting HotSpotCal at level 1, MEM:1678.2M
[12/01 16:57:01     17s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:01     17s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 16:57:01     17s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:01     17s] [hotspot] | normalized |          7.00 |          8.00 |
[12/01 16:57:01     17s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:01     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[12/01 16:57:01     17s] [hotspot] max/total 7.00/8.00, big hotspot (>10) total 0.00
[12/01 16:57:01     17s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 16:57:01     17s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:01     17s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 16:57:01     17s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:01     17s] [hotspot] |  1  |    53.64    54.39   124.68    89.91 |        7.00   |
[12/01 16:57:01     17s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:01     17s] [hotspot] |  2  |    89.16   107.67   106.92   125.43 |        1.00   |
[12/01 16:57:01     17s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:01     17s] Top 2 hotspots total area: 8.00
[12/01 16:57:01     17s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1678.2M
[12/01 16:57:01     17s] Skipped repairing congestion.
[12/01 16:57:01     17s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1678.2M
[12/01 16:57:01     17s] Starting Early Global Route wiring: mem = 1678.2M
[12/01 16:57:01     17s] (I)       ============= track Assignment ============
[12/01 16:57:01     17s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Started Greedy Track Assignment ( Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[12/01 16:57:01     17s] (I)       Running track assignment with 1 threads
[12/01 16:57:01     17s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] (I)       Run Multi-thread track assignment
[12/01 16:57:01     17s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1678.20 MB )
[12/01 16:57:01     17s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:01     17s] [NR-eGR]   met1  (1F) length: 0.000000e+00um, number of vias: 1300
[12/01 16:57:01     17s] [NR-eGR]   met2  (2V) length: 2.469365e+03um, number of vias: 1518
[12/01 16:57:01     17s] [NR-eGR]   met3  (3H) length: 1.648155e+03um, number of vias: 228
[12/01 16:57:01     17s] [NR-eGR]   met4  (4V) length: 5.983650e+02um, number of vias: 181
[12/01 16:57:01     17s] [NR-eGR]   met5  (5H) length: 4.983150e+02um, number of vias: 0
[12/01 16:57:01     17s] [NR-eGR] Total length: 5.214200e+03um, number of vias: 3227
[12/01 16:57:01     17s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:01     17s] [NR-eGR] Total eGR-routed clock nets wire length: 1.643500e+02um 
[12/01 16:57:01     17s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:01     17s] Early Global Route wiring runtime: 0.01 seconds, mem = 1678.2M
[12/01 16:57:01     17s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.008, MEM:1678.2M
[12/01 16:57:01     17s] Tdgp not successfully inited but do clear!
[12/01 16:57:01     17s] 0 delay mode for cte disabled.
[12/01 16:57:01     17s] SKP cleared!
[12/01 16:57:01     17s] 
[12/01 16:57:01     17s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[12/01 16:57:01     17s] Tdgp not successfully inited but do clear!
[12/01 16:57:01     17s] 0 delay mode for cte disabled.
[12/01 16:57:01     17s] SKP cleared!
[12/01 16:57:01     18s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1678.2M **
[12/01 16:57:01     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 16:57:01     18s]       timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:01     18s] UM:*                                      final
[12/01 16:57:01     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1678.2M
[12/01 16:57:01     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1678.2M
[12/01 16:57:01     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1678.2M
[12/01 16:57:01     18s]       timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:01     18s] UM:                                       place_design
[12/01 16:57:01     18s] VSMManager cleared!
[12/01 16:57:01     18s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 790.0M, totSessionCpu=0:00:18 **
[12/01 16:57:01     18s] **WARN: (IMPOPT-576):	34 nets have unplaced terms. 
[12/01 16:57:01     18s] Type 'man IMPOPT-576' for more detail.
[12/01 16:57:01     18s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 16:57:01     18s] GigaOpt running with 1 threads.
[12/01 16:57:01     18s] Info: 1 threads available for lower-level modules during optimization.
[12/01 16:57:01     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1678.2M
[12/01 16:57:01     18s] z: 2, totalTracks: 1
[12/01 16:57:01     18s] z: 4, totalTracks: 1
[12/01 16:57:01     18s] #spOpts: N=130 minPadR=1.1 
[12/01 16:57:01     18s] All LLGs are deleted
[12/01 16:57:01     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1678.2M
[12/01 16:57:01     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1678.2M
[12/01 16:57:01     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1678.2M
[12/01 16:57:01     18s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1678.2M
[12/01 16:57:01     18s] Core basic site is 12T
[12/01 16:57:01     18s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:57:01     18s] SiteArray: use 77,824 bytes
[12/01 16:57:01     18s] SiteArray: current memory after site array memory allocation 1678.3M
[12/01 16:57:01     18s] SiteArray: FP blocked sites are writable
[12/01 16:57:01     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:57:01     18s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1678.3M
[12/01 16:57:01     18s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:57:01     18s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF:     Starting CMU at level 3, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1678.3M
[12/01 16:57:01     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1678.3MB).
[12/01 16:57:01     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1678.3M
[12/01 16:57:01     18s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1678.3M
[12/01 16:57:01     18s] LayerId::1 widthSet size::1
[12/01 16:57:01     18s] LayerId::2 widthSet size::1
[12/01 16:57:01     18s] LayerId::3 widthSet size::1
[12/01 16:57:01     18s] LayerId::4 widthSet size::1
[12/01 16:57:01     18s] LayerId::5 widthSet size::1
[12/01 16:57:01     18s] Updating RC grid for preRoute extraction ...
[12/01 16:57:01     18s] Initializing multi-corner resistance tables ...
[12/01 16:57:01     18s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.267581 ; uaWl: 1.000000 ; uaWlH: 0.210326 ; aWlH: 0.000000 ; Pmax: 0.857000 ; wcR: 0.337800 ; newSi: 0.082400 ; pMod: 81 ; 
[12/01 16:57:01     18s] 
[12/01 16:57:01     18s] Creating Lib Analyzer ...
[12/01 16:57:01     18s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_12T_ms__buf_l sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8)
[12/01 16:57:01     18s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8 sky130_osu_sc_12T_ms__inv_10)
[12/01 16:57:01     18s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:57:01     18s] 
[12/01 16:57:03     20s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:20.0 mem=1684.3M
[12/01 16:57:03     20s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:20.0 mem=1684.3M
[12/01 16:57:03     20s] Creating Lib Analyzer, finished. 
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	result[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	a[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	a[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	a[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (IMPOPT-665):	a[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/01 16:57:03     20s] Type 'man IMPOPT-665' for more detail.
[12/01 16:57:03     20s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/01 16:57:03     20s] To increase the message display limit, refer to the product command reference manual.
[12/01 16:57:03     20s] #optDebug: fT-S <1 2 3 1 0>
[12/01 16:57:03     20s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 795.2M, totSessionCpu=0:00:20 **
[12/01 16:57:03     20s] *** optDesign -preCTS ***
[12/01 16:57:03     20s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 16:57:03     20s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 16:57:03     20s] Hold Target Slack: user slack 0
[12/01 16:57:03     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1684.3M
[12/01 16:57:03     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1684.3M
[12/01 16:57:03     20s] Multi-VT timing optimization disabled based on library information.
[12/01 16:57:03     20s] Deleting Cell Server ...
[12/01 16:57:03     20s] Deleting Lib Analyzer.
[12/01 16:57:03     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 16:57:03     20s] Creating Cell Server ...(0, 0, 0, 0)
[12/01 16:57:03     20s] Summary for sequential cells identification: 
[12/01 16:57:03     20s]   Identified SBFF number: 6
[12/01 16:57:03     20s]   Identified MBFF number: 0
[12/01 16:57:03     20s]   Identified SB Latch number: 0
[12/01 16:57:03     20s]   Identified MB Latch number: 0
[12/01 16:57:03     20s]   Not identified SBFF number: 2
[12/01 16:57:03     20s]   Not identified MBFF number: 0
[12/01 16:57:03     20s]   Not identified SB Latch number: 0
[12/01 16:57:03     20s]   Not identified MB Latch number: 0
[12/01 16:57:03     20s]   Number of sequential cells which are not FFs: 0
[12/01 16:57:03     20s]  Visiting view : setup_func
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 45.70 (1.000) with rcCorner = 0
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 34.10 (1.000) with rcCorner = -1
[12/01 16:57:03     20s]  Visiting view : hold_func
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 45.70 (1.000) with rcCorner = 0
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 34.10 (1.000) with rcCorner = -1
[12/01 16:57:03     20s]  Setting StdDelay to 45.70
[12/01 16:57:03     20s] Creating Cell Server, finished. 
[12/01 16:57:03     20s] 
[12/01 16:57:03     20s] Deleting Cell Server ...
[12/01 16:57:03     20s] 
[12/01 16:57:03     20s] Creating Lib Analyzer ...
[12/01 16:57:03     20s] Creating Cell Server ...(0, 0, 0, 0)
[12/01 16:57:03     20s] Summary for sequential cells identification: 
[12/01 16:57:03     20s]   Identified SBFF number: 6
[12/01 16:57:03     20s]   Identified MBFF number: 0
[12/01 16:57:03     20s]   Identified SB Latch number: 0
[12/01 16:57:03     20s]   Identified MB Latch number: 0
[12/01 16:57:03     20s]   Not identified SBFF number: 2
[12/01 16:57:03     20s]   Not identified MBFF number: 0
[12/01 16:57:03     20s]   Not identified SB Latch number: 0
[12/01 16:57:03     20s]   Not identified MB Latch number: 0
[12/01 16:57:03     20s]   Number of sequential cells which are not FFs: 0
[12/01 16:57:03     20s]  Visiting view : setup_func
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 45.70 (1.000) with rcCorner = 0
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 34.10 (1.000) with rcCorner = -1
[12/01 16:57:03     20s]  Visiting view : hold_func
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 45.70 (1.000) with rcCorner = 0
[12/01 16:57:03     20s]    : PowerDomain = none : Weighted F : unweighted  = 34.10 (1.000) with rcCorner = -1
[12/01 16:57:03     20s]  Setting StdDelay to 45.70
[12/01 16:57:03     20s] Creating Cell Server, finished. 
[12/01 16:57:03     20s] 
[12/01 16:57:03     20s] Total number of usable buffers from Lib Analyzer: 4 ( sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8)
[12/01 16:57:03     20s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8 sky130_osu_sc_12T_ms__inv_10)
[12/01 16:57:03     20s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:57:03     20s] 
[12/01 16:57:04     21s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:21.2 mem=1684.3M
[12/01 16:57:04     21s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:21.2 mem=1684.3M
[12/01 16:57:04     21s] Creating Lib Analyzer, finished. 
[12/01 16:57:04     21s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1684.3M
[12/01 16:57:04     21s] All LLGs are deleted
[12/01 16:57:04     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1684.3M
[12/01 16:57:04     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1684.2M
[12/01 16:57:04     21s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1684.2M
[12/01 16:57:04     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.2 mem=1684.2M
[12/01 16:57:04     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.2 mem=1684.2M
[12/01 16:57:04     21s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Loading and Dumping File ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Reading DB...
[12/01 16:57:04     21s] (I)       Read data from FE... (mem=1684.2M)
[12/01 16:57:04     21s] (I)       Read nodes and places... (mem=1684.2M)
[12/01 16:57:04     21s] (I)       Number of ignored instance 0
[12/01 16:57:04     21s] (I)       Number of inbound cells 0
[12/01 16:57:04     21s] (I)       numMoveCells=410, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[12/01 16:57:04     21s] (I)       cell height: 4440, count: 410
[12/01 16:57:04     21s] (I)       Done Read nodes and places (cpu=0.000s, mem=1684.2M)
[12/01 16:57:04     21s] (I)       Read nets... (mem=1684.2M)
[12/01 16:57:04     21s] (I)       numNets=436  ignoredNets=4
[12/01 16:57:04     21s] (I)       Done Read nets (cpu=0.000s, mem=1684.2M)
[12/01 16:57:04     21s] (I)       Read rows... (mem=1684.2M)
[12/01 16:57:04     21s] (I)       Done Read rows (cpu=0.010s, mem=1684.2M)
[12/01 16:57:04     21s] (I)       Identified Clock instances: Flop 16, Clock buffer/inverter 0, Gate 0, Logic 0
[12/01 16:57:04     21s] (I)       Read module constraints... (mem=1684.2M)
[12/01 16:57:04     21s] (I)       Done Read module constraints (cpu=0.000s, mem=1684.2M)
[12/01 16:57:04     21s] (I)       Done Read data from FE (cpu=0.010s, mem=1684.2M)
[12/01 16:57:04     21s] (I)       before initializing RouteDB syMemory usage = 1684.2 MB
[12/01 16:57:04     21s] (I)       Honor MSV route constraint: false
[12/01 16:57:04     21s] (I)       Maximum routing layer  : 5
[12/01 16:57:04     21s] (I)       Minimum routing layer  : 2
[12/01 16:57:04     21s] (I)       Supply scale factor H  : 1.00
[12/01 16:57:04     21s] (I)       Supply scale factor V  : 1.00
[12/01 16:57:04     21s] (I)       Tracks used by clock wire: 0
[12/01 16:57:04     21s] (I)       Reverse direction      : 
[12/01 16:57:04     21s] (I)       Honor partition pin guides: true
[12/01 16:57:04     21s] (I)       Route selected nets only: false
[12/01 16:57:04     21s] (I)       Route secondary PG pins: false
[12/01 16:57:04     21s] (I)       Second PG max fanout   : 2147483647
[12/01 16:57:04     21s] (I)       Buffering-aware routing: true
[12/01 16:57:04     21s] (I)       Spread congestion away from blockages: true
[12/01 16:57:04     21s] (I)       Overflow penalty cost  : 10
[12/01 16:57:04     21s] (I)       punchThroughDistance   : 3331.73
[12/01 16:57:04     21s] (I)       source-to-sink ratio   : 0.30
[12/01 16:57:04     21s] (I)       Apply function for special wires: true
[12/01 16:57:04     21s] (I)       Layer by layer blockage reading: true
[12/01 16:57:04     21s] (I)       Offset calculation fix : true
[12/01 16:57:04     21s] (I)       Route stripe layer range: 
[12/01 16:57:04     21s] (I)       Honor partition fences : 
[12/01 16:57:04     21s] (I)       Honor partition pin    : 
[12/01 16:57:04     21s] (I)       Honor partition fences with feedthrough: 
[12/01 16:57:04     21s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:57:04     21s] (I)       Use row-based GCell size
[12/01 16:57:04     21s] (I)       Use row-based GCell align
[12/01 16:57:04     21s] (I)       GCell unit size   : 4440
[12/01 16:57:04     21s] (I)       GCell multiplier  : 1
[12/01 16:57:04     21s] (I)       GCell row height  : 4440
[12/01 16:57:04     21s] (I)       Actual row height : 4440
[12/01 16:57:04     21s] (I)       GCell align ref   : 40320 41070
[12/01 16:57:04     21s] [NR-eGR] Track table information for default rule: 
[12/01 16:57:04     21s] [NR-eGR] met1 has no routable track
[12/01 16:57:04     21s] [NR-eGR] met2 has single uniform track structure
[12/01 16:57:04     21s] [NR-eGR] met3 has single uniform track structure
[12/01 16:57:04     21s] [NR-eGR] met4 has single uniform track structure
[12/01 16:57:04     21s] [NR-eGR] met5 has single uniform track structure
[12/01 16:57:04     21s] (I)       ===========================================================================
[12/01 16:57:04     21s] (I)       == Report All Rule Vias ==
[12/01 16:57:04     21s] (I)       ===========================================================================
[12/01 16:57:04     21s] (I)        Via Rule : (Default)
[12/01 16:57:04     21s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/01 16:57:04     21s] (I)       ---------------------------------------------------------------------------
[12/01 16:57:04     21s] (I)        1    7 : M1M2_PR_R                   7 : M1M2_PR_R                
[12/01 16:57:04     21s] (I)        2   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[12/01 16:57:04     21s] (I)        3   16 : M3M4_PR                    16 : M3M4_PR                  
[12/01 16:57:04     21s] (I)        4   21 : M4M5_PR                    21 : M4M5_PR                  
[12/01 16:57:04     21s] (I)        5    0 : ---                         0 : ---                      
[12/01 16:57:04     21s] (I)       ===========================================================================
[12/01 16:57:04     21s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] [NR-eGR] Read 0 PG shapes
[12/01 16:57:04     21s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:57:04     21s] [NR-eGR] #Instance Blockages : 0
[12/01 16:57:04     21s] [NR-eGR] #PG Blockages       : 0
[12/01 16:57:04     21s] [NR-eGR] #Bump Blockages     : 0
[12/01 16:57:04     21s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:57:04     21s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/01 16:57:04     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:57:04     21s] (I)       readDataFromPlaceDB
[12/01 16:57:04     21s] (I)       Read net information..
[12/01 16:57:04     21s] [NR-eGR] Read numTotalNets=436  numIgnoredNets=0
[12/01 16:57:04     21s] (I)       Read testcase time = 0.000 seconds
[12/01 16:57:04     21s] 
[12/01 16:57:04     21s] (I)       early_global_route_priority property id does not exist.
[12/01 16:57:04     21s] (I)       Start initializing grid graph
[12/01 16:57:04     21s] (I)       End initializing grid graph
[12/01 16:57:04     21s] (I)       Model blockages into capacity
[12/01 16:57:04     21s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[12/01 16:57:04     21s] (I)       Started Modeling ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Modeling Layer 1 ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Modeling Layer 2 ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:04     21s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Modeling Layer 3 ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:04     21s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Modeling Layer 4 ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:04     21s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Modeling Layer 5 ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:04     21s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       -- layer congestion ratio --
[12/01 16:57:04     21s] (I)       Layer 1 : 0.100000
[12/01 16:57:04     21s] (I)       Layer 2 : 0.700000
[12/01 16:57:04     21s] (I)       Layer 3 : 0.700000
[12/01 16:57:04     21s] (I)       Layer 4 : 0.700000
[12/01 16:57:04     21s] (I)       Layer 5 : 0.700000
[12/01 16:57:04     21s] (I)       ----------------------------
[12/01 16:57:04     21s] (I)       Number of ignored nets = 0
[12/01 16:57:04     21s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Number of clock nets = 1.  Ignored: No
[12/01 16:57:04     21s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Number of special nets = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/01 16:57:04     21s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:57:04     21s] (I)       Constructing bin map
[12/01 16:57:04     21s] (I)       Initialize bin information with width=8880 height=8880
[12/01 16:57:04     21s] (I)       Done constructing bin map
[12/01 16:57:04     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:57:04     21s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1684.2 MB
[12/01 16:57:04     21s] (I)       Ndr track 0 does not exist
[12/01 16:57:04     21s] (I)       Layer1  viaCost=200.00
[12/01 16:57:04     21s] (I)       Layer2  viaCost=300.00
[12/01 16:57:04     21s] (I)       Layer3  viaCost=300.00
[12/01 16:57:04     21s] (I)       Layer4  viaCost=200.00
[12/01 16:57:04     21s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:57:04     21s] (I)       Routing area        : (0, 0) - (165600, 167610)
[12/01 16:57:04     21s] (I)       Core area           : (40320, 41070) - (125240, 125430)
[12/01 16:57:04     21s] (I)       Site width          :   110  (dbu)
[12/01 16:57:04     21s] (I)       Row height          :  4440  (dbu)
[12/01 16:57:04     21s] (I)       GCell row height    :  4440  (dbu)
[12/01 16:57:04     21s] (I)       GCell width         :  4440  (dbu)
[12/01 16:57:04     21s] (I)       GCell height        :  4440  (dbu)
[12/01 16:57:04     21s] (I)       Grid                :    38    38     5
[12/01 16:57:04     21s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 16:57:04     21s] (I)       Vertical capacity   :     0  4440     0  4440     0
[12/01 16:57:04     21s] (I)       Horizontal capacity :     0     0  4440     0  4440
[12/01 16:57:04     21s] (I)       Default wire width  :   140   140   300   300  1600
[12/01 16:57:04     21s] (I)       Default wire space  :   140   140   300   300  1600
[12/01 16:57:04     21s] (I)       Default wire pitch  :   280   280   600   600  3200
[12/01 16:57:04     21s] (I)       Default pitch size  :   280   480   610   615  3660
[12/01 16:57:04     21s] (I)       First track coord   :     0   240   795   855  3845
[12/01 16:57:04     21s] (I)       Num tracks per GCell: 15.86  9.25  7.28  7.22  1.21
[12/01 16:57:04     21s] (I)       Total num of tracks :     0   345   274   268    45
[12/01 16:57:04     21s] (I)       Num of masks        :     1     1     1     1     1
[12/01 16:57:04     21s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 16:57:04     21s] (I)       --------------------------------------------------------
[12/01 16:57:04     21s] 
[12/01 16:57:04     21s] [NR-eGR] ============ Routing rule table ============
[12/01 16:57:04     21s] [NR-eGR] Rule id: 0  Nets: 436 
[12/01 16:57:04     21s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:57:04     21s] (I)       Pitch:  L1=280  L2=480  L3=610  L4=615  L5=3660
[12/01 16:57:04     21s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:04     21s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:04     21s] [NR-eGR] ========================================
[12/01 16:57:04     21s] [NR-eGR] 
[12/01 16:57:04     21s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:57:04     21s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/01 16:57:04     21s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/01 16:57:04     21s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[12/01 16:57:04     21s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[12/01 16:57:04     21s] (I)       After initializing earlyGlobalRoute syMemory usage = 1684.2 MB
[12/01 16:57:04     21s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Global Routing ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       ============= Initialization =============
[12/01 16:57:04     21s] (I)       totalPins=1300  totalGlobalPin=1052 (80.92%)
[12/01 16:57:04     21s] (I)       Started Build MST ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Generate topology with single threads
[12/01 16:57:04     21s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:04     21s] (I)       #blocked areas for congestion spreading : 0
[12/01 16:57:04     21s] [NR-eGR] Layer group 1: route 436 net(s) in layer range [2, 5]
[12/01 16:57:04     21s] (I)       ============  Phase 1a Route ============
[12/01 16:57:04     21s] (I)       Started Phase 1a ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Usage: 988 = (462 H, 526 V) = (3.81% H, 2.26% V) = (2.051e+03um H, 2.335e+03um V)
[12/01 16:57:04     21s] (I)       
[12/01 16:57:04     21s] (I)       ============  Phase 1b Route ============
[12/01 16:57:04     21s] (I)       Usage: 988 = (462 H, 526 V) = (3.81% H, 2.26% V) = (2.051e+03um H, 2.335e+03um V)
[12/01 16:57:04     21s] (I)       
[12/01 16:57:04     21s] (I)       earlyGlobalRoute overflow of layer group 1: 5.69% H + 0.00% V. EstWL: 4.386720e+03um
[12/01 16:57:04     21s] (I)       Congestion metric : 5.69%H 0.00%V, 5.69%HV
[12/01 16:57:04     21s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:57:04     21s] (I)       ============  Phase 1c Route ============
[12/01 16:57:04     21s] (I)       Usage: 988 = (462 H, 526 V) = (3.81% H, 2.26% V) = (2.051e+03um H, 2.335e+03um V)
[12/01 16:57:04     21s] (I)       
[12/01 16:57:04     21s] (I)       ============  Phase 1d Route ============
[12/01 16:57:04     21s] (I)       Usage: 988 = (462 H, 526 V) = (3.81% H, 2.26% V) = (2.051e+03um H, 2.335e+03um V)
[12/01 16:57:04     21s] (I)       
[12/01 16:57:04     21s] (I)       ============  Phase 1e Route ============
[12/01 16:57:04     21s] (I)       Started Phase 1e ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Usage: 988 = (462 H, 526 V) = (3.81% H, 2.26% V) = (2.051e+03um H, 2.335e+03um V)
[12/01 16:57:04     21s] (I)       
[12/01 16:57:04     21s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 5.69% H + 0.00% V. EstWL: 4.386720e+03um
[12/01 16:57:04     21s] [NR-eGR] 
[12/01 16:57:04     21s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Running layer assignment with 1 threads
[12/01 16:57:04     21s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       ============  Phase 1l Route ============
[12/01 16:57:04     21s] (I)       
[12/01 16:57:04     21s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:57:04     21s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 16:57:04     21s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:57:04     21s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[12/01 16:57:04     21s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:04     21s] [NR-eGR]    met1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:04     21s] [NR-eGR]    met2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:04     21s] [NR-eGR]    met3  (3)        80( 5.69%)        15( 1.07%)         1( 0.07%)         1( 0.07%)   ( 6.89%) 
[12/01 16:57:04     21s] [NR-eGR]    met4  (4)         2( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/01 16:57:04     21s] [NR-eGR]    met5  (5)         6( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/01 16:57:04     21s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:04     21s] [NR-eGR] Total               88( 1.57%)        15( 0.27%)         1( 0.02%)         1( 0.02%)   ( 1.88%) 
[12/01 16:57:04     21s] [NR-eGR] 
[12/01 16:57:04     21s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:04     21s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.91% H + 0.00% V
[12/01 16:57:04     21s] [NR-eGR] Overflow after earlyGlobalRoute 7.78% H + 0.00% V
[12/01 16:57:04     21s] (I)       ============= track Assignment ============
[12/01 16:57:04     21s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Started Greedy Track Assignment ( Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[12/01 16:57:04     21s] (I)       Running track assignment with 1 threads
[12/01 16:57:04     21s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] (I)       Run Multi-thread track assignment
[12/01 16:57:04     21s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:04     21s] [NR-eGR]   met1  (1F) length: 0.000000e+00um, number of vias: 1300
[12/01 16:57:04     21s] [NR-eGR]   met2  (2V) length: 2.456395e+03um, number of vias: 1524
[12/01 16:57:04     21s] [NR-eGR]   met3  (3H) length: 1.728885e+03um, number of vias: 225
[12/01 16:57:04     21s] [NR-eGR]   met4  (4V) length: 6.058900e+02um, number of vias: 179
[12/01 16:57:04     21s] [NR-eGR]   met5  (5H) length: 4.587900e+02um, number of vias: 0
[12/01 16:57:04     21s] [NR-eGR] Total length: 5.249960e+03um, number of vias: 3228
[12/01 16:57:04     21s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:04     21s] [NR-eGR] Total eGR-routed clock nets wire length: 1.707800e+02um 
[12/01 16:57:04     21s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:04     21s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1684.21 MB )
[12/01 16:57:04     21s] Extraction called for design 'mult_alone' of instances=410 and nets=444 using extraction engine 'preRoute' .
[12/01 16:57:04     21s] PreRoute RC Extraction called for design mult_alone.
[12/01 16:57:04     21s] RC Extraction called in multi-corner(1) mode.
[12/01 16:57:04     21s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 16:57:04     21s] Type 'man IMPEXT-6197' for more detail.
[12/01 16:57:04     21s] RCMode: PreRoute
[12/01 16:57:04     21s]       RC Corner Indexes            0   
[12/01 16:57:04     21s] Capacitance Scaling Factor   : 1.00000 
[12/01 16:57:04     21s] Resistance Scaling Factor    : 1.00000 
[12/01 16:57:04     21s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 16:57:04     21s] Clock Res. Scaling Factor    : 1.00000 
[12/01 16:57:04     21s] Shrink Factor                : 1.00000
[12/01 16:57:04     21s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 16:57:04     21s] LayerId::1 widthSet size::1
[12/01 16:57:04     21s] LayerId::2 widthSet size::1
[12/01 16:57:04     21s] LayerId::3 widthSet size::1
[12/01 16:57:04     21s] LayerId::4 widthSet size::1
[12/01 16:57:04     21s] LayerId::5 widthSet size::1
[12/01 16:57:04     21s] Updating RC grid for preRoute extraction ...
[12/01 16:57:04     21s] Initializing multi-corner resistance tables ...
[12/01 16:57:04     21s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.279170 ; uaWl: 1.000000 ; uaWlH: 0.202798 ; aWlH: 0.000000 ; Pmax: 0.855200 ; wcR: 0.337800 ; newSi: 0.082400 ; pMod: 81 ; 
[12/01 16:57:04     21s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1684.215M)
[12/01 16:57:04     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1684.2M
[12/01 16:57:04     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1684.2M
[12/01 16:57:04     21s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1684.3M
[12/01 16:57:04     21s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1684.3M
[12/01 16:57:04     21s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1684.3M
[12/01 16:57:04     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1684.3M
[12/01 16:57:04     21s] Starting delay calculation for Setup views
[12/01 16:57:04     21s] #################################################################################
[12/01 16:57:04     21s] # Design Stage: PreRoute
[12/01 16:57:04     21s] # Design Name: mult_alone
[12/01 16:57:04     21s] # Design Mode: 130nm
[12/01 16:57:04     21s] # Analysis Mode: MMMC OCV 
[12/01 16:57:04     21s] # Parasitics Mode: No SPEF/RCDB
[12/01 16:57:04     21s] # Signoff Settings: SI Off 
[12/01 16:57:04     21s] #################################################################################
[12/01 16:57:04     21s] Calculate early delays in OCV mode...
[12/01 16:57:04     21s] Calculate late delays in OCV mode...
[12/01 16:57:04     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1695.6M, InitMEM = 1695.6M)
[12/01 16:57:04     21s] Start delay calculation (fullDC) (1 T). (MEM=1695.58)
[12/01 16:57:04     21s] End AAE Lib Interpolated Model. (MEM=1715.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:57:04     21s] First Iteration Infinite Tw... 
[12/01 16:57:04     21s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/01 16:57:04     21s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/01 16:57:04     21s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/01 16:57:04     21s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/01 16:57:04     21s] Total number of fetched objects 444
[12/01 16:57:04     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:57:04     21s] End delay calculation. (MEM=1798.11 CPU=0:00:00.2 REAL=0:00:00.0)
[12/01 16:57:05     21s] End delay calculation (fullDC). (MEM=1780.57 CPU=0:00:00.5 REAL=0:00:01.0)
[12/01 16:57:05     21s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1780.6M) ***
[12/01 16:57:05     21s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:21.8 mem=1780.6M)
[12/01 16:57:05     21s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.641  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   48    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -10     |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.854%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 861.7M, totSessionCpu=0:00:22 **
[12/01 16:57:05     21s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/01 16:57:05     21s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:57:05     21s] ### Creating PhyDesignMc. totSessionCpu=0:00:21.8 mem=1757.8M
[12/01 16:57:05     21s] OPERPROF: Starting DPlace-Init at level 1, MEM:1757.8M
[12/01 16:57:05     21s] z: 2, totalTracks: 1
[12/01 16:57:05     21s] z: 4, totalTracks: 1
[12/01 16:57:05     21s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:05     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF:     Starting CMU at level 3, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1757.8M
[12/01 16:57:05     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1757.8MB).
[12/01 16:57:05     21s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1757.8M
[12/01 16:57:05     21s] TotalInstCnt at PhyDesignMc Initialization: 410
[12/01 16:57:05     21s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:21.8 mem=1757.8M
[12/01 16:57:05     21s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1757.8M
[12/01 16:57:05     21s] TotalInstCnt at PhyDesignMc Destruction: 410
[12/01 16:57:05     21s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:57:05     21s] ### Creating PhyDesignMc. totSessionCpu=0:00:21.8 mem=1757.8M
[12/01 16:57:05     21s] OPERPROF: Starting DPlace-Init at level 1, MEM:1757.8M
[12/01 16:57:05     21s] z: 2, totalTracks: 1
[12/01 16:57:05     21s] z: 4, totalTracks: 1
[12/01 16:57:05     21s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:05     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF:     Starting CMU at level 3, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1757.8M
[12/01 16:57:05     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1757.8MB).
[12/01 16:57:05     21s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1757.8M
[12/01 16:57:05     21s] TotalInstCnt at PhyDesignMc Initialization: 410
[12/01 16:57:05     21s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:21.8 mem=1757.8M
[12/01 16:57:05     21s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1757.8M
[12/01 16:57:05     21s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1757.8M
[12/01 16:57:05     21s] TotalInstCnt at PhyDesignMc Destruction: 410
[12/01 16:57:05     21s] *** Starting optimizing excluded clock nets MEM= 1757.8M) ***
[12/01 16:57:05     21s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1757.8M) ***
[12/01 16:57:05     21s] The useful skew maximum allowed delay is: 0.3
[12/01 16:57:05     21s] Deleting Lib Analyzer.
[12/01 16:57:05     21s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:57:05     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.9 mem=1757.8M
[12/01 16:57:05     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.9 mem=1757.8M
[12/01 16:57:05     21s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 16:57:05     21s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:21.9/0:00:23.7 (0.9), mem = 1757.8M
[12/01 16:57:05     21s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94060.1
[12/01 16:57:05     21s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:57:05     21s] ### Creating PhyDesignMc. totSessionCpu=0:00:21.9 mem=1765.8M
[12/01 16:57:05     21s] OPERPROF: Starting DPlace-Init at level 1, MEM:1765.8M
[12/01 16:57:05     21s] z: 2, totalTracks: 1
[12/01 16:57:05     21s] z: 4, totalTracks: 1
[12/01 16:57:05     21s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:05     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1765.8M
[12/01 16:57:05     21s] OPERPROF:     Starting CMU at level 3, MEM:1765.8M
[12/01 16:57:05     21s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1765.8M
[12/01 16:57:05     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1765.8M
[12/01 16:57:05     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1765.8MB).
[12/01 16:57:05     21s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1765.8M
[12/01 16:57:05     21s] TotalInstCnt at PhyDesignMc Initialization: 410
[12/01 16:57:05     21s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:21.9 mem=1765.8M
[12/01 16:57:05     21s] ### Creating TopoMgr, started
[12/01 16:57:05     21s] ### Creating TopoMgr, finished
[12/01 16:57:05     21s] 
[12/01 16:57:05     21s] Footprint cell information for calculating maxBufDist
[12/01 16:57:05     21s] *info: There are 4 candidate Buffer cells
[12/01 16:57:05     21s] *info: There are 8 candidate Inverter cells
[12/01 16:57:05     21s] 
[12/01 16:57:05     22s] ### Creating RouteCongInterface, started
[12/01 16:57:05     22s] 
[12/01 16:57:05     22s] Creating Lib Analyzer ...
[12/01 16:57:05     22s] Total number of usable buffers from Lib Analyzer: 4 ( sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8)
[12/01 16:57:05     22s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8 sky130_osu_sc_12T_ms__inv_10)
[12/01 16:57:05     22s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:57:05     22s] 
[12/01 16:57:06     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.2 mem=1825.6M
[12/01 16:57:06     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.2 mem=1825.6M
[12/01 16:57:06     23s] Creating Lib Analyzer, finished. 
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] #optDebug: {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] #optDebug: {0, 1.200}
[12/01 16:57:06     23s] ### Creating RouteCongInterface, finished
[12/01 16:57:06     23s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1859.9M
[12/01 16:57:06     23s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1859.9M
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] Netlist preparation processing... 
[12/01 16:57:06     23s] Removed 0 instance
[12/01 16:57:06     23s] *info: Marking 0 isolation instances dont touch
[12/01 16:57:06     23s] *info: Marking 0 level shifter instances dont touch
[12/01 16:57:06     23s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1856.1M
[12/01 16:57:06     23s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1856.1M
[12/01 16:57:06     23s] TotalInstCnt at PhyDesignMc Destruction: 410
[12/01 16:57:06     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94060.1
[12/01 16:57:06     23s] *** AreaOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:23.5/0:00:25.3 (0.9), mem = 1856.1M
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] =============================================================================================
[12/01 16:57:06     23s]  Step TAT Report for SimplifyNetlist #1
[12/01 16:57:06     23s] =============================================================================================
[12/01 16:57:06     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:57:06     23s] ---------------------------------------------------------------------------------------------
[12/01 16:57:06     23s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  68.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 16:57:06     23s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:06     23s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 16:57:06     23s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 16:57:06     23s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 16:57:06     23s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:06     23s] [ MISC                   ]          0:00:00.4  (  21.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 16:57:06     23s] ---------------------------------------------------------------------------------------------
[12/01 16:57:06     23s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 16:57:06     23s] ---------------------------------------------------------------------------------------------
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] Active setup views:
[12/01 16:57:06     23s]  setup_func
[12/01 16:57:06     23s]   Dominating endpoints: 0
[12/01 16:57:06     23s]   Dominating TNS: -0.000
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] Deleting Lib Analyzer.
[12/01 16:57:06     23s] Begin: GigaOpt Global Optimization
[12/01 16:57:06     23s] *info: use new DP (enabled)
[12/01 16:57:06     23s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 16:57:06     23s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:57:06     23s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:23.6/0:00:25.3 (0.9), mem = 1798.8M
[12/01 16:57:06     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94060.2
[12/01 16:57:06     23s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:57:06     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.6 mem=1798.8M
[12/01 16:57:06     23s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 16:57:06     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.8M
[12/01 16:57:06     23s] z: 2, totalTracks: 1
[12/01 16:57:06     23s] z: 4, totalTracks: 1
[12/01 16:57:06     23s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:06     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.8M
[12/01 16:57:06     23s] OPERPROF:     Starting CMU at level 3, MEM:1798.8M
[12/01 16:57:06     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1798.8M
[12/01 16:57:06     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1798.8M
[12/01 16:57:06     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.8MB).
[12/01 16:57:06     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1798.8M
[12/01 16:57:06     23s] TotalInstCnt at PhyDesignMc Initialization: 410
[12/01 16:57:06     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.6 mem=1798.8M
[12/01 16:57:06     23s] ### Creating RouteCongInterface, started
[12/01 16:57:06     23s] 
[12/01 16:57:06     23s] Creating Lib Analyzer ...
[12/01 16:57:06     23s] Total number of usable buffers from Lib Analyzer: 4 ( sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8)
[12/01 16:57:06     23s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8 sky130_osu_sc_12T_ms__inv_10)
[12/01 16:57:06     23s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:57:06     23s] 
[12/01 16:57:08     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.9 mem=1783.6M
[12/01 16:57:08     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.9 mem=1783.6M
[12/01 16:57:08     24s] Creating Lib Analyzer, finished. 
[12/01 16:57:08     24s] 
[12/01 16:57:08     24s] #optDebug: {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/01 16:57:08     24s] 
[12/01 16:57:08     24s] #optDebug: {0, 1.200}
[12/01 16:57:08     24s] ### Creating RouteCongInterface, finished
[12/01 16:57:10     26s] *info: 1 clock net excluded
[12/01 16:57:10     26s] *info: 2 special nets excluded.
[12/01 16:57:10     26s] *info: 4 no-driver nets excluded.
[12/01 16:57:10     27s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1826.9M
[12/01 16:57:10     27s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1826.9M
[12/01 16:57:10     27s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/01 16:57:10     27s] +--------+--------+----------+------------+--------+----------+---------+--------------+
[12/01 16:57:10     27s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[12/01 16:57:10     27s] +--------+--------+----------+------------+--------+----------+---------+--------------+
[12/01 16:57:10     27s] |   0.000|   0.000|    57.85%|   0:00:00.0| 1826.9M|setup_func|       NA| NA           |
[12/01 16:57:10     27s] +--------+--------+----------+------------+--------+----------+---------+--------------+
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1826.9M) ***
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1826.9M) ***
[12/01 16:57:10     27s] **** Begin NDR-Layer Usage Statistics ****
[12/01 16:57:10     27s] 0 Ndr or Layer constraints added by optimization 
[12/01 16:57:10     27s] **** End NDR-Layer Usage Statistics ****
[12/01 16:57:10     27s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/01 16:57:10     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1807.8M
[12/01 16:57:10     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1807.8M
[12/01 16:57:10     27s] TotalInstCnt at PhyDesignMc Destruction: 410
[12/01 16:57:10     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94060.2
[12/01 16:57:10     27s] *** SetupOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:00:27.5/0:00:29.3 (0.9), mem = 1807.8M
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] =============================================================================================
[12/01 16:57:10     27s]  Step TAT Report for GlobalOpt #1
[12/01 16:57:10     27s] =============================================================================================
[12/01 16:57:10     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:57:10     27s] ---------------------------------------------------------------------------------------------
[12/01 16:57:10     27s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:10     27s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  34.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 16:57:10     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:10     27s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 16:57:10     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 16:57:10     27s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:10     27s] [ TransformInit          ]      1   0:00:02.5  (  64.5 % )     0:00:02.5 /  0:00:02.5    1.0
[12/01 16:57:10     27s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 16:57:10     27s] ---------------------------------------------------------------------------------------------
[12/01 16:57:10     27s]  GlobalOpt #1 TOTAL                 0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[12/01 16:57:10     27s] ---------------------------------------------------------------------------------------------
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] End: GigaOpt Global Optimization
[12/01 16:57:10     27s] *** Timing Is met
[12/01 16:57:10     27s] *** Check timing (0:00:00.0)
[12/01 16:57:10     27s] Deleting Lib Analyzer.
[12/01 16:57:10     27s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 16:57:10     27s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:57:10     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.5 mem=1803.8M
[12/01 16:57:10     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.5 mem=1803.8M
[12/01 16:57:10     27s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 16:57:10     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1803.8M
[12/01 16:57:10     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1803.8M
[12/01 16:57:10     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1801.8M
[12/01 16:57:10     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1801.8M
[12/01 16:57:10     27s] **INFO: Flow update: Design is easy to close.
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] *** Start incrementalPlace ***
[12/01 16:57:10     27s] User Input Parameters:
[12/01 16:57:10     27s] - Congestion Driven    : On
[12/01 16:57:10     27s] - Timing Driven        : On
[12/01 16:57:10     27s] - Area-Violation Based : On
[12/01 16:57:10     27s] - Start Rollback Level : -5
[12/01 16:57:10     27s] - Legalized            : On
[12/01 16:57:10     27s] - Window Based         : Off
[12/01 16:57:10     27s] - eDen incr mode       : Off
[12/01 16:57:10     27s] - Small incr mode      : Off
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] no activity file in design. spp won't run.
[12/01 16:57:10     27s] Effort level <high> specified for reg2reg path_group
[12/01 16:57:10     27s] Collecting buffer chain nets ...
[12/01 16:57:10     27s] No Views given, use default active views for adaptive view pruning
[12/01 16:57:10     27s] SKP will enable view:
[12/01 16:57:10     27s]   setup_func
[12/01 16:57:10     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1803.8M
[12/01 16:57:10     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1803.8M
[12/01 16:57:10     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1803.8M
[12/01 16:57:10     27s] Starting Early Global Route congestion estimation: mem = 1803.8M
[12/01 16:57:10     27s] (I)       Started Loading and Dumping File ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Reading DB...
[12/01 16:57:10     27s] (I)       Read data from FE... (mem=1803.8M)
[12/01 16:57:10     27s] (I)       Read nodes and places... (mem=1803.8M)
[12/01 16:57:10     27s] (I)       Done Read nodes and places (cpu=0.000s, mem=1803.8M)
[12/01 16:57:10     27s] (I)       Read nets... (mem=1803.8M)
[12/01 16:57:10     27s] (I)       Done Read nets (cpu=0.000s, mem=1803.8M)
[12/01 16:57:10     27s] (I)       Done Read data from FE (cpu=0.000s, mem=1803.8M)
[12/01 16:57:10     27s] (I)       before initializing RouteDB syMemory usage = 1803.8 MB
[12/01 16:57:10     27s] (I)       Honor MSV route constraint: false
[12/01 16:57:10     27s] (I)       Maximum routing layer  : 5
[12/01 16:57:10     27s] (I)       Minimum routing layer  : 2
[12/01 16:57:10     27s] (I)       Supply scale factor H  : 1.00
[12/01 16:57:10     27s] (I)       Supply scale factor V  : 1.00
[12/01 16:57:10     27s] (I)       Tracks used by clock wire: 0
[12/01 16:57:10     27s] (I)       Reverse direction      : 
[12/01 16:57:10     27s] (I)       Honor partition pin guides: true
[12/01 16:57:10     27s] (I)       Route selected nets only: false
[12/01 16:57:10     27s] (I)       Route secondary PG pins: false
[12/01 16:57:10     27s] (I)       Second PG max fanout   : 2147483647
[12/01 16:57:10     27s] (I)       Apply function for special wires: true
[12/01 16:57:10     27s] (I)       Layer by layer blockage reading: true
[12/01 16:57:10     27s] (I)       Offset calculation fix : true
[12/01 16:57:10     27s] (I)       Route stripe layer range: 
[12/01 16:57:10     27s] (I)       Honor partition fences : 
[12/01 16:57:10     27s] (I)       Honor partition pin    : 
[12/01 16:57:10     27s] (I)       Honor partition fences with feedthrough: 
[12/01 16:57:10     27s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:57:10     27s] (I)       Use row-based GCell size
[12/01 16:57:10     27s] (I)       Use row-based GCell align
[12/01 16:57:10     27s] (I)       GCell unit size   : 4440
[12/01 16:57:10     27s] (I)       GCell multiplier  : 1
[12/01 16:57:10     27s] (I)       GCell row height  : 4440
[12/01 16:57:10     27s] (I)       Actual row height : 4440
[12/01 16:57:10     27s] (I)       GCell align ref   : 40320 41070
[12/01 16:57:10     27s] [NR-eGR] Track table information for default rule: 
[12/01 16:57:10     27s] [NR-eGR] met1 has no routable track
[12/01 16:57:10     27s] [NR-eGR] met2 has single uniform track structure
[12/01 16:57:10     27s] [NR-eGR] met3 has single uniform track structure
[12/01 16:57:10     27s] [NR-eGR] met4 has single uniform track structure
[12/01 16:57:10     27s] [NR-eGR] met5 has single uniform track structure
[12/01 16:57:10     27s] (I)       ===========================================================================
[12/01 16:57:10     27s] (I)       == Report All Rule Vias ==
[12/01 16:57:10     27s] (I)       ===========================================================================
[12/01 16:57:10     27s] (I)        Via Rule : (Default)
[12/01 16:57:10     27s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/01 16:57:10     27s] (I)       ---------------------------------------------------------------------------
[12/01 16:57:10     27s] (I)        1    7 : M1M2_PR_R                   7 : M1M2_PR_R                
[12/01 16:57:10     27s] (I)        2   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[12/01 16:57:10     27s] (I)        3   16 : M3M4_PR                    16 : M3M4_PR                  
[12/01 16:57:10     27s] (I)        4   21 : M4M5_PR                    21 : M4M5_PR                  
[12/01 16:57:10     27s] (I)        5    0 : ---                         0 : ---                      
[12/01 16:57:10     27s] (I)       ===========================================================================
[12/01 16:57:10     27s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] [NR-eGR] Read 0 PG shapes
[12/01 16:57:10     27s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:57:10     27s] [NR-eGR] #Instance Blockages : 0
[12/01 16:57:10     27s] [NR-eGR] #PG Blockages       : 0
[12/01 16:57:10     27s] [NR-eGR] #Bump Blockages     : 0
[12/01 16:57:10     27s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:57:10     27s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/01 16:57:10     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:57:10     27s] (I)       readDataFromPlaceDB
[12/01 16:57:10     27s] (I)       Read net information..
[12/01 16:57:10     27s] [NR-eGR] Read numTotalNets=436  numIgnoredNets=0
[12/01 16:57:10     27s] (I)       Read testcase time = 0.000 seconds
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] (I)       early_global_route_priority property id does not exist.
[12/01 16:57:10     27s] (I)       Start initializing grid graph
[12/01 16:57:10     27s] (I)       End initializing grid graph
[12/01 16:57:10     27s] (I)       Model blockages into capacity
[12/01 16:57:10     27s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[12/01 16:57:10     27s] (I)       Started Modeling ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Started Modeling Layer 1 ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Started Modeling Layer 2 ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:10     27s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Started Modeling Layer 3 ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:10     27s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Started Modeling Layer 4 ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:10     27s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Started Modeling Layer 5 ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:10     27s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       -- layer congestion ratio --
[12/01 16:57:10     27s] (I)       Layer 1 : 0.100000
[12/01 16:57:10     27s] (I)       Layer 2 : 0.700000
[12/01 16:57:10     27s] (I)       Layer 3 : 0.700000
[12/01 16:57:10     27s] (I)       Layer 4 : 0.700000
[12/01 16:57:10     27s] (I)       Layer 5 : 0.700000
[12/01 16:57:10     27s] (I)       ----------------------------
[12/01 16:57:10     27s] (I)       Number of ignored nets = 0
[12/01 16:57:10     27s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/01 16:57:10     27s] (I)       Number of clock nets = 1.  Ignored: No
[12/01 16:57:10     27s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/01 16:57:10     27s] (I)       Number of special nets = 0.  Ignored: Yes
[12/01 16:57:10     27s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/01 16:57:10     27s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/01 16:57:10     27s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/01 16:57:10     27s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/01 16:57:10     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:57:10     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:57:10     27s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1803.8 MB
[12/01 16:57:10     27s] (I)       Ndr track 0 does not exist
[12/01 16:57:10     27s] (I)       Layer1  viaCost=200.00
[12/01 16:57:10     27s] (I)       Layer2  viaCost=300.00
[12/01 16:57:10     27s] (I)       Layer3  viaCost=300.00
[12/01 16:57:10     27s] (I)       Layer4  viaCost=200.00
[12/01 16:57:10     27s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:57:10     27s] (I)       Routing area        : (0, 0) - (165600, 167610)
[12/01 16:57:10     27s] (I)       Core area           : (40320, 41070) - (125280, 125430)
[12/01 16:57:10     27s] (I)       Site width          :   110  (dbu)
[12/01 16:57:10     27s] (I)       Row height          :  4440  (dbu)
[12/01 16:57:10     27s] (I)       GCell row height    :  4440  (dbu)
[12/01 16:57:10     27s] (I)       GCell width         :  4440  (dbu)
[12/01 16:57:10     27s] (I)       GCell height        :  4440  (dbu)
[12/01 16:57:10     27s] (I)       Grid                :    38    38     5
[12/01 16:57:10     27s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 16:57:10     27s] (I)       Vertical capacity   :     0  4440     0  4440     0
[12/01 16:57:10     27s] (I)       Horizontal capacity :     0     0  4440     0  4440
[12/01 16:57:10     27s] (I)       Default wire width  :   140   140   300   300  1600
[12/01 16:57:10     27s] (I)       Default wire space  :   140   140   300   300  1600
[12/01 16:57:10     27s] (I)       Default wire pitch  :   280   280   600   600  3200
[12/01 16:57:10     27s] (I)       Default pitch size  :   280   480   610   615  3660
[12/01 16:57:10     27s] (I)       First track coord   :     0   240   795   855  3845
[12/01 16:57:10     27s] (I)       Num tracks per GCell: 15.86  9.25  7.28  7.22  1.21
[12/01 16:57:10     27s] (I)       Total num of tracks :     0   345   274   268    45
[12/01 16:57:10     27s] (I)       Num of masks        :     1     1     1     1     1
[12/01 16:57:10     27s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 16:57:10     27s] (I)       --------------------------------------------------------
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] [NR-eGR] ============ Routing rule table ============
[12/01 16:57:10     27s] [NR-eGR] Rule id: 0  Nets: 436 
[12/01 16:57:10     27s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:57:10     27s] (I)       Pitch:  L1=280  L2=480  L3=610  L4=615  L5=3660
[12/01 16:57:10     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:10     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:10     27s] [NR-eGR] ========================================
[12/01 16:57:10     27s] [NR-eGR] 
[12/01 16:57:10     27s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:57:10     27s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/01 16:57:10     27s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/01 16:57:10     27s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[12/01 16:57:10     27s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[12/01 16:57:10     27s] (I)       After initializing earlyGlobalRoute syMemory usage = 1803.8 MB
[12/01 16:57:10     27s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Started Global Routing ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       ============= Initialization =============
[12/01 16:57:10     27s] (I)       totalPins=1300  totalGlobalPin=1052 (80.92%)
[12/01 16:57:10     27s] (I)       Started Build MST ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Generate topology with single threads
[12/01 16:57:10     27s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:10     27s] [NR-eGR] Layer group 1: route 436 net(s) in layer range [2, 5]
[12/01 16:57:10     27s] (I)       ============  Phase 1a Route ============
[12/01 16:57:10     27s] (I)       Started Phase 1a ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:10     27s] (I)       
[12/01 16:57:10     27s] (I)       ============  Phase 1b Route ============
[12/01 16:57:10     27s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:10     27s] (I)       
[12/01 16:57:10     27s] (I)       earlyGlobalRoute overflow of layer group 1: 5.42% H + 0.00% V. EstWL: 4.373400e+03um
[12/01 16:57:10     27s] (I)       Congestion metric : 5.42%H 0.00%V, 5.42%HV
[12/01 16:57:10     27s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:57:10     27s] (I)       ============  Phase 1c Route ============
[12/01 16:57:10     27s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:10     27s] (I)       
[12/01 16:57:10     27s] (I)       ============  Phase 1d Route ============
[12/01 16:57:10     27s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:10     27s] (I)       
[12/01 16:57:10     27s] (I)       ============  Phase 1e Route ============
[12/01 16:57:10     27s] (I)       Started Phase 1e ( Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Usage: 985 = (451 H, 534 V) = (3.72% H, 2.29% V) = (2.002e+03um H, 2.371e+03um V)
[12/01 16:57:10     27s] (I)       
[12/01 16:57:10     27s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 5.42% H + 0.00% V. EstWL: 4.373400e+03um
[12/01 16:57:10     27s] [NR-eGR] 
[12/01 16:57:10     27s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1803.84 MB )
[12/01 16:57:10     27s] (I)       Running layer assignment with 1 threads
[12/01 16:57:10     27s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1788.57 MB )
[12/01 16:57:10     27s] (I)       ============  Phase 1l Route ============
[12/01 16:57:10     27s] (I)       
[12/01 16:57:10     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:57:10     27s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 16:57:10     27s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:57:10     27s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[12/01 16:57:10     27s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:10     27s] [NR-eGR]    met1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:10     27s] [NR-eGR]    met2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:10     27s] [NR-eGR]    met3  (3)        72( 5.12%)        15( 1.07%)         1( 0.07%)         1( 0.07%)   ( 6.33%) 
[12/01 16:57:10     27s] [NR-eGR]    met4  (4)         1( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/01 16:57:10     27s] [NR-eGR]    met5  (5)         6( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/01 16:57:10     27s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:10     27s] [NR-eGR] Total               79( 1.41%)        15( 0.27%)         1( 0.02%)         1( 0.02%)   ( 1.72%) 
[12/01 16:57:10     27s] [NR-eGR] 
[12/01 16:57:10     27s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1788.57 MB )
[12/01 16:57:10     27s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:10     27s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.71% H + 0.00% V
[12/01 16:57:10     27s] [NR-eGR] Overflow after earlyGlobalRoute 7.59% H + 0.00% V
[12/01 16:57:10     27s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1788.6M
[12/01 16:57:10     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.012, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:1788.6M
[12/01 16:57:10     27s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:10     27s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 16:57:10     27s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:10     27s] [hotspot] | normalized |          7.00 |          8.00 |
[12/01 16:57:10     27s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:10     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[12/01 16:57:10     27s] [hotspot] max/total 7.00/8.00, big hotspot (>10) total 0.00
[12/01 16:57:10     27s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 16:57:10     27s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:10     27s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 16:57:10     27s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:10     27s] [hotspot] |  1  |    53.64    54.39   124.68    89.91 |        7.00   |
[12/01 16:57:10     27s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:10     27s] [hotspot] |  2  |    89.16   107.67   106.92   125.43 |        1.00   |
[12/01 16:57:10     27s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:10     27s] Top 2 hotspots total area: 8.00
[12/01 16:57:10     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1788.6M
[12/01 16:57:10     27s] 
[12/01 16:57:10     27s] === incrementalPlace Internal Loop 1 ===
[12/01 16:57:10     27s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 16:57:10     27s] OPERPROF: Starting IPInitSPData at level 1, MEM:1788.6M
[12/01 16:57:10     27s] z: 2, totalTracks: 1
[12/01 16:57:10     27s] z: 4, totalTracks: 1
[12/01 16:57:10     27s] #spOpts: N=130 minPadR=1.1 
[12/01 16:57:10     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:   Starting post-place ADS at level 2, MEM:1788.6M
[12/01 16:57:10     27s] ADSU 0.579 -> 0.579. GS 35.520
[12/01 16:57:10     27s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:   Starting spMPad at level 2, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:     Starting spContextMPad at level 3, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1788.6M
[12/01 16:57:10     27s] no activity file in design. spp won't run.
[12/01 16:57:10     27s] [spp] 0
[12/01 16:57:10     27s] [adp] 0:1:1:3
[12/01 16:57:10     27s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1788.6M
[12/01 16:57:10     27s] SP #FI/SF FL/PI 0/0 410/0
[12/01 16:57:10     27s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.010, MEM:1788.6M
[12/01 16:57:10     27s] PP off. flexM 0
[12/01 16:57:10     27s] OPERPROF: Starting CDPad at level 1, MEM:1788.6M
[12/01 16:57:10     27s] 3DP is on.
[12/01 16:57:10     27s] 3DP OF M2 0.000, M4 0.001. Diff 0
[12/01 16:57:10     27s] 3DP DPT Adjust 0. 0.852, 0.859, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/01 16:57:10     27s] CDPadU 0.822 -> 0.926. R=0.579, N=410, GS=4.440
[12/01 16:57:10     27s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.005, MEM:1788.6M
[12/01 16:57:10     27s] OPERPROF: Starting InitSKP at level 1, MEM:1788.6M
[12/01 16:57:10     27s] no activity file in design. spp won't run.
[12/01 16:57:11     27s] no activity file in design. spp won't run.
[12/01 16:57:11     27s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:01.0)***
[12/01 16:57:11     27s] OPERPROF: Finished InitSKP at level 1, CPU:0.050, REAL:0.054, MEM:1789.6M
[12/01 16:57:11     27s] NP #FI/FS/SF FL/PI: 0/0/0 410/0
[12/01 16:57:11     27s] no activity file in design. spp won't run.
[12/01 16:57:11     27s] OPERPROF: Starting npPlace at level 1, MEM:1789.6M
[12/01 16:57:11     27s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[12/01 16:57:11     27s] No instances found in the vector
[12/01 16:57:11     27s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1789.6M, DRC: 0)
[12/01 16:57:11     27s] 0 (out of 0) MH cells were successfully legalized.
[12/01 16:57:11     27s] Iteration  4: Total net bbox = 3.216e+03 (1.36e+03 1.85e+03)
[12/01 16:57:11     27s]               Est.  stn bbox = 3.508e+03 (1.54e+03 1.97e+03)
[12/01 16:57:11     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1752.3M
[12/01 16:57:11     27s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.093, MEM:1752.3M
[12/01 16:57:11     27s] no activity file in design. spp won't run.
[12/01 16:57:11     27s] NP #FI/FS/SF FL/PI: 0/0/0 410/0
[12/01 16:57:11     27s] no activity file in design. spp won't run.
[12/01 16:57:11     27s] OPERPROF: Starting npPlace at level 1, MEM:1752.3M
[12/01 16:57:11     27s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/01 16:57:11     27s] No instances found in the vector
[12/01 16:57:11     27s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.3M, DRC: 0)
[12/01 16:57:11     27s] 0 (out of 0) MH cells were successfully legalized.
[12/01 16:57:11     28s] Iteration  5: Total net bbox = 3.338e+03 (1.58e+03 1.76e+03)
[12/01 16:57:11     28s]               Est.  stn bbox = 3.746e+03 (1.83e+03 1.91e+03)
[12/01 16:57:11     28s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1752.3M
[12/01 16:57:11     28s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.201, MEM:1752.3M
[12/01 16:57:11     28s] no activity file in design. spp won't run.
[12/01 16:57:11     28s] NP #FI/FS/SF FL/PI: 0/0/0 410/0
[12/01 16:57:11     28s] no activity file in design. spp won't run.
[12/01 16:57:11     28s] OPERPROF: Starting npPlace at level 1, MEM:1752.3M
[12/01 16:57:11     28s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/01 16:57:11     28s] No instances found in the vector
[12/01 16:57:11     28s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.3M, DRC: 0)
[12/01 16:57:11     28s] 0 (out of 0) MH cells were successfully legalized.
[12/01 16:57:11     28s] Iteration  6: Total net bbox = 3.751e+03 (1.74e+03 2.01e+03)
[12/01 16:57:11     28s]               Est.  stn bbox = 4.204e+03 (2.02e+03 2.18e+03)
[12/01 16:57:11     28s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1752.3M
[12/01 16:57:11     28s] OPERPROF: Finished npPlace at level 1, CPU:0.170, REAL:0.172, MEM:1752.3M
[12/01 16:57:11     28s] no activity file in design. spp won't run.
[12/01 16:57:11     28s] NP #FI/FS/SF FL/PI: 0/0/0 410/0
[12/01 16:57:11     28s] no activity file in design. spp won't run.
[12/01 16:57:11     28s] OPERPROF: Starting npPlace at level 1, MEM:1752.3M
[12/01 16:57:11     28s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/01 16:57:11     28s] No instances found in the vector
[12/01 16:57:11     28s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.3M, DRC: 0)
[12/01 16:57:11     28s] 0 (out of 0) MH cells were successfully legalized.
[12/01 16:57:11     28s] Iteration  7: Total net bbox = 5.190e+03 (2.02e+03 3.17e+03)
[12/01 16:57:11     28s]               Est.  stn bbox = 5.653e+03 (2.29e+03 3.37e+03)
[12/01 16:57:11     28s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1752.3M
[12/01 16:57:11     28s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.324, MEM:1752.3M
[12/01 16:57:11     28s] Move report: Timing Driven Placement moves 410 insts, mean move: 9.16 um, max move: 32.60 um
[12/01 16:57:11     28s] 	Max move on inst (U480): (59.13, 58.83) --> (44.13, 41.23)
[12/01 16:57:11     28s] no activity file in design. spp won't run.
[12/01 16:57:11     28s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1752.2M
[12/01 16:57:11     28s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1752.2M
[12/01 16:57:11     28s] 
[12/01 16:57:11     28s] Finished Incremental Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1752.2M)
[12/01 16:57:11     28s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 16:57:11     28s] Type 'man IMPSP-9025' for more detail.
[12/01 16:57:11     28s] CongRepair sets shifter mode to gplace
[12/01 16:57:11     28s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1752.2M
[12/01 16:57:11     28s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1752.2M
[12/01 16:57:11     28s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1752.2M
[12/01 16:57:11     28s] z: 2, totalTracks: 1
[12/01 16:57:11     28s] z: 4, totalTracks: 1
[12/01 16:57:11     28s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:11     28s] All LLGs are deleted
[12/01 16:57:11     28s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1752.2M
[12/01 16:57:11     28s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1752.2M
[12/01 16:57:11     28s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1752.2M
[12/01 16:57:11     28s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1752.2M
[12/01 16:57:11     28s] Core basic site is 12T
[12/01 16:57:11     28s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:57:11     28s] SiteArray: use 77,824 bytes
[12/01 16:57:11     28s] SiteArray: current memory after site array memory allocation 1752.3M
[12/01 16:57:11     28s] SiteArray: FP blocked sites are writable
[12/01 16:57:11     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:57:11     28s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1752.3M
[12/01 16:57:11     28s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:57:11     28s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.006, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:         Starting CMU at level 5, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1752.3M
[12/01 16:57:11     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1752.3MB).
[12/01 16:57:11     28s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.008, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.008, MEM:1752.3M
[12/01 16:57:11     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94060.2
[12/01 16:57:11     28s] OPERPROF:   Starting RefinePlace at level 2, MEM:1752.3M
[12/01 16:57:11     28s] *** Starting refinePlace (0:00:28.6 mem=1752.3M) ***
[12/01 16:57:11     28s] Total net bbox length = 1.091e+04 (4.516e+03 6.397e+03) (ext = 5.213e+03)
[12/01 16:57:11     28s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:11     28s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1752.3M
[12/01 16:57:11     28s] Starting refinePlace ...
[12/01 16:57:11     28s] ** Cut row section cpu time 0:00:00.0.
[12/01 16:57:11     28s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 16:57:11     28s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1752.3MB) @(0:00:28.6 - 0:00:28.6).
[12/01 16:57:11     28s] Move report: preRPlace moves 410 insts, mean move: 1.59 um, max move: 7.18 um
[12/01 16:57:11     28s] 	Max move on inst (U471): (44.15, 104.89) --> (43.07, 98.79)
[12/01 16:57:11     28s] 	Length: 25 sites, height: 1 rows, site name: 12T, cell type: sky130_osu_sc_12T_ms__mux2_1
[12/01 16:57:11     28s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 16:57:11     28s] Placement tweakage begins.
[12/01 16:57:11     28s] wire length = 6.390e+03
[12/01 16:57:11     28s] wire length = 6.116e+03
[12/01 16:57:11     28s] Placement tweakage ends.
[12/01 16:57:11     28s] Move report: tweak moves 90 insts, mean move: 2.59 um, max move: 10.23 um
[12/01 16:57:11     28s] 	Max move on inst (U501): (54.40, 41.07) --> (44.17, 41.07)
[12/01 16:57:11     28s] 
[12/01 16:57:11     28s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/01 16:57:11     28s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:11     28s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1752.3MB) @(0:00:28.6 - 0:00:28.6).
[12/01 16:57:11     28s] Move report: Detail placement moves 410 insts, mean move: 1.94 um, max move: 11.07 um
[12/01 16:57:11     28s] 	Max move on inst (U501): (54.45, 41.86) --> (44.17, 41.07)
[12/01 16:57:11     28s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1752.3MB
[12/01 16:57:11     28s] Statistics of distance of Instance movement in refine placement:
[12/01 16:57:11     28s]   maximum (X+Y) =        11.07 um
[12/01 16:57:11     28s]   inst (U501) with max move: (54.45, 41.86) -> (44.17, 41.07)
[12/01 16:57:11     28s]   mean    (X+Y) =         1.94 um
[12/01 16:57:11     28s] Summary Report:
[12/01 16:57:11     28s] Instances move: 410 (out of 410 movable)
[12/01 16:57:11     28s] Instances flipped: 0
[12/01 16:57:11     28s] Mean displacement: 1.94 um
[12/01 16:57:11     28s] Max displacement: 11.07 um (Instance: U501) (54.45, 41.86) -> (44.17, 41.07)
[12/01 16:57:11     28s] 	Length: 9 sites, height: 1 rows, site name: 12T, cell type: sky130_osu_sc_12T_ms__inv_1
[12/01 16:57:11     28s] Total instances moved : 410
[12/01 16:57:11     28s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.042, MEM:1752.3M
[12/01 16:57:11     28s] Total net bbox length = 1.064e+04 (4.407e+03 6.234e+03) (ext = 5.141e+03)
[12/01 16:57:11     28s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.3MB
[12/01 16:57:11     28s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1752.3MB) @(0:00:28.6 - 0:00:28.6).
[12/01 16:57:11     28s] *** Finished refinePlace (0:00:28.6 mem=1752.3M) ***
[12/01 16:57:11     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94060.2
[12/01 16:57:11     28s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.046, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.055, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1752.3M
[12/01 16:57:11     28s] Starting Early Global Route congestion estimation: mem = 1752.3M
[12/01 16:57:11     28s] (I)       Started Loading and Dumping File ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Reading DB...
[12/01 16:57:11     28s] (I)       Read data from FE... (mem=1752.3M)
[12/01 16:57:11     28s] (I)       Read nodes and places... (mem=1752.3M)
[12/01 16:57:11     28s] (I)       Done Read nodes and places (cpu=0.000s, mem=1752.3M)
[12/01 16:57:11     28s] (I)       Read nets... (mem=1752.3M)
[12/01 16:57:11     28s] (I)       Done Read nets (cpu=0.000s, mem=1752.3M)
[12/01 16:57:11     28s] (I)       Done Read data from FE (cpu=0.000s, mem=1752.3M)
[12/01 16:57:11     28s] (I)       before initializing RouteDB syMemory usage = 1752.3 MB
[12/01 16:57:11     28s] (I)       Honor MSV route constraint: false
[12/01 16:57:11     28s] (I)       Maximum routing layer  : 5
[12/01 16:57:11     28s] (I)       Minimum routing layer  : 2
[12/01 16:57:11     28s] (I)       Supply scale factor H  : 1.00
[12/01 16:57:11     28s] (I)       Supply scale factor V  : 1.00
[12/01 16:57:11     28s] (I)       Tracks used by clock wire: 0
[12/01 16:57:11     28s] (I)       Reverse direction      : 
[12/01 16:57:11     28s] (I)       Honor partition pin guides: true
[12/01 16:57:11     28s] (I)       Route selected nets only: false
[12/01 16:57:11     28s] (I)       Route secondary PG pins: false
[12/01 16:57:11     28s] (I)       Second PG max fanout   : 2147483647
[12/01 16:57:11     28s] (I)       Apply function for special wires: true
[12/01 16:57:11     28s] (I)       Layer by layer blockage reading: true
[12/01 16:57:11     28s] (I)       Offset calculation fix : true
[12/01 16:57:11     28s] (I)       Route stripe layer range: 
[12/01 16:57:11     28s] (I)       Honor partition fences : 
[12/01 16:57:11     28s] (I)       Honor partition pin    : 
[12/01 16:57:11     28s] (I)       Honor partition fences with feedthrough: 
[12/01 16:57:11     28s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:57:11     28s] (I)       Use row-based GCell size
[12/01 16:57:11     28s] (I)       Use row-based GCell align
[12/01 16:57:11     28s] (I)       GCell unit size   : 4440
[12/01 16:57:11     28s] (I)       GCell multiplier  : 1
[12/01 16:57:11     28s] (I)       GCell row height  : 4440
[12/01 16:57:11     28s] (I)       Actual row height : 4440
[12/01 16:57:11     28s] (I)       GCell align ref   : 40320 41070
[12/01 16:57:11     28s] [NR-eGR] Track table information for default rule: 
[12/01 16:57:11     28s] [NR-eGR] met1 has no routable track
[12/01 16:57:11     28s] [NR-eGR] met2 has single uniform track structure
[12/01 16:57:11     28s] [NR-eGR] met3 has single uniform track structure
[12/01 16:57:11     28s] [NR-eGR] met4 has single uniform track structure
[12/01 16:57:11     28s] [NR-eGR] met5 has single uniform track structure
[12/01 16:57:11     28s] (I)       ===========================================================================
[12/01 16:57:11     28s] (I)       == Report All Rule Vias ==
[12/01 16:57:11     28s] (I)       ===========================================================================
[12/01 16:57:11     28s] (I)        Via Rule : (Default)
[12/01 16:57:11     28s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/01 16:57:11     28s] (I)       ---------------------------------------------------------------------------
[12/01 16:57:11     28s] (I)        1    7 : M1M2_PR_R                   7 : M1M2_PR_R                
[12/01 16:57:11     28s] (I)        2   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[12/01 16:57:11     28s] (I)        3   16 : M3M4_PR                    16 : M3M4_PR                  
[12/01 16:57:11     28s] (I)        4   21 : M4M5_PR                    21 : M4M5_PR                  
[12/01 16:57:11     28s] (I)        5    0 : ---                         0 : ---                      
[12/01 16:57:11     28s] (I)       ===========================================================================
[12/01 16:57:11     28s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] [NR-eGR] Read 0 PG shapes
[12/01 16:57:11     28s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:57:11     28s] [NR-eGR] #Instance Blockages : 0
[12/01 16:57:11     28s] [NR-eGR] #PG Blockages       : 0
[12/01 16:57:11     28s] [NR-eGR] #Bump Blockages     : 0
[12/01 16:57:11     28s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:57:11     28s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/01 16:57:11     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:57:11     28s] (I)       readDataFromPlaceDB
[12/01 16:57:11     28s] (I)       Read net information..
[12/01 16:57:11     28s] [NR-eGR] Read numTotalNets=436  numIgnoredNets=0
[12/01 16:57:11     28s] (I)       Read testcase time = 0.000 seconds
[12/01 16:57:11     28s] 
[12/01 16:57:11     28s] (I)       early_global_route_priority property id does not exist.
[12/01 16:57:11     28s] (I)       Start initializing grid graph
[12/01 16:57:11     28s] (I)       End initializing grid graph
[12/01 16:57:11     28s] (I)       Model blockages into capacity
[12/01 16:57:11     28s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[12/01 16:57:11     28s] (I)       Started Modeling ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Modeling Layer 1 ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Modeling Layer 2 ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:11     28s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Modeling Layer 3 ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:11     28s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Modeling Layer 4 ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:11     28s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Modeling Layer 5 ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:11     28s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       -- layer congestion ratio --
[12/01 16:57:11     28s] (I)       Layer 1 : 0.100000
[12/01 16:57:11     28s] (I)       Layer 2 : 0.700000
[12/01 16:57:11     28s] (I)       Layer 3 : 0.700000
[12/01 16:57:11     28s] (I)       Layer 4 : 0.700000
[12/01 16:57:11     28s] (I)       Layer 5 : 0.700000
[12/01 16:57:11     28s] (I)       ----------------------------
[12/01 16:57:11     28s] (I)       Number of ignored nets = 0
[12/01 16:57:11     28s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/01 16:57:11     28s] (I)       Number of clock nets = 1.  Ignored: No
[12/01 16:57:11     28s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/01 16:57:11     28s] (I)       Number of special nets = 0.  Ignored: Yes
[12/01 16:57:11     28s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/01 16:57:11     28s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/01 16:57:11     28s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/01 16:57:11     28s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/01 16:57:11     28s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:57:11     28s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:57:11     28s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1752.3 MB
[12/01 16:57:11     28s] (I)       Ndr track 0 does not exist
[12/01 16:57:11     28s] (I)       Layer1  viaCost=200.00
[12/01 16:57:11     28s] (I)       Layer2  viaCost=300.00
[12/01 16:57:11     28s] (I)       Layer3  viaCost=300.00
[12/01 16:57:11     28s] (I)       Layer4  viaCost=200.00
[12/01 16:57:11     28s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:57:11     28s] (I)       Routing area        : (0, 0) - (165600, 167610)
[12/01 16:57:11     28s] (I)       Core area           : (40320, 41070) - (125280, 125430)
[12/01 16:57:11     28s] (I)       Site width          :   110  (dbu)
[12/01 16:57:11     28s] (I)       Row height          :  4440  (dbu)
[12/01 16:57:11     28s] (I)       GCell row height    :  4440  (dbu)
[12/01 16:57:11     28s] (I)       GCell width         :  4440  (dbu)
[12/01 16:57:11     28s] (I)       GCell height        :  4440  (dbu)
[12/01 16:57:11     28s] (I)       Grid                :    38    38     5
[12/01 16:57:11     28s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 16:57:11     28s] (I)       Vertical capacity   :     0  4440     0  4440     0
[12/01 16:57:11     28s] (I)       Horizontal capacity :     0     0  4440     0  4440
[12/01 16:57:11     28s] (I)       Default wire width  :   140   140   300   300  1600
[12/01 16:57:11     28s] (I)       Default wire space  :   140   140   300   300  1600
[12/01 16:57:11     28s] (I)       Default wire pitch  :   280   280   600   600  3200
[12/01 16:57:11     28s] (I)       Default pitch size  :   280   480   610   615  3660
[12/01 16:57:11     28s] (I)       First track coord   :     0   240   795   855  3845
[12/01 16:57:11     28s] (I)       Num tracks per GCell: 15.86  9.25  7.28  7.22  1.21
[12/01 16:57:11     28s] (I)       Total num of tracks :     0   345   274   268    45
[12/01 16:57:11     28s] (I)       Num of masks        :     1     1     1     1     1
[12/01 16:57:11     28s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 16:57:11     28s] (I)       --------------------------------------------------------
[12/01 16:57:11     28s] 
[12/01 16:57:11     28s] [NR-eGR] ============ Routing rule table ============
[12/01 16:57:11     28s] [NR-eGR] Rule id: 0  Nets: 436 
[12/01 16:57:11     28s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:57:11     28s] (I)       Pitch:  L1=280  L2=480  L3=610  L4=615  L5=3660
[12/01 16:57:11     28s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:11     28s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:11     28s] [NR-eGR] ========================================
[12/01 16:57:11     28s] [NR-eGR] 
[12/01 16:57:11     28s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:57:11     28s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/01 16:57:11     28s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/01 16:57:11     28s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[12/01 16:57:11     28s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[12/01 16:57:11     28s] (I)       After initializing earlyGlobalRoute syMemory usage = 1752.3 MB
[12/01 16:57:11     28s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Global Routing ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       ============= Initialization =============
[12/01 16:57:11     28s] (I)       totalPins=1300  totalGlobalPin=1160 (89.23%)
[12/01 16:57:11     28s] (I)       Started Build MST ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Generate topology with single threads
[12/01 16:57:11     28s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:11     28s] [NR-eGR] Layer group 1: route 436 net(s) in layer range [2, 5]
[12/01 16:57:11     28s] (I)       ============  Phase 1a Route ============
[12/01 16:57:11     28s] (I)       Started Phase 1a ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:11     28s] (I)       
[12/01 16:57:11     28s] (I)       ============  Phase 1b Route ============
[12/01 16:57:11     28s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:11     28s] (I)       
[12/01 16:57:11     28s] (I)       earlyGlobalRoute overflow of layer group 1: 3.31% H + 0.00% V. EstWL: 5.647680e+03um
[12/01 16:57:11     28s] (I)       Congestion metric : 3.31%H 0.00%V, 3.31%HV
[12/01 16:57:11     28s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:57:11     28s] (I)       ============  Phase 1c Route ============
[12/01 16:57:11     28s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:11     28s] (I)       
[12/01 16:57:11     28s] (I)       ============  Phase 1d Route ============
[12/01 16:57:11     28s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:11     28s] (I)       
[12/01 16:57:11     28s] (I)       ============  Phase 1e Route ============
[12/01 16:57:11     28s] (I)       Started Phase 1e ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:11     28s] (I)       
[12/01 16:57:11     28s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 3.31% H + 0.00% V. EstWL: 5.647680e+03um
[12/01 16:57:11     28s] [NR-eGR] 
[12/01 16:57:11     28s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Running layer assignment with 1 threads
[12/01 16:57:11     28s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       ============  Phase 1l Route ============
[12/01 16:57:11     28s] (I)       
[12/01 16:57:11     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:57:11     28s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 16:57:11     28s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:57:11     28s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 16:57:11     28s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:11     28s] [NR-eGR]    met1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:11     28s] [NR-eGR]    met2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:11     28s] [NR-eGR]    met3  (3)        51( 3.62%)        21( 1.49%)         4( 0.28%)         2( 0.14%)   ( 5.54%) 
[12/01 16:57:11     28s] [NR-eGR]    met4  (4)         3( 0.21%)         1( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/01 16:57:11     28s] [NR-eGR]    met5  (5)         4( 0.29%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[12/01 16:57:11     28s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:11     28s] [NR-eGR] Total               58( 1.04%)        22( 0.39%)         4( 0.07%)         2( 0.04%)   ( 1.54%) 
[12/01 16:57:11     28s] [NR-eGR] 
[12/01 16:57:11     28s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:11     28s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.22% H + 0.00% V
[12/01 16:57:11     28s] [NR-eGR] Overflow after earlyGlobalRoute 6.06% H + 0.00% V
[12/01 16:57:11     28s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1752.3M
[12/01 16:57:11     28s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.011, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF: Starting HotSpotCal at level 1, MEM:1752.3M
[12/01 16:57:11     28s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:11     28s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 16:57:11     28s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:11     28s] [hotspot] | normalized |          2.00 |          3.00 |
[12/01 16:57:11     28s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:11     28s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[12/01 16:57:11     28s] [hotspot] max/total 2.00/3.00, big hotspot (>10) total 0.00
[12/01 16:57:11     28s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 16:57:11     28s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:11     28s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 16:57:11     28s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:11     28s] [hotspot] |  1  |    71.40    36.63    89.16    72.15 |        2.00   |
[12/01 16:57:11     28s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:11     28s] [hotspot] |  2  |    53.64   107.67    71.40   125.43 |        1.00   |
[12/01 16:57:11     28s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:11     28s] Top 2 hotspots total area: 3.00
[12/01 16:57:11     28s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1752.3M
[12/01 16:57:11     28s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1752.3M
[12/01 16:57:11     28s] Starting Early Global Route wiring: mem = 1752.3M
[12/01 16:57:11     28s] (I)       ============= track Assignment ============
[12/01 16:57:11     28s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Started Greedy Track Assignment ( Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[12/01 16:57:11     28s] (I)       Running track assignment with 1 threads
[12/01 16:57:11     28s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] (I)       Run Multi-thread track assignment
[12/01 16:57:11     28s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1752.26 MB )
[12/01 16:57:11     28s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:11     28s] [NR-eGR]   met1  (1F) length: 0.000000e+00um, number of vias: 1300
[12/01 16:57:11     28s] [NR-eGR]   met2  (2V) length: 3.156540e+03um, number of vias: 1582
[12/01 16:57:11     28s] [NR-eGR]   met3  (3H) length: 1.763250e+03um, number of vias: 259
[12/01 16:57:11     28s] [NR-eGR]   met4  (4V) length: 8.681950e+02um, number of vias: 195
[12/01 16:57:11     28s] [NR-eGR]   met5  (5H) length: 5.608800e+02um, number of vias: 0
[12/01 16:57:11     28s] [NR-eGR] Total length: 6.348865e+03um, number of vias: 3336
[12/01 16:57:11     28s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:11     28s] [NR-eGR] Total eGR-routed clock nets wire length: 1.424350e+02um 
[12/01 16:57:11     28s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:57:11     28s] Early Global Route wiring runtime: 0.01 seconds, mem = 1752.3M
[12/01 16:57:11     28s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.009, MEM:1752.3M
[12/01 16:57:11     28s] 0 delay mode for cte disabled.
[12/01 16:57:11     28s] SKP cleared!
[12/01 16:57:11     28s] 
[12/01 16:57:11     28s] *** Finished incrementalPlace (cpu=0:00:01.1, real=0:00:01.0)***
[12/01 16:57:12     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1752.3M
[12/01 16:57:12     28s] All LLGs are deleted
[12/01 16:57:12     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1752.3M
[12/01 16:57:12     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1752.2M
[12/01 16:57:12     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1752.2M
[12/01 16:57:12     28s] Start to check current routing status for nets...
[12/01 16:57:12     28s] All nets are already routed correctly.
[12/01 16:57:12     28s] End to check current routing status for nets (mem=1752.2M)
[12/01 16:57:12     28s] Extraction called for design 'mult_alone' of instances=410 and nets=444 using extraction engine 'preRoute' .
[12/01 16:57:12     28s] PreRoute RC Extraction called for design mult_alone.
[12/01 16:57:12     28s] RC Extraction called in multi-corner(1) mode.
[12/01 16:57:12     28s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 16:57:12     28s] Type 'man IMPEXT-6197' for more detail.
[12/01 16:57:12     28s] RCMode: PreRoute
[12/01 16:57:12     28s]       RC Corner Indexes            0   
[12/01 16:57:12     28s] Capacitance Scaling Factor   : 1.00000 
[12/01 16:57:12     28s] Resistance Scaling Factor    : 1.00000 
[12/01 16:57:12     28s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 16:57:12     28s] Clock Res. Scaling Factor    : 1.00000 
[12/01 16:57:12     28s] Shrink Factor                : 1.00000
[12/01 16:57:12     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 16:57:12     28s] LayerId::1 widthSet size::1
[12/01 16:57:12     28s] LayerId::2 widthSet size::1
[12/01 16:57:12     28s] LayerId::3 widthSet size::1
[12/01 16:57:12     28s] LayerId::4 widthSet size::1
[12/01 16:57:12     28s] LayerId::5 widthSet size::1
[12/01 16:57:12     28s] Updating RC grid for preRoute extraction ...
[12/01 16:57:12     28s] Initializing multi-corner resistance tables ...
[12/01 16:57:12     28s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.278599 ; uaWl: 1.000000 ; uaWlH: 0.225091 ; aWlH: 0.000000 ; Pmax: 0.860700 ; wcR: 0.337800 ; newSi: 0.082400 ; pMod: 80 ; 
[12/01 16:57:12     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1752.184M)
[12/01 16:57:12     28s] Compute RC Scale Done ...
[12/01 16:57:12     28s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 861.3M, totSessionCpu=0:00:29 **
[12/01 16:57:12     28s] #################################################################################
[12/01 16:57:12     28s] # Design Stage: PreRoute
[12/01 16:57:12     28s] # Design Name: mult_alone
[12/01 16:57:12     28s] # Design Mode: 130nm
[12/01 16:57:12     28s] # Analysis Mode: MMMC OCV 
[12/01 16:57:12     28s] # Parasitics Mode: No SPEF/RCDB
[12/01 16:57:12     28s] # Signoff Settings: SI Off 
[12/01 16:57:12     28s] #################################################################################
[12/01 16:57:12     28s] Calculate early delays in OCV mode...
[12/01 16:57:12     28s] Calculate late delays in OCV mode...
[12/01 16:57:12     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1758.7M, InitMEM = 1758.7M)
[12/01 16:57:12     28s] Start delay calculation (fullDC) (1 T). (MEM=1758.71)
[12/01 16:57:12     29s] End AAE Lib Interpolated Model. (MEM=1778.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:57:12     29s] Total number of fetched objects 444
[12/01 16:57:12     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:57:12     29s] End delay calculation. (MEM=1827.13 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:57:12     29s] End delay calculation (fullDC). (MEM=1827.13 CPU=0:00:00.4 REAL=0:00:00.0)
[12/01 16:57:12     29s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1827.1M) ***
[12/01 16:57:12     29s] *** Timing Is met
[12/01 16:57:12     29s] *** Check timing (0:00:00.0)
[12/01 16:57:12     29s] *** Timing Is met
[12/01 16:57:12     29s] *** Check timing (0:00:00.0)
[12/01 16:57:12     29s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 16:57:12     29s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:57:12     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.3 mem=1827.1M
[12/01 16:57:12     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.3 mem=1827.1M
[12/01 16:57:12     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:57:12     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.3 mem=1861.5M
[12/01 16:57:12     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1861.5M
[12/01 16:57:12     29s] z: 2, totalTracks: 1
[12/01 16:57:12     29s] z: 4, totalTracks: 1
[12/01 16:57:12     29s] #spOpts: N=130 minPadR=1.1 
[12/01 16:57:12     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1861.5M
[12/01 16:57:12     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1861.5M
[12/01 16:57:12     29s] Core basic site is 12T
[12/01 16:57:12     29s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:57:12     29s] SiteArray: use 77,824 bytes
[12/01 16:57:12     29s] SiteArray: current memory after site array memory allocation 1861.5M
[12/01 16:57:12     29s] SiteArray: FP blocked sites are writable
[12/01 16:57:12     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:57:12     29s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1861.5M
[12/01 16:57:12     29s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:57:12     29s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1861.5M
[12/01 16:57:12     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1861.5M
[12/01 16:57:12     29s] OPERPROF:     Starting CMU at level 3, MEM:1861.5M
[12/01 16:57:12     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1861.5M
[12/01 16:57:12     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1861.5M
[12/01 16:57:12     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1861.5MB).
[12/01 16:57:12     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1861.5M
[12/01 16:57:12     29s] TotalInstCnt at PhyDesignMc Initialization: 410
[12/01 16:57:12     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.4 mem=1861.5M
[12/01 16:57:12     29s] Begin: Area Reclaim Optimization
[12/01 16:57:12     29s] 
[12/01 16:57:12     29s] Creating Lib Analyzer ...
[12/01 16:57:12     29s] Total number of usable buffers from Lib Analyzer: 4 ( sky130_osu_sc_12T_ms__buf_1 sky130_osu_sc_12T_ms__buf_2 sky130_osu_sc_12T_ms__buf_4 sky130_osu_sc_12T_ms__buf_8)
[12/01 16:57:12     29s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_12T_ms__inv_l sky130_osu_sc_12T_ms__inv_1 sky130_osu_sc_12T_ms__inv_2 sky130_osu_sc_12T_ms__inv_3 sky130_osu_sc_12T_ms__inv_4 sky130_osu_sc_12T_ms__inv_6 sky130_osu_sc_12T_ms__inv_8 sky130_osu_sc_12T_ms__inv_10)
[12/01 16:57:12     29s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:57:12     29s] 
[12/01 16:57:13     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.7 mem=1861.5M
[12/01 16:57:13     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.7 mem=1861.5M
[12/01 16:57:13     30s] Creating Lib Analyzer, finished. 
[12/01 16:57:13     30s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:30.7/0:00:32.5 (0.9), mem = 1861.5M
[12/01 16:57:13     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94060.3
[12/01 16:57:13     30s] ### Creating RouteCongInterface, started
[12/01 16:57:13     30s] 
[12/01 16:57:13     30s] #optDebug: {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/01 16:57:13     30s] 
[12/01 16:57:13     30s] #optDebug: {0, 1.200}
[12/01 16:57:13     30s] ### Creating RouteCongInterface, finished
[12/01 16:57:13     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.7 mem=1861.5M
[12/01 16:57:13     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.7 mem=1861.5M
[12/01 16:57:14     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1861.5M
[12/01 16:57:14     31s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 57.85
[12/01 16:57:14     31s] +----------+---------+--------+--------+------------+--------+
[12/01 16:57:14     31s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 16:57:14     31s] +----------+---------+--------+--------+------------+--------+
[12/01 16:57:14     31s] |    57.85%|        -|   0.000|   0.000|   0:00:00.0| 1861.5M|
[12/01 16:57:14     31s] #optDebug: <stH: 4.4400 MiSeL: 83.0170>
[12/01 16:57:14     31s] |    57.85%|        0|   0.000|   0.000|   0:00:00.0| 1861.5M|
[12/01 16:57:14     31s] |    57.85%|        0|   0.000|   0.000|   0:00:00.0| 1861.5M|
[12/01 16:57:14     31s] |    57.85%|        0|   0.000|   0.000|   0:00:00.0| 1861.5M|
[12/01 16:57:14     31s] #optDebug: <stH: 4.4400 MiSeL: 83.0170>
[12/01 16:57:14     31s] |    57.85%|        0|   0.000|   0.000|   0:00:00.0| 1861.5M|
[12/01 16:57:14     31s] +----------+---------+--------+--------+------------+--------+
[12/01 16:57:14     31s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.85
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/01 16:57:14     31s] --------------------------------------------------------------
[12/01 16:57:14     31s] |                                   | Total     | Sequential |
[12/01 16:57:14     31s] --------------------------------------------------------------
[12/01 16:57:14     31s] | Num insts resized                 |       0  |       0    |
[12/01 16:57:14     31s] | Num insts undone                  |       0  |       0    |
[12/01 16:57:14     31s] | Num insts Downsized               |       0  |       0    |
[12/01 16:57:14     31s] | Num insts Samesized               |       0  |       0    |
[12/01 16:57:14     31s] | Num insts Upsized                 |       0  |       0    |
[12/01 16:57:14     31s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 16:57:14     31s] --------------------------------------------------------------
[12/01 16:57:14     31s] **** Begin NDR-Layer Usage Statistics ****
[12/01 16:57:14     31s] 0 Ndr or Layer constraints added by optimization 
[12/01 16:57:14     31s] **** End NDR-Layer Usage Statistics ****
[12/01 16:57:14     31s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[12/01 16:57:14     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:       Starting CMU at level 4, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1861.5M
[12/01 16:57:14     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94060.3
[12/01 16:57:14     31s] OPERPROF: Starting RefinePlace at level 1, MEM:1861.5M
[12/01 16:57:14     31s] *** Starting refinePlace (0:00:31.1 mem=1861.5M) ***
[12/01 16:57:14     31s] Total net bbox length = 1.064e+04 (4.407e+03 6.234e+03) (ext = 5.141e+03)
[12/01 16:57:14     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:14     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1861.5M
[12/01 16:57:14     31s] Starting refinePlace ...
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/01 16:57:14     31s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:14     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1861.5MB) @(0:00:31.1 - 0:00:31.1).
[12/01 16:57:14     31s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:57:14     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1861.5MB
[12/01 16:57:14     31s] Statistics of distance of Instance movement in refine placement:
[12/01 16:57:14     31s]   maximum (X+Y) =         0.00 um
[12/01 16:57:14     31s]   mean    (X+Y) =         0.00 um
[12/01 16:57:14     31s] Summary Report:
[12/01 16:57:14     31s] Instances move: 0 (out of 410 movable)
[12/01 16:57:14     31s] Instances flipped: 0
[12/01 16:57:14     31s] Mean displacement: 0.00 um
[12/01 16:57:14     31s] Max displacement: 0.00 um 
[12/01 16:57:14     31s] Total instances moved : 0
[12/01 16:57:14     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.009, MEM:1861.5M
[12/01 16:57:14     31s] Total net bbox length = 1.064e+04 (4.407e+03 6.234e+03) (ext = 5.141e+03)
[12/01 16:57:14     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1861.5MB
[12/01 16:57:14     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1861.5MB) @(0:00:31.1 - 0:00:31.1).
[12/01 16:57:14     31s] *** Finished refinePlace (0:00:31.1 mem=1861.5M) ***
[12/01 16:57:14     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94060.3
[12/01 16:57:14     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.012, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1861.5M
[12/01 16:57:14     31s] *** maximum move = 0.00 um ***
[12/01 16:57:14     31s] *** Finished re-routing un-routed nets (1861.5M) ***
[12/01 16:57:14     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF:     Starting CMU at level 3, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1880.6M
[12/01 16:57:14     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1880.6M
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1880.6M) ***
[12/01 16:57:14     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94060.3
[12/01 16:57:14     31s] *** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:31.2/0:00:32.9 (0.9), mem = 1880.6M
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] =============================================================================================
[12/01 16:57:14     31s]  Step TAT Report for AreaOpt #1
[12/01 16:57:14     31s] =============================================================================================
[12/01 16:57:14     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:57:14     31s] ---------------------------------------------------------------------------------------------
[12/01 16:57:14     31s] [ RefinePlace            ]      1   0:00:00.0  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 16:57:14     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  74.2 % )     0:00:01.4 /  0:00:01.3    1.0
[12/01 16:57:14     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 16:57:14     31s] [ OptGetWeight           ]     78   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.3
[12/01 16:57:14     31s] [ OptEval                ]     78   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.5
[12/01 16:57:14     31s] [ OptCommit              ]     78   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ PostCommitDelayUpdate  ]     79   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:14     31s] [ MISC                   ]          0:00:00.3  (  19.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 16:57:14     31s] ---------------------------------------------------------------------------------------------
[12/01 16:57:14     31s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 16:57:14     31s] ---------------------------------------------------------------------------------------------
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1861.5M
[12/01 16:57:14     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1861.5M
[12/01 16:57:14     31s] TotalInstCnt at PhyDesignMc Destruction: 410
[12/01 16:57:14     31s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1808.55M, totSessionCpu=0:00:31).
[12/01 16:57:14     31s] **INFO: Flow update: Design timing is met.
[12/01 16:57:14     31s] Begin: GigaOpt postEco DRV Optimization
[12/01 16:57:14     31s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS
[12/01 16:57:14     31s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:57:14     31s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:31.2/0:00:33.0 (0.9), mem = 1808.5M
[12/01 16:57:14     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94060.4
[12/01 16:57:14     31s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:57:14     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.2 mem=1808.5M
[12/01 16:57:14     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.5M
[12/01 16:57:14     31s] z: 2, totalTracks: 1
[12/01 16:57:14     31s] z: 4, totalTracks: 1
[12/01 16:57:14     31s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/01 16:57:14     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.5M
[12/01 16:57:14     31s] OPERPROF:     Starting CMU at level 3, MEM:1808.5M
[12/01 16:57:14     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1808.5M
[12/01 16:57:14     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1808.5M
[12/01 16:57:14     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1808.5MB).
[12/01 16:57:14     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1808.5M
[12/01 16:57:14     31s] TotalInstCnt at PhyDesignMc Initialization: 410
[12/01 16:57:14     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.2 mem=1808.5M
[12/01 16:57:14     31s] ### Creating RouteCongInterface, started
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] #optDebug: {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/01 16:57:14     31s] 
[12/01 16:57:14     31s] #optDebug: {0, 1.200}
[12/01 16:57:14     31s] ### Creating RouteCongInterface, finished
[12/01 16:57:14     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.2 mem=1808.5M
[12/01 16:57:14     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.2 mem=1808.5M
[12/01 16:57:15     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1827.6M
[12/01 16:57:15     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1827.6M
[12/01 16:57:15     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:57:15     32s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 16:57:15     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:57:15     32s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 16:57:15     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:57:15     32s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 16:57:15     32s] |     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     2.51|     0.00|       0|       0|       0|  57.85|          |         |
[12/01 16:57:15     32s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 16:57:15     32s] |     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     2.51|     0.00|       0|       0|       0|  57.85| 0:00:00.0|  1827.6M|
[12/01 16:57:15     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:57:15     32s] **** Begin NDR-Layer Usage Statistics ****
[12/01 16:57:15     32s] 0 Ndr or Layer constraints added by optimization 
[12/01 16:57:15     32s] **** End NDR-Layer Usage Statistics ****
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1827.6M) ***
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1808.5M
[12/01 16:57:15     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1808.5M
[12/01 16:57:15     32s] TotalInstCnt at PhyDesignMc Destruction: 410
[12/01 16:57:15     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94060.4
[12/01 16:57:15     32s] *** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:32.1/0:00:33.9 (0.9), mem = 1808.5M
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] =============================================================================================
[12/01 16:57:15     32s]  Step TAT Report for DrvOpt #1
[12/01 16:57:15     32s] =============================================================================================
[12/01 16:57:15     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:57:15     32s] ---------------------------------------------------------------------------------------------
[12/01 16:57:15     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:15     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.4
[12/01 16:57:15     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:15     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.3
[12/01 16:57:15     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:15     32s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:15     32s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    7.1
[12/01 16:57:15     32s] [ MISC                   ]          0:00:00.8  (  97.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 16:57:15     32s] ---------------------------------------------------------------------------------------------
[12/01 16:57:15     32s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.0
[12/01 16:57:15     32s] ---------------------------------------------------------------------------------------------
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] End: GigaOpt postEco DRV Optimization
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] Active setup views:
[12/01 16:57:15     32s]  setup_func
[12/01 16:57:15     32s]   Dominating endpoints: 0
[12/01 16:57:15     32s]   Dominating TNS: -0.000
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] Extraction called for design 'mult_alone' of instances=410 and nets=444 using extraction engine 'preRoute' .
[12/01 16:57:15     32s] PreRoute RC Extraction called for design mult_alone.
[12/01 16:57:15     32s] RC Extraction called in multi-corner(1) mode.
[12/01 16:57:15     32s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 16:57:15     32s] Type 'man IMPEXT-6197' for more detail.
[12/01 16:57:15     32s] RCMode: PreRoute
[12/01 16:57:15     32s]       RC Corner Indexes            0   
[12/01 16:57:15     32s] Capacitance Scaling Factor   : 1.00000 
[12/01 16:57:15     32s] Resistance Scaling Factor    : 1.00000 
[12/01 16:57:15     32s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 16:57:15     32s] Clock Res. Scaling Factor    : 1.00000 
[12/01 16:57:15     32s] Shrink Factor                : 1.00000
[12/01 16:57:15     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 16:57:15     32s] RC Grid backup saved.
[12/01 16:57:15     32s] LayerId::1 widthSet size::1
[12/01 16:57:15     32s] LayerId::2 widthSet size::1
[12/01 16:57:15     32s] LayerId::3 widthSet size::1
[12/01 16:57:15     32s] LayerId::4 widthSet size::1
[12/01 16:57:15     32s] LayerId::5 widthSet size::1
[12/01 16:57:15     32s] Skipped RC grid update for preRoute extraction.
[12/01 16:57:15     32s] Initializing multi-corner resistance tables ...
[12/01 16:57:15     32s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.278599 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.860700 ; wcR: 0.337800 ; newSi: 0.082400 ; pMod: 80 ; 
[12/01 16:57:15     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1775.555M)
[12/01 16:57:15     32s] Skewing Data Summary (End_of_FINAL)
[12/01 16:57:15     32s] --------------------------------------------------
[12/01 16:57:15     32s]  Total skewed count:0
[12/01 16:57:15     32s] --------------------------------------------------
[12/01 16:57:15     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Loading and Dumping File ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Reading DB...
[12/01 16:57:15     32s] (I)       Read data from FE... (mem=1775.6M)
[12/01 16:57:15     32s] (I)       Read nodes and places... (mem=1775.6M)
[12/01 16:57:15     32s] (I)       Done Read nodes and places (cpu=0.000s, mem=1775.6M)
[12/01 16:57:15     32s] (I)       Read nets... (mem=1775.6M)
[12/01 16:57:15     32s] (I)       Done Read nets (cpu=0.000s, mem=1775.6M)
[12/01 16:57:15     32s] (I)       Done Read data from FE (cpu=0.000s, mem=1775.6M)
[12/01 16:57:15     32s] (I)       before initializing RouteDB syMemory usage = 1775.6 MB
[12/01 16:57:15     32s] (I)       Build term to term wires: false
[12/01 16:57:15     32s] (I)       Honor MSV route constraint: false
[12/01 16:57:15     32s] (I)       Maximum routing layer  : 5
[12/01 16:57:15     32s] (I)       Minimum routing layer  : 2
[12/01 16:57:15     32s] (I)       Supply scale factor H  : 1.00
[12/01 16:57:15     32s] (I)       Supply scale factor V  : 1.00
[12/01 16:57:15     32s] (I)       Tracks used by clock wire: 0
[12/01 16:57:15     32s] (I)       Reverse direction      : 
[12/01 16:57:15     32s] (I)       Honor partition pin guides: true
[12/01 16:57:15     32s] (I)       Route selected nets only: false
[12/01 16:57:15     32s] (I)       Route secondary PG pins: false
[12/01 16:57:15     32s] (I)       Second PG max fanout   : 2147483647
[12/01 16:57:15     32s] (I)       Apply function for special wires: true
[12/01 16:57:15     32s] (I)       Layer by layer blockage reading: true
[12/01 16:57:15     32s] (I)       Offset calculation fix : true
[12/01 16:57:15     32s] (I)       Route stripe layer range: 
[12/01 16:57:15     32s] (I)       Honor partition fences : 
[12/01 16:57:15     32s] (I)       Honor partition pin    : 
[12/01 16:57:15     32s] (I)       Honor partition fences with feedthrough: 
[12/01 16:57:15     32s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:57:15     32s] (I)       Use row-based GCell size
[12/01 16:57:15     32s] (I)       Use row-based GCell align
[12/01 16:57:15     32s] (I)       GCell unit size   : 4440
[12/01 16:57:15     32s] (I)       GCell multiplier  : 1
[12/01 16:57:15     32s] (I)       GCell row height  : 4440
[12/01 16:57:15     32s] (I)       Actual row height : 4440
[12/01 16:57:15     32s] (I)       GCell align ref   : 40320 41070
[12/01 16:57:15     32s] [NR-eGR] Track table information for default rule: 
[12/01 16:57:15     32s] [NR-eGR] met1 has no routable track
[12/01 16:57:15     32s] [NR-eGR] met2 has single uniform track structure
[12/01 16:57:15     32s] [NR-eGR] met3 has single uniform track structure
[12/01 16:57:15     32s] [NR-eGR] met4 has single uniform track structure
[12/01 16:57:15     32s] [NR-eGR] met5 has single uniform track structure
[12/01 16:57:15     32s] (I)       ===========================================================================
[12/01 16:57:15     32s] (I)       == Report All Rule Vias ==
[12/01 16:57:15     32s] (I)       ===========================================================================
[12/01 16:57:15     32s] (I)        Via Rule : (Default)
[12/01 16:57:15     32s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/01 16:57:15     32s] (I)       ---------------------------------------------------------------------------
[12/01 16:57:15     32s] (I)        1    7 : M1M2_PR_R                   7 : M1M2_PR_R                
[12/01 16:57:15     32s] (I)        2   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[12/01 16:57:15     32s] (I)        3   16 : M3M4_PR                    16 : M3M4_PR                  
[12/01 16:57:15     32s] (I)        4   21 : M4M5_PR                    21 : M4M5_PR                  
[12/01 16:57:15     32s] (I)        5    0 : ---                         0 : ---                      
[12/01 16:57:15     32s] (I)       ===========================================================================
[12/01 16:57:15     32s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] [NR-eGR] Read 0 PG shapes
[12/01 16:57:15     32s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:57:15     32s] [NR-eGR] #Instance Blockages : 0
[12/01 16:57:15     32s] [NR-eGR] #PG Blockages       : 0
[12/01 16:57:15     32s] [NR-eGR] #Bump Blockages     : 0
[12/01 16:57:15     32s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:57:15     32s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/01 16:57:15     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:57:15     32s] (I)       readDataFromPlaceDB
[12/01 16:57:15     32s] (I)       Read net information..
[12/01 16:57:15     32s] [NR-eGR] Read numTotalNets=436  numIgnoredNets=0
[12/01 16:57:15     32s] (I)       Read testcase time = 0.000 seconds
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] (I)       early_global_route_priority property id does not exist.
[12/01 16:57:15     32s] (I)       Start initializing grid graph
[12/01 16:57:15     32s] (I)       End initializing grid graph
[12/01 16:57:15     32s] (I)       Model blockages into capacity
[12/01 16:57:15     32s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[12/01 16:57:15     32s] (I)       Started Modeling ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Modeling Layer 1 ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Modeling Layer 2 ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:15     32s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Modeling Layer 3 ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:15     32s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Modeling Layer 4 ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/01 16:57:15     32s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Modeling Layer 5 ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/01 16:57:15     32s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       -- layer congestion ratio --
[12/01 16:57:15     32s] (I)       Layer 1 : 0.100000
[12/01 16:57:15     32s] (I)       Layer 2 : 0.700000
[12/01 16:57:15     32s] (I)       Layer 3 : 0.700000
[12/01 16:57:15     32s] (I)       Layer 4 : 0.700000
[12/01 16:57:15     32s] (I)       Layer 5 : 0.700000
[12/01 16:57:15     32s] (I)       ----------------------------
[12/01 16:57:15     32s] (I)       Number of ignored nets = 0
[12/01 16:57:15     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/01 16:57:15     32s] (I)       Number of clock nets = 1.  Ignored: No
[12/01 16:57:15     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/01 16:57:15     32s] (I)       Number of special nets = 0.  Ignored: Yes
[12/01 16:57:15     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/01 16:57:15     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/01 16:57:15     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/01 16:57:15     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/01 16:57:15     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:57:15     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:57:15     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1775.6 MB
[12/01 16:57:15     32s] (I)       Ndr track 0 does not exist
[12/01 16:57:15     32s] (I)       Layer1  viaCost=200.00
[12/01 16:57:15     32s] (I)       Layer2  viaCost=300.00
[12/01 16:57:15     32s] (I)       Layer3  viaCost=300.00
[12/01 16:57:15     32s] (I)       Layer4  viaCost=200.00
[12/01 16:57:15     32s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:57:15     32s] (I)       Routing area        : (0, 0) - (165600, 167610)
[12/01 16:57:15     32s] (I)       Core area           : (40320, 41070) - (125280, 125430)
[12/01 16:57:15     32s] (I)       Site width          :   110  (dbu)
[12/01 16:57:15     32s] (I)       Row height          :  4440  (dbu)
[12/01 16:57:15     32s] (I)       GCell row height    :  4440  (dbu)
[12/01 16:57:15     32s] (I)       GCell width         :  4440  (dbu)
[12/01 16:57:15     32s] (I)       GCell height        :  4440  (dbu)
[12/01 16:57:15     32s] (I)       Grid                :    38    38     5
[12/01 16:57:15     32s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 16:57:15     32s] (I)       Vertical capacity   :     0  4440     0  4440     0
[12/01 16:57:15     32s] (I)       Horizontal capacity :     0     0  4440     0  4440
[12/01 16:57:15     32s] (I)       Default wire width  :   140   140   300   300  1600
[12/01 16:57:15     32s] (I)       Default wire space  :   140   140   300   300  1600
[12/01 16:57:15     32s] (I)       Default wire pitch  :   280   280   600   600  3200
[12/01 16:57:15     32s] (I)       Default pitch size  :   280   480   610   615  3660
[12/01 16:57:15     32s] (I)       First track coord   :     0   240   795   855  3845
[12/01 16:57:15     32s] (I)       Num tracks per GCell: 15.86  9.25  7.28  7.22  1.21
[12/01 16:57:15     32s] (I)       Total num of tracks :     0   345   274   268    45
[12/01 16:57:15     32s] (I)       Num of masks        :     1     1     1     1     1
[12/01 16:57:15     32s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 16:57:15     32s] (I)       --------------------------------------------------------
[12/01 16:57:15     32s] 
[12/01 16:57:15     32s] [NR-eGR] ============ Routing rule table ============
[12/01 16:57:15     32s] [NR-eGR] Rule id: 0  Nets: 436 
[12/01 16:57:15     32s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:57:15     32s] (I)       Pitch:  L1=280  L2=480  L3=610  L4=615  L5=3660
[12/01 16:57:15     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:15     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 16:57:15     32s] [NR-eGR] ========================================
[12/01 16:57:15     32s] [NR-eGR] 
[12/01 16:57:15     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:57:15     32s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/01 16:57:15     32s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/01 16:57:15     32s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[12/01 16:57:15     32s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[12/01 16:57:15     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 1775.6 MB
[12/01 16:57:15     32s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Started Global Routing ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       ============= Initialization =============
[12/01 16:57:15     32s] (I)       totalPins=1300  totalGlobalPin=1160 (89.23%)
[12/01 16:57:15     32s] (I)       Started Build MST ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Generate topology with single threads
[12/01 16:57:15     32s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:15     32s] [NR-eGR] Layer group 1: route 436 net(s) in layer range [2, 5]
[12/01 16:57:15     32s] (I)       ============  Phase 1a Route ============
[12/01 16:57:15     32s] (I)       Started Phase 1a ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:15     32s] (I)       
[12/01 16:57:15     32s] (I)       ============  Phase 1b Route ============
[12/01 16:57:15     32s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:15     32s] (I)       
[12/01 16:57:15     32s] (I)       earlyGlobalRoute overflow of layer group 1: 3.31% H + 0.00% V. EstWL: 5.647680e+03um
[12/01 16:57:15     32s] (I)       Congestion metric : 3.31%H 0.00%V, 3.31%HV
[12/01 16:57:15     32s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:57:15     32s] (I)       ============  Phase 1c Route ============
[12/01 16:57:15     32s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:15     32s] (I)       
[12/01 16:57:15     32s] (I)       ============  Phase 1d Route ============
[12/01 16:57:15     32s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:15     32s] (I)       
[12/01 16:57:15     32s] (I)       ============  Phase 1e Route ============
[12/01 16:57:15     32s] (I)       Started Phase 1e ( Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Usage: 1272 = (496 H, 776 V) = (4.09% H, 3.33% V) = (2.202e+03um H, 3.445e+03um V)
[12/01 16:57:15     32s] (I)       
[12/01 16:57:15     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 3.31% H + 0.00% V. EstWL: 5.647680e+03um
[12/01 16:57:15     32s] [NR-eGR] 
[12/01 16:57:15     32s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       Running layer assignment with 1 threads
[12/01 16:57:15     32s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       ============  Phase 1l Route ============
[12/01 16:57:15     32s] (I)       
[12/01 16:57:15     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:57:15     32s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 16:57:15     32s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:57:15     32s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 16:57:15     32s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:15     32s] [NR-eGR]    met1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:15     32s] [NR-eGR]    met2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:57:15     32s] [NR-eGR]    met3  (3)        51( 3.62%)        21( 1.49%)         4( 0.28%)         2( 0.14%)   ( 5.54%) 
[12/01 16:57:15     32s] [NR-eGR]    met4  (4)         3( 0.21%)         1( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/01 16:57:15     32s] [NR-eGR]    met5  (5)         4( 0.29%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[12/01 16:57:15     32s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 16:57:15     32s] [NR-eGR] Total               58( 1.04%)        22( 0.39%)         4( 0.07%)         2( 0.04%)   ( 1.54%) 
[12/01 16:57:15     32s] [NR-eGR] 
[12/01 16:57:15     32s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] (I)       total 2D Cap : 35416 = (12122 H, 23294 V)
[12/01 16:57:15     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.22% H + 0.00% V
[12/01 16:57:15     32s] [NR-eGR] Overflow after earlyGlobalRoute 6.06% H + 0.00% V
[12/01 16:57:15     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1775.55 MB )
[12/01 16:57:15     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1775.6M
[12/01 16:57:15     32s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:15     32s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 16:57:15     32s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:15     32s] [hotspot] | normalized |          2.00 |          3.00 |
[12/01 16:57:15     32s] [hotspot] +------------+---------------+---------------+
[12/01 16:57:15     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[12/01 16:57:15     32s] [hotspot] max/total 2.00/3.00, big hotspot (>10) total 0.00
[12/01 16:57:15     32s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 16:57:15     32s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:15     32s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 16:57:15     32s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:15     32s] [hotspot] |  1  |    71.40    36.63    89.16    72.15 |        2.00   |
[12/01 16:57:15     32s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:15     32s] [hotspot] |  2  |    53.64   107.67    71.40   125.43 |        1.00   |
[12/01 16:57:15     32s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 16:57:15     32s] Top 2 hotspots total area: 3.00
[12/01 16:57:15     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1775.6M
[12/01 16:57:15     32s] Starting delay calculation for Setup views
[12/01 16:57:15     32s] #################################################################################
[12/01 16:57:15     32s] # Design Stage: PreRoute
[12/01 16:57:15     32s] # Design Name: mult_alone
[12/01 16:57:15     32s] # Design Mode: 130nm
[12/01 16:57:15     32s] # Analysis Mode: MMMC OCV 
[12/01 16:57:15     32s] # Parasitics Mode: No SPEF/RCDB
[12/01 16:57:15     32s] # Signoff Settings: SI Off 
[12/01 16:57:15     32s] #################################################################################
[12/01 16:57:15     32s] Calculate early delays in OCV mode...
[12/01 16:57:15     32s] Calculate late delays in OCV mode...
[12/01 16:57:15     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 1773.6M, InitMEM = 1773.6M)
[12/01 16:57:15     32s] Start delay calculation (fullDC) (1 T). (MEM=1773.55)
[12/01 16:57:15     32s] End AAE Lib Interpolated Model. (MEM=1793.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:57:15     32s] Total number of fetched objects 444
[12/01 16:57:15     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:57:15     32s] End delay calculation. (MEM=1831.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:57:15     32s] End delay calculation (fullDC). (MEM=1831.98 CPU=0:00:00.4 REAL=0:00:00.0)
[12/01 16:57:15     32s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1832.0M) ***
[12/01 16:57:15     32s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:32.6 mem=1832.0M)
[12/01 16:57:15     32s] Reported timing to dir RPT
[12/01 16:57:15     32s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 915.2M, totSessionCpu=0:00:33 **
[12/01 16:57:15     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1794.0M
[12/01 16:57:15     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1794.0M
[12/01 16:57:17     32s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.508  |  4.307  |  2.508  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   48    |   16    |   48    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -10     |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.854%
Routing Overflow: 6.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:16, mem = 917.3M, totSessionCpu=0:00:33 **
[12/01 16:57:17     32s] Deleting Cell Server ...
[12/01 16:57:17     32s] Deleting Lib Analyzer.
[12/01 16:57:17     32s] *** Finished optDesign ***
[12/01 16:57:17     32s]       timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:17     32s] UM:*          0.000 ns          2.508 ns  final
[12/01 16:57:17     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1812.2M
[12/01 16:57:17     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1812.2M
[12/01 16:57:17     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1812.2M
[12/01 16:57:17     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1812.2M
[12/01 16:57:17     32s]       timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:17     32s] UM:                                       opt_design_prects
[12/01 16:57:17     32s] 
[12/01 16:57:17     32s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.5 real=0:00:17.5)
[12/01 16:57:17     32s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/01 16:57:17     32s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[12/01 16:57:17     32s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.8)
[12/01 16:57:17     32s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[12/01 16:57:17     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 16:57:17     32s] Info: pop threads available for lower-level modules during optimization.
[12/01 16:57:17     32s] clean pInstBBox. size 0
[12/01 16:57:17     32s] All LLGs are deleted
[12/01 16:57:17     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1812.2M
[12/01 16:57:17     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1812.2M
[12/01 16:57:17     32s] #optDebug: fT-D <X 1 0 0 0>
[12/01 16:57:17     32s] VSMManager cleared!
[12/01 16:57:17     32s] **place_opt_design ... cpu = 0:00:17, real = 0:00:20, mem = 1771.2M **
[12/01 16:57:17     32s] *** Finished GigaPlace ***
[12/01 16:57:17     32s] 
[12/01 16:57:17     32s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:57:17     32s] Severity  ID               Count  Summary                                  
[12/01 16:57:17     32s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/01 16:57:17     32s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[12/01 16:57:17     32s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/01 16:57:17     32s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/01 16:57:17     32s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/01 16:57:17     32s] WARNING   IMPOPT-665          34  %s : Net has unplaced terms or is connec...
[12/01 16:57:17     32s] *** Message Summary: 45 warning(s), 0 error(s)
[12/01 16:57:17     32s] 
[12/01 16:57:17     32s] 
[12/01 16:57:17     32s] =============================================================================================
[12/01 16:57:17     32s]  Final TAT Report for place_opt_design
[12/01 16:57:17     32s] =============================================================================================
[12/01 16:57:17     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:57:17     32s] ---------------------------------------------------------------------------------------------
[12/01 16:57:17     32s] [ GlobalOpt              ]      1   0:00:03.9  (  20.3 % )     0:00:03.9 /  0:00:03.9    1.0
[12/01 16:57:17     32s] [ DrvOpt                 ]      1   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.9    1.0
[12/01 16:57:17     32s] [ SimplifyNetlist        ]      1   0:00:01.6  (   8.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 16:57:17     32s] [ AreaOpt                ]      1   0:00:01.8  (   9.2 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 16:57:17     32s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 16:57:17     32s] [ IncrReplace            ]      1   0:00:01.3  (   6.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 16:57:17     32s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 16:57:17     32s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 16:57:17     32s] [ FullDelayCalc          ]      2   0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 16:57:17     32s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:00.7    0.4
[12/01 16:57:17     32s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:57:17     32s] [ DrvReport              ]      2   0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:00.1    0.0
[12/01 16:57:17     32s] [ GenerateReports        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 16:57:17     32s] [ MISC                   ]          0:00:07.6  (  39.5 % )     0:00:07.6 /  0:00:06.6    0.9
[12/01 16:57:17     32s] ---------------------------------------------------------------------------------------------
[12/01 16:57:17     32s]  place_opt_design TOTAL             0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:17.2    0.9
[12/01 16:57:17     32s] ---------------------------------------------------------------------------------------------
[12/01 16:57:17     32s] 
[12/01 16:57:17     32s] <CMD> setTieHiLoMode -cell {sky130_osu_sc_12T_ms__tiehi sky130_osu_sc_12T_ms__tielo}
[12/01 16:57:17     32s] <CMD> setDontUse sky130_osu_sc_12T_ms__tiehi false
[12/01 16:57:17     32s] <CMD> setDontUse sky130_osu_sc_12T_ms__tielo false
[12/01 16:57:17     32s] <CMD> addTieHiLo
[12/01 16:57:17     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1771.2M
[12/01 16:57:17     32s] z: 2, totalTracks: 1
[12/01 16:57:17     32s] z: 4, totalTracks: 1
[12/01 16:57:17     32s] #spOpts: N=130 
[12/01 16:57:17     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1771.2M
[12/01 16:57:17     32s] Core basic site is 12T
[12/01 16:57:17     32s] SiteArray: non-trimmed site array dimensions = 19 x 772
[12/01 16:57:17     32s] SiteArray: use 77,824 bytes
[12/01 16:57:17     32s] SiteArray: current memory after site array memory allocation 1771.2M
[12/01 16:57:17     32s] SiteArray: FP blocked sites are writable
[12/01 16:57:17     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:57:17     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1771.2M
[12/01 16:57:17     32s] Process 0 wires and vias for routing blockage and capacity analysis
[12/01 16:57:17     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:     Starting CMU at level 3, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1771.2M
[12/01 16:57:17     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1771.2MB).
[12/01 16:57:17     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1771.2M
[12/01 16:57:17     32s] Options: No distance constraint, No Fan-out constraint.
[12/01 16:57:17     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] INFO: Total Number of Tie Cells (sky130_osu_sc_12T_ms__tiehi) placed: 0  
[12/01 16:57:17     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] INFO: Total Number of Tie Cells (sky130_osu_sc_12T_ms__tielo) placed: 0  
[12/01 16:57:17     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] All LLGs are deleted
[12/01 16:57:17     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1771.2M
[12/01 16:57:17     32s] <CMD> setDontUse sky130_osu_sc_12T_ms__tiehi true
[12/01 16:57:17     32s] <CMD> setDontUse sky130_osu_sc_12T_ms__tielo true
[12/01 16:57:17     32s] <CMD> um::pop_snapshot_stack
[12/01 16:57:17     32s] <CMD> getOptMode -multiBitFlopOpt -quiet
[12/01 16:57:17     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1771.2M
[12/01 16:57:17     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1771.2M
[12/01 16:57:17     33s]       timing.setup.tns  timing.setup.wns  snapshot
[12/01 16:57:17     33s] UM:                                       place
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name *.drc
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name *.drc.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name *.drc.type:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name check.drc
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name check.drc.antenna
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name check.place.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area.buffer
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area.clkgate
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area.inverter
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area.logic
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area.nonicg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.buffer
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.inverter
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.logic
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.nets.length.top
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.nets.length.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.always_on
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.blackbox
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.buffer
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.combinatorial
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.hinst:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.icg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.inverter
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.io
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.isolation
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.latch
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.level_shifter
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.logical
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.macro
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.physical
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.power_switch
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.register
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.std_cell
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.vth:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.blockages.place.area
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.blockages.route.area
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.density
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.floorplan.image
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.always_on
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.blackbox
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.buffer
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.icg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.inverter
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.io
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.isolation
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.latch
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.logical
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.macro
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.physical
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.power_switch
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.register
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.std_cell
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.vth:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.multibit.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.name
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name design.route.drc.image
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.cputime
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.cputime.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.log
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.hostname
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.os
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.memory
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.memory.resident
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.realtime
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.realtime.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.root_config
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.run_directory
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.run_tag
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.step.tcl
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.template.type
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.tool_list
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name flow.user
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name messages
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name name
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.clock
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.hinst:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.internal
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.internal.type:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.leakage
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.leakage.type:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.switching
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name power.switching.type:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.drc
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.drc.antenna
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.drc.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.map.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.overflow
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.overflow.vertical
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.shielding.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.multicut
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.singlecut
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.via.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name route.wirelength
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.feps
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.histogram
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram.views
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.tns
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.wns
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.feps
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.histogram
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram.views
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.tns
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.type
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.wns
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.si.glitches
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name timing.si.noise
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name transition.*
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name transition.count
[12/01 16:57:17     33s] <CMD> um::get_metric_definition -name transition.max
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 1adca658-978e-40a8-b8d7-0b9379642428 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ffe10ce0-1625-412f-b331-4a11825bb507 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d726d74b-9291-4fbf-865f-732484065481 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid ab700020-5b16-4de0-acff-f1ea9375cdb9 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid 6f96304e-23c9-4b15-9310-a2643eb27bc8 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid fb34160b-b0d2-4a2a-ab29-1e9f0e66ca72 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid d13c0827-e5bb-48c8-99a1-1445ce5cfb62 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.PostConditioning.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.Routing.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.eGRPC.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.Construction.area.total
[12/01 16:57:17     33s] <CMD> get_metric -raw -id current -uuid deddd9df-6ffc-42ef-83e9-d80066971c44 clock.Implementation.area.total
[12/01 16:57:17     33s] <CMD> saveDesign DBS/place.enc -compress
[12/01 16:57:17     33s] #% Begin save design ... (date=12/01 16:57:17, mem=875.3M)
[12/01 16:57:17     33s] % Begin Save ccopt configuration ... (date=12/01 16:57:17, mem=877.3M)
[12/01 16:57:17     33s] % End Save ccopt configuration ... (date=12/01 16:57:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.2M, current mem=878.2M)
[12/01 16:57:17     33s] % Begin Save netlist data ... (date=12/01 16:57:17, mem=878.2M)
[12/01 16:57:17     33s] Writing Binary DB to DBS/place.enc.dat/mult_alone.v.bin in single-threaded mode...
[12/01 16:57:17     33s] % End Save netlist data ... (date=12/01 16:57:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.2M, current mem=878.2M)
[12/01 16:57:17     33s] Saving congestion map file DBS/place.enc.dat/mult_alone.route.congmap.gz ...
[12/01 16:57:17     33s] % Begin Save AAE data ... (date=12/01 16:57:17, mem=878.6M)
[12/01 16:57:17     33s] Saving AAE Data ...
[12/01 16:57:17     33s] % End Save AAE data ... (date=12/01 16:57:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.7M, current mem=878.7M)
[12/01 16:57:18     33s] % Begin Save clock tree data ... (date=12/01 16:57:18, mem=879.3M)
[12/01 16:57:18     33s] % End Save clock tree data ... (date=12/01 16:57:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.3M, current mem=879.3M)
[12/01 16:57:18     33s] Saving preference file DBS/place.enc.dat/gui.pref.tcl ...
[12/01 16:57:18     33s] Saving mode setting ...
[12/01 16:57:18     33s] Saving global file ...
[12/01 16:57:18     33s] % Begin Save floorplan data ... (date=12/01 16:57:18, mem=881.4M)
[12/01 16:57:18     33s] Saving floorplan file ...
[12/01 16:57:18     33s] % End Save floorplan data ... (date=12/01 16:57:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.7M, current mem=881.7M)
[12/01 16:57:18     33s] Saving PG file DBS/place.enc.dat/mult_alone.pg.gz
[12/01 16:57:18     33s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1771.2M) ***
[12/01 16:57:18     33s] Saving Drc markers ...
[12/01 16:57:18     33s] ... No Drc file written since there is no markers found.
[12/01 16:57:18     33s] % Begin Save placement data ... (date=12/01 16:57:18, mem=881.7M)
[12/01 16:57:18     33s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 16:57:18     33s] Save Adaptive View Pruing View Names to Binary file
[12/01 16:57:18     33s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1774.2M) ***
[12/01 16:57:18     33s] % End Save placement data ... (date=12/01 16:57:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.8M, current mem=881.8M)
[12/01 16:57:18     33s] % Begin Save routing data ... (date=12/01 16:57:18, mem=881.8M)
[12/01 16:57:18     33s] Saving route file ...
[12/01 16:57:18     33s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1771.2M) ***
[12/01 16:57:18     33s] % End Save routing data ... (date=12/01 16:57:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.9M, current mem=881.9M)
[12/01 16:57:18     33s] Saving property file DBS/place.enc.dat/mult_alone.prop
[12/01 16:57:18     33s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1774.2M) ***
[12/01 16:57:18     33s] Saving rc congestion map DBS/place.enc.dat/mult_alone.congmap.gz ...
[12/01 16:57:18     33s] % Begin Save power constraints data ... (date=12/01 16:57:18, mem=882.3M)
[12/01 16:57:19     33s] % End Save power constraints data ... (date=12/01 16:57:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=882.4M, current mem=882.4M)
[12/01 16:57:20     35s] Generated self-contained design place.enc.dat
[12/01 16:57:20     35s] #% End save design ... (date=12/01 16:57:20, total cpu=0:00:01.9, real=0:00:03.0, peak res=883.8M, current mem=883.8M)
[12/01 16:57:20     35s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 16:57:20     35s] 
[12/01 16:57:20     35s] <CMD> saveNetlist DBS/LEC/place.v.gz
[12/01 16:57:20     35s] Writing Netlist "DBS/LEC/place.v.gz" ...
[12/01 16:57:20     35s] <FF> ==============================================
[12/01 16:57:20     35s] <FF>          COMPLETED STEP : place
[12/01 16:57:20     35s] <FF>         ELAPSED RUNTIME : 0 days, 00:00:23
[12/01 16:57:20     35s] <FF> ==============================================
[12/01 16:57:20     35s] 
[12/01 16:57:20     35s] *** Memory Usage v#1 (Current mem = 1811.520M, initial mem = 497.086M) ***
[12/01 16:57:20     35s] 
[12/01 16:57:20     35s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:57:20     35s] Severity  ID               Count  Summary                                  
[12/01 16:57:20     35s] WARNING   IMPLF-155            5  ViaRule only supports routing/cut layer,...
[12/01 16:57:20     35s] WARNING   IMPLF-200          112  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 16:57:20     35s] WARNING   IMPLF-201           75  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 16:57:20     35s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/01 16:57:20     35s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[12/01 16:57:20     35s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/01 16:57:20     35s] WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
[12/01 16:57:20     35s] WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
[12/01 16:57:20     35s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[12/01 16:57:20     35s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/01 16:57:20     35s] WARNING   IMPVL-159          112  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 16:57:20     35s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/01 16:57:20     35s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/01 16:57:20     35s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/01 16:57:20     35s] WARNING   IMPOPT-665          34  %s : Net has unplaced terms or is connec...
[12/01 16:57:20     35s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/01 16:57:20     35s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 16:57:20     35s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/01 16:57:20     35s] WARNING   TECHLIB-1279         1  For cell '%s', in group '%s', voltage sw...
[12/01 16:57:20     35s] WARNING   TECHLIB-1398       102  The '%s' waveform specified in cell '%s'...
[12/01 16:57:20     35s] *** Message Summary: 469 warning(s), 0 error(s)
[12/01 16:57:20     35s] 
[12/01 16:57:20     35s] --- Ending "Innovus" (totcpu=0:00:35.1, real=0:00:39.0, mem=1811.5M) ---
