# Description

Implementation of a simple SOC with embedded [RISC-V](https://github.com/ucb-bar/vscale) processor.

# Used Parts
- [Altera Cyclone II FPGA Starter Development Kit](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=53&No=83).

# Status
Work in progress.
