{:input (genetic.crossover/dumb-crossover 2010887412 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire1_:missing , wire2_15, wire3_15);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire wire10_15;\n  wire wire11_17;\n  wire \\wire14_:missing ;\n  wire \\wire14_:missing_17 ;\n  wire \\wire14_:missing_35 ;\n  wire wire15_16_21;\n  wire wire18;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire22;\n  wire wire23;\n  wire wire24_15;\n  wire wire25;\n  wire wire27;\n  wire wire28;\n  output wire2_15;\n  wire wire2_15;\n  wire \\wire30_:missing ;\n  wire \\wire31_36_:missing ;\n  wire \\wire31_:missing ;\n  wire wire32_15;\n  wire wire33_15;\n  wire \\wire33_:missing ;\n  wire wire39;\n  output wire3_15;\n  wire wire3_15;\n  wire wire44;\n  wire wire4_19_22_25;\n  wire wire5;\n  wire wire6_15;\n  wire \\wire6_:missing ;\n  wire wire7_15;\n  wire \\wire7_:missing ;\n  wire \\wire8_13_:missing ;\n  wire wire9_11;\n  wire \\wire9_11_:missing_12 ;\n  wire wire9_13;\n  wire wire9_15;\n  wire wire9_16;\n  wire wire9_20_23_26_27;\n  wire wire9_21;\n  wire wire9_28;\n  wire wire9_36;\n  wire wire9_37;\n  wire wire9_38;\n  wire \\wire9_39_43_:missing ;\n  wire wire9_41;\n  wire wire9_44;\n  wire \\wire9_:missing_34 ;\n  wire \\wire9_:missing_34_35 ;\n  wire \\wire9_:missing_35 ;\n  wire \\wire9_:missing_42 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_37_40 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_15;\n  assign wire3_15 = 4'h6 >> { wire9_15, wire15_16_21 };\n  assign \\wire:missing_16  = 4'h8 >> { wire15_16_21, wire9_16 };\n  assign \\wire7_:missing  = 2'h1 >> wire7_15;\n  assign \\wire:missing_edge  = 2'hx >> wire9_20_23_26_27;\n  assign wire27 = 2'hx >> wire9_20_23_26_27;\n  assign \\wire30_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> \\wire31_36_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_15;\n  assign \\wire33_:missing  = 2'h1 >> wire33_15;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire9_:missing_34 , \\wire9_:missing_34_35  };\n  assign \\wire14_:missing_35  = 4'h8 >> { \\wire9_:missing_35 , \\wire9_:missing_34_35  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire8_13_:missing ;\n  assign \\wire31_36_:missing  = 4'h8 >> { wire9_36, wire9_36 };\n  assign \\wire:missing_37  = 4'h8 >> { \\wire:missing_37_40 , wire9_37 };\n  assign \\wire9_11_:missing_12  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire10_15;\n  assign wire11_17 = 4'h6 >> { \\wire9_11_:missing_12 , wire9_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire9_11_:missing_12 , \\wire0_:missing_12  };\n  assign \\wire8_13_:missing  = 4'h8 >> { wire9_13, wire9_13 };\n  assign \\wire14_:missing  = 4'h4 >> { \\wire14_:missing_35 , \\wire14_:missing_17  };\n  assign wire4_19_22_25 = 1'h0;\n  assign wire5 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire44 = wire9_44;\n  assign \\wire:missing_edge  = \\wire9_39_43_:missing ;\n  assign \\wire:missing_edge  = \\wire9_:missing_42 ;\n  assign \\wire:missing_41  = wire9_41;\n  assign \\wire:missing_37_40  = \\wire:missing_edge ;\n  assign wire39 = \\wire9_39_43_:missing ;\n  assign \\wire:missing_38  = wire9_38;\n  assign wire28 = wire9_28;\n  assign wire25 = wire4_19_22_25;\n  assign \\wire:missing_24  = wire24_15;\n  assign wire23 = wire9_20_23_26_27;\n  assign wire22 = wire4_19_22_25;\n  assign wire15_16_21 = wire9_21;\n  assign \\wire:missing_edge  = wire9_20_23_26_27;\n  assign \\wire:missing_edge  = wire4_19_22_25;\n  assign wire18 = \\wire:missing_edge ;\n  assign \\wire14_:missing_17  = wire11_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire1_:missing , wire2_15, wire3_15);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:12.8-12.20\" *)\n  wire wire15_16_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:13.8-13.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:14.9-14.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:16.8-16.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:17.8-17.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:19.8-19.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:20.8-20.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:22.10-22.18\" *)\n  output wire2_15;\n  wire wire2_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:24.8-24.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:30.8-30.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:31.10-31.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:34.8-34.22\" *)\n  wire wire4_19_22_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:35.8-35.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:42.8-42.29\" *)\n  wire \\wire9_11_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:44.8-44.16\" *)\n  wire wire9_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:46.8-46.25\" *)\n  wire wire9_20_23_26_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:47.8-47.16\" *)\n  wire wire9_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:52.8-52.29\" *)\n  wire \\wire9_39_43_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:58.8-58.26\" *)\n  wire \\wire9_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:62.8-62.27\" *)\n  wire \\wire:missing_37_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/603A20C9.v:65.8-65.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_16_21 = 1'hx;\n  assign wire18 = 1'h0;\n  assign wire22 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire25 = 1'h0;\n  assign wire27 = 1'hx;\n  assign wire2_15 = 1'hx;\n  assign \\wire30_:missing  = 1'h1;\n  assign wire39 = 1'h0;\n  assign wire3_15 = 1'hx;\n  assign wire4_19_22_25 = 1'h0;\n  assign wire5 = 1'h1;\n  assign \\wire9_11_:missing_12  = 1'h1;\n  assign wire9_15 = 1'hx;\n  assign wire9_20_23_26_27 = 1'h0;\n  assign wire9_21 = 1'hx;\n  assign \\wire9_39_43_:missing  = 1'h0;\n  assign \\wire9_:missing_42  = 1'h0;\n  assign \\wire:missing_37_40  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:13:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z/src/top.v'.\nSBY  2:13:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] Copy '/tmp/fuzzmount2DDF5D8C/603A20C9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z/src/603A20C9.v'.\nSBY  2:13:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] Copy '/tmp/fuzzmount2DDF5D8C/603A20C9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z/src/603A20C9.post.v'.\nSBY  2:13:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: abc pdr\nSBY  2:13:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:13:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] base: Warning: Wire presynth.\\wire2_15 is used but has no driver.\nSBY  2:13:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] base: Warning: Wire presynth.\\wire9_15 is used but has no driver.\nSBY  2:13:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] base: Warning: Wire presynth.\\wire15_16_21 is used but has no driver.\nSBY  2:13:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] base: finished (returncode=0)\nSBY  2:13:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:13:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] aig: Warning: Wire presynth.\\wire2_15 is used but has no driver.\nSBY  2:13:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] aig: Warning: Wire presynth.\\wire9_15 is used but has no driver.\nSBY  2:13:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] aig: Warning: Wire presynth.\\wire15_16_21 is used but has no driver.\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] aig: finished (returncode=0)\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: Warning: The network has no constraints.\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: finished (returncode=0)\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] engine_0: Status returned by engine: FAIL\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z'.\nSBY  2:13:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3cmat71z] DONE (FAIL, rc=2)\n", :err ""}}}