A hardware accelerator for the Paillier cryptosystem written in System Verilog. It features a pipelined systolic architecture for Montgomery Multiplication.
