Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: aurora_Network_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aurora_Network_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aurora_Network_1"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : aurora_Network_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../3R_Custom/build/module_gen_grant_carry.v" in library work
Compiling verilog file "../3R_Custom/build/RegFile_1port.v" in library work
Module <module_gen_grant_carry_1> compiled
Compiling verilog file "../3R_Custom/build/mkRouterOutputArbitersRoundRobin.v" in library work
Module <RegFile_1port_1> compiled
Compiling verilog file "../3R_Custom/build/mkRouterInputArbitersRoundRobin.v" in library work
Module <mkRouterOutputArbitersRoundRobin_1> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_tx_ll_datapath.v" in library work
Module <mkRouterInputArbitersRoundRobin_1> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_tx_ll_control.v" in library work
Module <aurora_8b10b_v5_3_TX_LL_DATAPATH> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_sym_gen.v" in library work
Module <aurora_8b10b_v5_3_TX_LL_CONTROL> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_sym_dec.v" in library work
Module <aurora_8b10b_v5_3_SYM_GEN> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" in library work
Module <aurora_8b10b_v5_3_SYM_DEC> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_lane_init_sm.v" in library work
Module <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v" in library work
Module <aurora_8b10b_v5_3_LANE_INIT_SM> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_err_detect.v" in library work
Module <aurora_8b10b_v5_3_IDLE_AND_VER_GEN> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_chbond_count_dec.v" in library work
Module <aurora_8b10b_v5_3_ERR_DETECT> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_channel_init_sm.v" in library work
Module <aurora_8b10b_v5_3_CHBOND_COUNT_DEC> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_channel_err_detect.v" in library work
Module <aurora_8b10b_v5_3_CHANNEL_INIT_SM> compiled
Compiling verilog file "../example_design/gt/aurora_8b10b_v5_3_tile.v" in library work
Module <aurora_8b10b_v5_3_CHANNEL_ERR_DETECT> compiled
Compiling verilog file "../3R_Custom/build/module_outport_encoder.v" in library work
Module <AURORA_8B10B_V5_3_TILE> compiled
Compiling verilog file "../3R_Custom/build/mkSepRouterAllocator.v" in library work
Module <module_outport_encoder_1> compiled
Compiling verilog file "../3R_Custom/build/mkOutPortFIFO.v" in library work
Module <mkSepRouterAllocator_1> compiled
Compiling verilog file "../3R_Custom/build/mkInputQueue.v" in library work
Module <mkOutPortFIFO_1> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_tx_ll.v" in library work
Module <mkInputQueue_1> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_rx_ll.v" in library work
Module <aurora_8b10b_v5_3_TX_LL> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_global_logic.v" in library work
Module <aurora_8b10b_v5_3_RX_LL> compiled
Compiling verilog file "../src/aurora_8b10b_v5_3_aurora_lane.v" in library work
Module <aurora_8b10b_v5_3_GLOBAL_LOGIC> compiled
Compiling verilog file "../example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v" in library work
Module <aurora_8b10b_v5_3_AURORA_LANE> compiled
Compiling verilog file "../3R_Custom/build/RegFileLoadSyn.v" in library work
Module <aurora_8b10b_v5_3_GTP_WRAPPER> compiled
Compiling verilog file "../3R_Custom/build/mkIQRouterCoreSimple.v" in library work
Module <RegFileLoadSyn_1> compiled
Compiling verilog file "../mkNetworkSimple_1.v" in library work
Module <mkIQRouterCoreSimple_1> compiled
Compiling verilog file "../example_design/clock_module/aurora_8b10b_v5_3_clock_module.v" in library work
Module <mkNetworkSimple_1> compiled
Compiling verilog file "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" in library work
Module <aurora_8b10b_v5_3_CLOCK_MODULE> compiled
Compiling verilog file "../example_design/aurora_8b10b_v5_3_reset_logic.v" in library work
Module <aurora_8b10b_v5_3_STANDARD_CC_MODULE> compiled
Compiling verilog file "../aurora_8b10b_v5_3.v" in library work
Module <aurora_8b10b_v5_3_RESET_LOGIC> compiled
Compiling verilog file "../aurora_Network_1.v" in library work
Module <aurora_8b10b_v5_3> compiled
Module <aurora_Network_1> compiled
No errors in compilation
Analysis of file <"aurora_Network_1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <aurora_Network_1> in library <work> with parameters.
	SIM_GTPRESET_SPEEDUP = "00000000000000000000000000000001"
	USE_CHIPSCOPE = "00000000000000000000000000000000"

Analyzing hierarchy for module <aurora_8b10b_v5_3_CLOCK_MODULE> in library <work> with parameters.
	CLK_PERIOD = 3.200000
	DIVIDE = "00000000000000000000000000000001"
	MULT = "00000000000000000000000000000010"
	OUT0_DIVIDE = "00000000000000000000000000000100"
	OUT1_DIVIDE = "00000000000000000000000000000010"
	OUT2_DIVIDE = "00000000000000000000000000000100"
	OUT3_DIVIDE = "00000000000000000000000000000010"

Analyzing hierarchy for module <aurora_8b10b_v5_3_STANDARD_CC_MODULE> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_RESET_LOGIC> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3> in library <work> with parameters.
	SIM_GTPRESET_SPEEDUP = "00000000000000000000000000000001"

Analyzing hierarchy for module <mkNetworkSimple_1> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_AURORA_LANE> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_GTP_WRAPPER> in library <work> with parameters.
	CHAN_BOND_LEVEL_0 = "00000000000000000000000000000000"
	CHAN_BOND_LEVEL_1 = "00000000000000000000000000000000"
	CHAN_BOND_MODE_0 = "OFF"
	CHAN_BOND_MODE_1 = "OFF"
	CLKINDC_B = "TRUE"
	SIM_GTPRESET_SPEEDUP = "00000000000000000000000000000001"
	SIM_MODE = "FAST"
	SIM_PLL_PERDIV2 = "101000000"

Analyzing hierarchy for module <aurora_8b10b_v5_3_GLOBAL_LOGIC> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_TX_LL> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_RX_LL> in library <work>.

Analyzing hierarchy for module <RegFileLoadSyn_1> in library <work> with parameters.
	addr_width = "00000000000000000000000000000011"
	binary = "00000000000000000000000000000000"
	data_width = "00000000000000000000000000000010"
	file = "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_1.hex"
	hi = "00000000000000000000000000000111"
	lo = "00000000000000000000000000000000"

Analyzing hierarchy for module <RegFileLoadSyn_1> in library <work> with parameters.
	addr_width = "00000000000000000000000000000011"
	binary = "00000000000000000000000000000000"
	data_width = "00000000000000000000000000000010"
	file = "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_2.hex"
	hi = "00000000000000000000000000000111"
	lo = "00000000000000000000000000000000"

Analyzing hierarchy for module <RegFileLoadSyn_1> in library <work> with parameters.
	addr_width = "00000000000000000000000000000011"
	binary = "00000000000000000000000000000000"
	data_width = "00000000000000000000000000000010"
	file = "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_0.hex"
	hi = "00000000000000000000000000000111"
	lo = "00000000000000000000000000000000"

Analyzing hierarchy for module <mkIQRouterCoreSimple_1> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_LANE_INIT_SM> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_CHBOND_COUNT_DEC> in library <work> with parameters.
	CHANNEL_BOND_LOAD_CODE = "100111"

Analyzing hierarchy for module <aurora_8b10b_v5_3_SYM_GEN> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_SYM_DEC> in library <work> with parameters.
	A_CHAR_0 = "0111"
	A_CHAR_1 = "1100"
	CC_CHAR_0 = "1111"
	CC_CHAR_1 = "0111"
	ECP_0 = "1111"
	ECP_1 = "1101"
	ECP_2 = "1111"
	ECP_3 = "1110"
	K_CHAR_0 = "1011"
	K_CHAR_1 = "1100"
	PAD_0 = "1001"
	PAD_1 = "1100"
	SCP_0 = "0101"
	SCP_1 = "1100"
	SCP_2 = "1111"
	SCP_3 = "1011"
	SPA_DATA_0 = "0010"
	SPA_DATA_1 = "1100"
	SPA_NEG_DATA_0 = "1101"
	SPA_NEG_DATA_1 = "0011"
	SP_DATA_0 = "0100"
	SP_DATA_1 = "1010"
	SP_NEG_DATA_0 = "1011"
	SP_NEG_DATA_1 = "0101"
	VER_DATA_0 = "1110"
	VER_DATA_1 = "1000"

Analyzing hierarchy for module <aurora_8b10b_v5_3_ERR_DETECT> in library <work>.

Analyzing hierarchy for module <AURORA_8B10B_V5_3_TILE> in library <work> with parameters.
	TILE_CHAN_BOND_LEVEL_0 = "00000000000000000000000000000000"
	TILE_CHAN_BOND_LEVEL_1 = "00000000000000000000000000000000"
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = "00000000000000000000000000000001"
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "101000000"

Analyzing hierarchy for module <aurora_8b10b_v5_3_CHANNEL_INIT_SM> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_IDLE_AND_VER_GEN> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_CHANNEL_ERR_DETECT> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_TX_LL_DATAPATH> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_TX_LL_CONTROL> in library <work>.

Analyzing hierarchy for module <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH> in library <work>.

Analyzing hierarchy for module <mkInputQueue_1> in library <work>.

Analyzing hierarchy for module <mkOutPortFIFO_1> in library <work>.

Analyzing hierarchy for module <mkSepRouterAllocator_1> in library <work>.

Analyzing hierarchy for module <module_outport_encoder_1> in library <work>.

Analyzing hierarchy for module <RegFile_1port_1> in library <work> with parameters.
	addr_width = "00000000000000000000000000000011"
	data_width = "00000000000000000000000000001111"
	depth = "00000000000000000000000000001000"

Analyzing hierarchy for module <mkRouterInputArbitersRoundRobin_1> in library <work>.

Analyzing hierarchy for module <mkRouterOutputArbitersRoundRobin_1> in library <work>.

Analyzing hierarchy for module <module_gen_grant_carry_1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <aurora_Network_1>.
	SIM_GTPRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	USE_CHIPSCOPE = 32'sb00000000000000000000000000000000
Module <aurora_Network_1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUFDS> in unit <aurora_Network_1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <IBUFDS> in unit <aurora_Network_1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUFDS> in unit <aurora_Network_1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IBUFDS> in unit <aurora_Network_1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IBUFDS> in unit <aurora_Network_1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUFDS> in unit <aurora_Network_1>.
Analyzing module <aurora_8b10b_v5_3_CLOCK_MODULE> in library <work>.
	CLK_PERIOD = 3.200000
	DIVIDE = 32'sb00000000000000000000000000000001
	MULT = 32'sb00000000000000000000000000000010
	OUT0_DIVIDE = 32'sb00000000000000000000000000000100
	OUT1_DIVIDE = 32'sb00000000000000000000000000000010
	OUT2_DIVIDE = 32'sb00000000000000000000000000000100
	OUT3_DIVIDE = 32'sb00000000000000000000000000000010
Module <aurora_8b10b_v5_3_CLOCK_MODULE> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKFBOUT_MULT =  2" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKIN1_PERIOD =  3.200000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT0_DIVIDE =  4" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT1_DIVIDE =  2" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT2_DIVIDE =  4" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT3_DIVIDE =  2" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "EN_REL =  FALSE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "REF_JITTER =  0.100000" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <pll_adv_i> in unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
Analyzing module <aurora_8b10b_v5_3_STANDARD_CC_MODULE> in library <work>.
WARNING:Xst:916 - "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" line 135: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" line 137: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" line 147: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" line 149: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" line 151: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_STANDARD_CC_MODULE> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_RESET_LOGIC> in library <work>.
Module <aurora_8b10b_v5_3_RESET_LOGIC> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <init_clk_ibufg_i> in unit <aurora_8b10b_v5_3_RESET_LOGIC>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <init_clk_ibufg_i> in unit <aurora_8b10b_v5_3_RESET_LOGIC>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <init_clk_ibufg_i> in unit <aurora_8b10b_v5_3_RESET_LOGIC>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <init_clk_ibufg_i> in unit <aurora_8b10b_v5_3_RESET_LOGIC>.
Analyzing module <aurora_8b10b_v5_3> in library <work>.
	SIM_GTPRESET_SPEEDUP = 32'sb00000000000000000000000000000001
Module <aurora_8b10b_v5_3> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_AURORA_LANE> in library <work>.
Module <aurora_8b10b_v5_3_AURORA_LANE> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_LANE_INIT_SM> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_lane_init_sm.v" line 251: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_lane_init_sm.v" line 254: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_lane_init_sm.v" line 255: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_lane_init_sm.v" line 256: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_lane_init_sm.v" line 257: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_LANE_INIT_SM> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <lane_up_flop_i> in unit <aurora_8b10b_v5_3_LANE_INIT_SM>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <RESET_DONE> in unit <aurora_8b10b_v5_3_LANE_INIT_SM>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <RESET_LISM> in unit <aurora_8b10b_v5_3_LANE_INIT_SM>.
Analyzing module <aurora_8b10b_v5_3_CHBOND_COUNT_DEC> in library <work>.
	CHANNEL_BOND_LOAD_CODE = 6'b100111
Module <aurora_8b10b_v5_3_CHBOND_COUNT_DEC> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_SYM_GEN> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_gen.v" line 185: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_gen.v" line 186: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_gen.v" line 187: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_gen.v" line 188: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_gen.v" line 189: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_SYM_GEN> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_SYM_DEC> in library <work>.
	A_CHAR_0 = 4'b0111
	A_CHAR_1 = 4'b1100
	CC_CHAR_0 = 4'b1111
	CC_CHAR_1 = 4'b0111
	ECP_0 = 4'b1111
	ECP_1 = 4'b1101
	ECP_2 = 4'b1111
	ECP_3 = 4'b1110
	K_CHAR_0 = 4'b1011
	K_CHAR_1 = 4'b1100
	PAD_0 = 4'b1001
	PAD_1 = 4'b1100
	SCP_0 = 4'b0101
	SCP_1 = 4'b1100
	SCP_2 = 4'b1111
	SCP_3 = 4'b1011
	SPA_DATA_0 = 4'b0010
	SPA_DATA_1 = 4'b1100
	SPA_NEG_DATA_0 = 4'b1101
	SPA_NEG_DATA_1 = 4'b0011
	SP_DATA_0 = 4'b0100
	SP_DATA_1 = 4'b1010
	SP_NEG_DATA_0 = 4'b1011
	SP_NEG_DATA_1 = 4'b0101
	VER_DATA_0 = 4'b1110
	VER_DATA_1 = 4'b1000
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_dec.v" line 222: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_dec.v" line 223: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_dec.v" line 224: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_dec.v" line 230: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_sym_dec.v" line 237: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_SYM_DEC> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_ERR_DETECT> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_err_detect.v" line 141: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_err_detect.v" line 142: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_err_detect.v" line 146: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_err_detect.v" line 147: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_err_detect.v" line 153: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_ERR_DETECT> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_GTP_WRAPPER> in library <work>.
	CHAN_BOND_LEVEL_0 = 32'sb00000000000000000000000000000000
	CHAN_BOND_LEVEL_1 = 32'sb00000000000000000000000000000000
	CHAN_BOND_MODE_0 = "OFF"
	CHAN_BOND_MODE_1 = "OFF"
	CLKINDC_B = "TRUE"
	SIM_GTPRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	SIM_MODE = "FAST"
	SIM_PLL_PERDIV2 = 9'b101000000
Module <aurora_8b10b_v5_3_GTP_WRAPPER> is correct for synthesis.
 
Analyzing module <AURORA_8B10B_V5_3_TILE> in library <work>.
	TILE_CHAN_BOND_LEVEL_0 = 32'sb00000000000000000000000000000000
	TILE_CHAN_BOND_LEVEL_1 = 32'sb00000000000000000000000000000000
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = 9'b101000000
Module <AURORA_8B10B_V5_3_TILE> is correct for synthesis.
 
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_MODE_0 =  OFF" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_MODE_1 =  OFF" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0101111100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0101111100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0001" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0001" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK25_DIVIDER =  10" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_CORRECT_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  32" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  32" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  28" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  28" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0111110111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0111110111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0111110111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0111110111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0100000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0100000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  1111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  0011" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0100000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0100000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0100000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0100000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  1111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  001" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  001" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "OOB_CLK_DIVIDER =  6" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PCS_COM_CFG =  1680A0E" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_DIVSEL_FB =  2" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_TXDIVSEL_COMM_OUT =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6C07640" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6C07640" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PMA_RX_CFG_0 =  09F0088" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PMA_RX_CFG_1 =  09F0088" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RCV_TERM_MID_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RCV_TERM_MID_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SIM_GTPRESET_SPEEDUP =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SIM_MODE =  FAST" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SIM_PLL_PERDIV2 =  140" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  003C" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  003C" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  0019" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  0019" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  0064" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  0064" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TXRX_INVERT_0 =  00000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TXRX_INVERT_1 =  00000" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_DIFF_BOOST_0 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_DIFF_BOOST_1 =  TRUE" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_SYNC_FILTERB =  1" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <gtp_dual_i> in unit <AURORA_8B10B_V5_3_TILE>.
Analyzing module <aurora_8b10b_v5_3_GLOBAL_LOGIC> in library <work>.
Module <aurora_8b10b_v5_3_GLOBAL_LOGIC> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_CHANNEL_INIT_SM> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_init_sm.v" line 197: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_init_sm.v" line 198: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_init_sm.v" line 199: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_init_sm.v" line 203: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_init_sm.v" line 204: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_CHANNEL_INIT_SM> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <reset_lanes_flop_i> in unit <aurora_8b10b_v5_3_CHANNEL_INIT_SM>.
Analyzing module <aurora_8b10b_v5_3_IDLE_AND_VER_GEN> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v" line 149: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v" line 181: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v" line 182: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v" line 183: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v" line 201: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_IDLE_AND_VER_GEN> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <lfsr_last_flop_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <lfsr_taps_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0000" for instance <ver_counter_0_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0000" for instance <ver_counter_1_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_v_flop_0_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_v_flop_1_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_a_flop_0_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_k_flop_0_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_k_flop_1_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_r_flop_0_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_r_flop_1_i> in unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
Analyzing module <aurora_8b10b_v5_3_CHANNEL_ERR_DETECT> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_err_detect.v" line 135: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_err_detect.v" line 136: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_err_detect.v" line 148: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_err_detect.v" line 159: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_channel_err_detect.v" line 163: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_CHANNEL_ERR_DETECT> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_TX_LL> in library <work>.
Module <aurora_8b10b_v5_3_TX_LL> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_TX_LL_DATAPATH> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_datapath.v" line 157: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_datapath.v" line 160: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_datapath.v" line 161: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_datapath.v" line 172: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_datapath.v" line 177: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_TX_LL_DATAPATH> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_TX_LL_CONTROL> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_control.v" line 196: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_control.v" line 215: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_control.v" line 216: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_control.v" line 217: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_tx_ll_control.v" line 218: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_TX_LL_CONTROL> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_cc_flop_0_i> in unit <aurora_8b10b_v5_3_TX_LL_CONTROL>.
Analyzing module <aurora_8b10b_v5_3_RX_LL> in library <work>.
Module <aurora_8b10b_v5_3_RX_LL> is correct for synthesis.
 
Analyzing module <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH> in library <work>.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" line 160: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" line 165: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" line 167: Delay is ignored for synthesis.
WARNING:Xst:916 - "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" line 172: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH> is correct for synthesis.
 
Analyzing module <mkNetworkSimple_1> in library <work>.
Module <mkNetworkSimple_1> is correct for synthesis.
 
Analyzing module <RegFileLoadSyn_1.1> in library <work>.
	addr_width = 32'b00000000000000000000000000000011
	binary = 32'b00000000000000000000000000000000
	data_width = 32'b00000000000000000000000000000010
	file = "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_1.hex"
	hi = 32'b00000000000000000000000000000111
	lo = 32'b00000000000000000000000000000000
INFO:Xst:2546 - "../3R_Custom/build/RegFileLoadSyn.v" line 59: reading initialization file "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_1.hex".
WARNING:Xst:2319 - "../3R_Custom/build/RegFileLoadSyn.v" line 59: Signal arr in initial block is partially initialized. The initialization will be ignored.
Module <RegFileLoadSyn_1.1> is correct for synthesis.
 
Analyzing module <RegFileLoadSyn_1.2> in library <work>.
	addr_width = 32'b00000000000000000000000000000011
	binary = 32'b00000000000000000000000000000000
	data_width = 32'b00000000000000000000000000000010
	file = "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_2.hex"
	hi = 32'b00000000000000000000000000000111
	lo = 32'b00000000000000000000000000000000
INFO:Xst:2546 - "../3R_Custom/build/RegFileLoadSyn.v" line 59: reading initialization file "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_2.hex".
WARNING:Xst:2319 - "../3R_Custom/build/RegFileLoadSyn.v" line 59: Signal arr in initial block is partially initialized. The initialization will be ignored.
Module <RegFileLoadSyn_1.2> is correct for synthesis.
 
Analyzing module <RegFileLoadSyn_1.3> in library <work>.
	addr_width = 32'b00000000000000000000000000000011
	binary = 32'b00000000000000000000000000000000
	data_width = 32'b00000000000000000000000000000010
	file = "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_0.hex"
	hi = 32'b00000000000000000000000000000111
	lo = 32'b00000000000000000000000000000000
INFO:Xst:2546 - "../3R_Custom/build/RegFileLoadSyn.v" line 59: reading initialization file "customa7a54ec6eb873981e3716cfb5fb7eba1_8RTs_2VCs_8BD_10DW_SepIFRoundRobinAlloc_routing_0.hex".
WARNING:Xst:2319 - "../3R_Custom/build/RegFileLoadSyn.v" line 59: Signal arr in initial block is partially initialized. The initialization will be ignored.
Module <RegFileLoadSyn_1.3> is correct for synthesis.
 
Analyzing module <mkIQRouterCoreSimple_1> in library <work>.
Module <mkIQRouterCoreSimple_1> is correct for synthesis.
 
Analyzing module <mkInputQueue_1> in library <work>.
Module <mkInputQueue_1> is correct for synthesis.
 
Analyzing module <RegFile_1port_1> in library <work>.
	addr_width = 32'b00000000000000000000000000000011
	data_width = 32'b00000000000000000000000000001111
	depth = 32'sb00000000000000000000000000001000
Module <RegFile_1port_1> is correct for synthesis.
 
WARNING:Xst:37 - Detected unknown constraint/property "TEMPLATE". This constraint/property is not supported by the current software release and will be ignored.
Analyzing module <mkOutPortFIFO_1> in library <work>.
Module <mkOutPortFIFO_1> is correct for synthesis.
 
Analyzing module <mkSepRouterAllocator_1> in library <work>.
Module <mkSepRouterAllocator_1> is correct for synthesis.
 
Analyzing module <mkRouterInputArbitersRoundRobin_1> in library <work>.
Module <mkRouterInputArbitersRoundRobin_1> is correct for synthesis.
 
Analyzing module <module_gen_grant_carry_1> in library <work>.
Module <module_gen_grant_carry_1> is correct for synthesis.
 
Analyzing module <mkRouterOutputArbitersRoundRobin_1> in library <work>.
Module <mkRouterOutputArbitersRoundRobin_1> is correct for synthesis.
 
Analyzing module <module_outport_encoder_1> in library <work>.
Module <module_outport_encoder_1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <CHANNEL_BOND_LOAD> in unit <aurora_8b10b_v5_3_CHBOND_COUNT_DEC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inPortVL> in unit <mkIQRouterCoreSimple_1> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inPortVL_1> in unit <mkIQRouterCoreSimple_1> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inPortVL_2> in unit <mkIQRouterCoreSimple_1> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lockedVL> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lockedVL_1> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lockedVL_2> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_0> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_0_1> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_0_2> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_1> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_1_1> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_1_2> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_2> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_2_1> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selectedIO_reg_2_2> in unit <mkIQRouterCoreSimple_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_0> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_0_1> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_0_2> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_1> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_1_1> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_1_2> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_2> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_2_1> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <as_inputArbGrants_reg_2_2> in unit <mkSepRouterAllocator_1> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <aurora_8b10b_v5_3_STANDARD_CC_MODULE>.
    Related source file is "../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <DO_CC>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_24d_flop_r>.
    Found 23-bit register for signal <count_24d_srl_r>.
    Found 10-bit register for signal <prepare_count_r>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_STANDARD_CC_MODULE> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_CHBOND_COUNT_DEC>.
    Related source file is "../src/aurora_8b10b_v5_3_chbond_count_dec.v".
Unit <aurora_8b10b_v5_3_CHBOND_COUNT_DEC> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_SYM_GEN>.
    Related source file is "../src/aurora_8b10b_v5_3_sym_gen.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <TX_DATA>.
    Found 2-bit register for signal <TX_CHAR_IS_K>.
    Found 1-bit register for signal <gen_a_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_ecp_r>.
    Found 1-bit register for signal <gen_k_fsm_r>.
    Found 2-bit register for signal <gen_k_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 2-bit register for signal <gen_r_r>.
    Found 1-bit register for signal <gen_scp_r>.
    Found 2-bit register for signal <gen_sp_data_r>.
    Found 2-bit register for signal <gen_spa_data_r>.
    Found 2-bit register for signal <gen_v_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Summary:
	inferred  51 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_SYM_GEN> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_SYM_DEC>.
    Related source file is "../src/aurora_8b10b_v5_3_sym_dec.v".
    Register <prev_beat_sp_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <prev_beat_spa_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <prev_beat_v_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <rx_scp_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <rx_spa_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <prev_beat_spa_d_r<3>> equivalent to <got_a_d_r<3>> has been removed
    Register <rx_pad_d_r<1>> equivalent to <got_a_d_r<3>> has been removed
    Register <rx_spa_d_r<3>> equivalent to <got_a_d_r<3>> has been removed
    Register <prev_beat_spa_d_r<0>> equivalent to <prev_beat_sp_d_r<0>> has been removed
    Register <prev_beat_v_d_r<0>> equivalent to <prev_beat_sp_d_r<0>> has been removed
    Register <rx_sp_d_r<2>> equivalent to <prev_beat_sp_d_r<2>> has been removed
    Register <rx_sp_d_r<3>> equivalent to <prev_beat_sp_d_r<3>> has been removed
    Register <rx_spa_d_r<2>> equivalent to <prev_beat_spa_d_r<2>> has been removed
    Register <rx_v_d_r<2>> equivalent to <prev_beat_v_d_r<2>> has been removed
    Register <rx_v_d_r<3>> equivalent to <prev_beat_v_d_r<3>> has been removed
    Register <rx_ecp_d_r<0>> equivalent to <rx_cc_r<0>> has been removed
    Register <rx_ecp_d_r<2>> equivalent to <rx_cc_r<2>> has been removed
    Register <rx_scp_d_r<2>> equivalent to <rx_cc_r<2>> has been removed
    Found 1-bit register for signal <RX_SCP>.
    Found 1-bit register for signal <RX_ECP>.
    Found 1-bit register for signal <RX_SPA>.
    Found 1-bit register for signal <RX_SP>.
    Found 1-bit register for signal <RX_NEG>.
    Found 1-bit register for signal <RX_PAD>.
    Found 2-bit register for signal <GOT_A>.
    Found 16-bit register for signal <RX_PE_DATA>.
    Found 1-bit register for signal <RX_PE_DATA_V>.
    Found 1-bit register for signal <GOT_V>.
    Found 1-bit register for signal <RX_CC>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 4-bit register for signal <got_a_d_r>.
    Found 1-bit register for signal <left_aligned_r>.
    Found 1-bit register for signal <prev_beat_sp_d_r<0>>.
    Found 2-bit register for signal <prev_beat_sp_d_r<2:3>>.
    Found 1-bit register for signal <prev_beat_sp_r>.
    Found 1-bit register for signal <prev_beat_spa_d_r<2>>.
    Found 1-bit register for signal <prev_beat_spa_r>.
    Found 2-bit register for signal <prev_beat_v_d_r<2:3>>.
    Found 1-bit register for signal <prev_beat_v_r>.
    Found 4-bit register for signal <rx_cc_r>.
    Found 1-bit register for signal <rx_ecp_d_r<1>>.
    Found 1-bit register for signal <rx_ecp_d_r<3>>.
    Found 1-bit register for signal <rx_pad_d_r<0>>.
    Found 2-bit register for signal <rx_pe_control_r>.
    Found 16-bit register for signal <rx_pe_data_r>.
    Found 1-bit register for signal <rx_scp_d_r<0>>.
    Found 1-bit register for signal <rx_scp_d_r<3>>.
    Found 2-bit register for signal <rx_sp_d_r<0:1>>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 1-bit register for signal <rx_spa_d_r<0>>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 2-bit register for signal <rx_v_d_r<0:1>>.
    Found 2-bit register for signal <word_aligned_control_bits_r>.
    Found 16-bit register for signal <word_aligned_data_r>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_SYM_DEC> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_ERR_DETECT>.
    Related source file is "../src/aurora_8b10b_v5_3_err_detect.v".
    Found 1-bit register for signal <HARD_ERR>.
    Found 1-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <bucket_full_r>.
    Found 2-bit register for signal <count_r>.
    Found 2-bit register for signal <good_count_r>.
    Found 1-bit register for signal <hard_err_flop_r>.
    Found 1-bit register for signal <soft_err_flop_r>.
    Found 2-bit register for signal <soft_err_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_ERR_DETECT> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_CHANNEL_ERR_DETECT>.
    Related source file is "../src/aurora_8b10b_v5_3_channel_err_detect.v".
    Found 1-bit register for signal <RESET_CHANNEL>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR>.
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <soft_err_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_CHANNEL_ERR_DETECT> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_TX_LL_DATAPATH>.
    Related source file is "../src/aurora_8b10b_v5_3_tx_ll_datapath.v".
    Found 16-bit register for signal <TX_PE_DATA>.
    Found 1-bit register for signal <TX_PE_DATA_V>.
    Found 1-bit register for signal <GEN_PAD>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <storage_pad_r>.
    Found 16-bit register for signal <storage_r>.
    Found 1-bit register for signal <storage_v_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_TX_LL_DATAPATH> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH>.
    Related source file is "../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v".
    Found 1-bit register for signal <RX_REM<0>>.
    Found 1-bit register for signal <RX_SRC_RDY_N>.
    Found 1-bit register for signal <RX_EOF_N>.
    Found 16-bit register for signal <RX_D>.
    Found 1-bit register for signal <RX_SOF_N>.
    Found 1-bit register for signal <FRAME_ERR>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <pad_in_storage_r>.
    Found 1-bit register for signal <sof_in_storage_r>.
    Found 16-bit register for signal <storage_r>.
    Found 1-bit register for signal <storage_v_r>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH> synthesized.


Synthesizing Unit <RegFileLoadSyn_1_1>.
    Related source file is "../3R_Custom/build/RegFileLoadSyn.v".
    Found 8x2-bit dual-port RAM <Mram_arr> for signal <arr>.
    Summary:
	inferred   1 RAM(s).
Unit <RegFileLoadSyn_1_1> synthesized.


Synthesizing Unit <RegFileLoadSyn_1_2>.
    Related source file is "../3R_Custom/build/RegFileLoadSyn.v".
    Found 8x2-bit dual-port RAM <Mram_arr> for signal <arr>.
    Summary:
	inferred   1 RAM(s).
Unit <RegFileLoadSyn_1_2> synthesized.


Synthesizing Unit <RegFileLoadSyn_1_3>.
    Related source file is "../3R_Custom/build/RegFileLoadSyn.v".
    Found 8x2-bit dual-port RAM <Mram_arr> for signal <arr>.
    Summary:
	inferred   1 RAM(s).
Unit <RegFileLoadSyn_1_3> synthesized.


Synthesizing Unit <mkOutPortFIFO_1>.
    Related source file is "../3R_Custom/build/mkOutPortFIFO.v".
WARNING:Xst:646 - Signal <outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit 8-to-1 multiplexer for signal <first>.
    Found 3-bit comparator equal for signal <IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d32$cmp_eq0000> created at line 409.
    Found 3-bit comparator equal for signal <IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40$cmp_eq0000> created at line 413.
    Found 4-bit addsub for signal <IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47$share0000> created at line 418.
    Found 3-bit comparator equal for signal <IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23$cmp_eq0000> created at line 424.
    Found 3-bit adder for signal <IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d31$addsub0000> created at line 429.
    Found 3-bit comparator equal for signal <IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d31$cmp_eq0000> created at line 429.
    Found 1-bit register for signal <outPortFIFO_ifc_fifo_almost_full>.
    Found 64-bit register for signal <outPortFIFO_ifc_fifo_deq_cnt>.
    Found 1-bit register for signal <outPortFIFO_ifc_fifo_empty>.
    Found 64-bit register for signal <outPortFIFO_ifc_fifo_enq_cnt>.
    Found 1-bit register for signal <outPortFIFO_ifc_fifo_full>.
    Found 3-bit register for signal <outPortFIFO_ifc_fifo_head>.
    Found 3-bit adder for signal <outPortFIFO_ifc_fifo_head_PLUS_1___d111>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_1>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_2>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_3>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_4>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_5>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_6>.
    Found 2-bit register for signal <outPortFIFO_ifc_fifo_mem_7>.
    Found 4-bit register for signal <outPortFIFO_ifc_fifo_size_cnt>.
    Found 3-bit register for signal <outPortFIFO_ifc_fifo_tail>.
    Found 3-bit adder for signal <outPortFIFO_ifc_fifo_tail_PLUS_1___d110>.
    Found 64-bit adder for signal <x__h1275>.
    Found 64-bit adder for signal <x__h2099>.
    Summary:
	inferred 157 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mkOutPortFIFO_1> synthesized.


Synthesizing Unit <module_outport_encoder_1>.
    Related source file is "../3R_Custom/build/module_outport_encoder.v".
Unit <module_outport_encoder_1> synthesized.


Synthesizing Unit <RegFile_1port_1>.
    Related source file is "../3R_Custom/build/RegFile_1port.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x15-bit dual-port RAM <Mram_arr> for signal <arr>.
    Summary:
	inferred   1 RAM(s).
Unit <RegFile_1port_1> synthesized.


Synthesizing Unit <module_gen_grant_carry_1>.
    Related source file is "../3R_Custom/build/module_gen_grant_carry.v".
Unit <module_gen_grant_carry_1> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_CLOCK_MODULE>.
    Related source file is "../example_design/clock_module/aurora_8b10b_v5_3_clock_module.v".
WARNING:Xst:646 - Signal <clkout3_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clkout2_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <aurora_8b10b_v5_3_CLOCK_MODULE> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_RESET_LOGIC>.
    Related source file is "../example_design/aurora_8b10b_v5_3_reset_logic.v".
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Found 5-bit register for signal <debounce_tx_lock_r>.
    Found 4-bit register for signal <reset_debounce_r>.
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_RESET_LOGIC> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_RX_LL>.
    Related source file is "../src/aurora_8b10b_v5_3_rx_ll.v".
Unit <aurora_8b10b_v5_3_RX_LL> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_LANE_INIT_SM>.
    Related source file is "../src/aurora_8b10b_v5_3_lane_init_sm.v".
    Register <tx_reset_r> equivalent to <rx_reset_r> has been removed
    Found 1-bit register for signal <ENABLE_ERR_DETECT>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit xor2 for signal <change_in_state_c>.
    Found 1-bit register for signal <comma_over_two_cycles_r>.
    Found 1-bit xor2 for signal <comma_over_two_cycles_r$xor0000> created at line 437.
    Found 8-bit up counter for signal <counter1_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <odd_word_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <prev_char_was_comma_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 1-bit register for signal <reset_lism_r1>.
    Found 1-bit register for signal <reset_lism_r2>.
    Found 1-bit register for signal <rst_r>.
    Found 2-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <rx_reset_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  72 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_LANE_INIT_SM> synthesized.


Synthesizing Unit <AURORA_8B10B_V5_3_TILE>.
    Related source file is "../example_design/gt/aurora_8b10b_v5_3_tile.v".
WARNING:Xst:1780 - Signal <txdata1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txdata0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <serialloopback1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <serialloopback0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxenelecidleresetb_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxelecidlereset1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxelecidlereset0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxelecidle1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxelecidle0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxdata1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxdata0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <resetdone1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <resetdone0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <loopback1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <loopback0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <AURORA_8B10B_V5_3_TILE> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_CHANNEL_INIT_SM>.
    Related source file is "../src/aurora_8b10b_v5_3_channel_init_sm.v".
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GOT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 1-bit register for signal <START_RX>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 1-bit xor2 for signal <bad_v_r$xor0000> created at line 318.
    Found 8-bit up counter for signal <free_count_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 1-bit register for signal <ready_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 32-bit register for signal <v_count_r>.
    Found 1-bit register for signal <verify_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  67 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_CHANNEL_INIT_SM> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN>.
    Related source file is "../src/aurora_8b10b_v5_3_idle_and_ver_gen.v".
    Found 4-bit down counter for signal <downcounter_r>.
    Found 1-bit register for signal <gen_ver_word_2_r>.
    Found 4-bit register for signal <lfsr_shift_register_r>.
    Found 1-bit xor2 for signal <lfsr_taps_c$xor0000> created at line 160.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_TX_LL_CONTROL>.
    Related source file is "../src/aurora_8b10b_v5_3_tx_ll_control.v".
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <channel_full_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <GEN_SCP>.
    Found 1-bit register for signal <GEN_ECP>.
    Found 1-bit register for signal <TX_DST_RDY_N>.
    Found 1-bit register for signal <data_eof_1_r>.
    Found 1-bit register for signal <data_eof_2_r>.
    Found 1-bit register for signal <data_eof_3_r>.
    Found 1-bit register for signal <data_r>.
    Found 1-bit register for signal <do_cc_r>.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <sof_data_eof_1_r>.
    Found 1-bit register for signal <sof_data_eof_2_r>.
    Found 1-bit register for signal <sof_data_eof_3_r>.
    Found 1-bit register for signal <sof_r>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <aurora_8b10b_v5_3_TX_LL_CONTROL> synthesized.


Synthesizing Unit <mkInputQueue_1>.
    Related source file is "../3R_Custom/build/mkInputQueue.v".
    Found 3-bit register for signal <inputQueue_ifc_mf_ifc_heads>.
    Found 3-bit adder for signal <inputQueue_ifc_mf_ifc_new_head$wget>.
    Found 3-bit adder for signal <inputQueue_ifc_mf_ifc_new_tail$wget>.
    Found 1-bit register for signal <inputQueue_ifc_mf_ifc_not_empty>.
    Found 1-bit register for signal <inputQueue_ifc_mf_ifc_not_full>.
    Found 3-bit comparator equal for signal <inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28$cmp_eq0000> created at line 196.
    Found 3-bit register for signal <inputQueue_ifc_mf_ifc_tails>.
    Found 3-bit comparator equal for signal <inputQueue_ifc_mf_ifc_wrFIFO_whas_AND_inputQue_ETC___d20$cmp_eq0000> created at line 198.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mkInputQueue_1> synthesized.


Synthesizing Unit <mkRouterInputArbitersRoundRobin_1>.
    Related source file is "../3R_Custom/build/mkRouterInputArbitersRoundRobin.v".
WARNING:Xst:646 - Signal <ab__h6941<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab__h3361<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab__h10521<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <ias_0_token>.
    Found 3-bit register for signal <ias_1_token>.
    Found 3-bit register for signal <ias_2_token>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mkRouterInputArbitersRoundRobin_1> synthesized.


Synthesizing Unit <mkRouterOutputArbitersRoundRobin_1>.
    Related source file is "../3R_Custom/build/mkRouterOutputArbitersRoundRobin.v".
WARNING:Xst:646 - Signal <ab__h6941<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab__h3361<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab__h10521<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <oas_0_token>.
    Found 3-bit register for signal <oas_1_token>.
    Found 3-bit register for signal <oas_2_token>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mkRouterOutputArbitersRoundRobin_1> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_AURORA_LANE>.
    Related source file is "../src/aurora_8b10b_v5_3_aurora_lane.v".
WARNING:Xst:646 - Signal <rx_cc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <aurora_8b10b_v5_3_AURORA_LANE> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_GTP_WRAPPER>.
    Related source file is "../example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v".
WARNING:Xst:1305 - Output <CHBONDDONE_OUT_unused> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <TXOUTCLK2_OUT> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CHBONDDONE_OUT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RXRECCLK1_OUT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RXRECCLK2_OUT> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_txbufstatus_unused_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_txbufstatus_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rxbufstatus_unused_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rxbufstatus_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chbondo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chbondi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TXOUTCLK1_OUT_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <aurora_8b10b_v5_3_GTP_WRAPPER> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_GLOBAL_LOGIC>.
    Related source file is "../src/aurora_8b10b_v5_3_global_logic.v".
Unit <aurora_8b10b_v5_3_GLOBAL_LOGIC> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3_TX_LL>.
    Related source file is "../src/aurora_8b10b_v5_3_tx_ll.v".
Unit <aurora_8b10b_v5_3_TX_LL> synthesized.


Synthesizing Unit <mkSepRouterAllocator_1>.
    Related source file is "../3R_Custom/build/mkSepRouterAllocator.v".
Unit <mkSepRouterAllocator_1> synthesized.


Synthesizing Unit <aurora_8b10b_v5_3>.
    Related source file is "../aurora_8b10b_v5_3.v".
WARNING:Xst:646 - Signal <tx_buf_err_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_gnd_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_realign_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_not_in_table_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_disp_err_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_clk_cor_cnt_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_char_is_k_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_char_is_comma_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_buf_err_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rx_rec2_clk_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rx_rec1_clk_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <open_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel_bond_load_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_bond_done_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_bond_done_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch_bond_done_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TX1P_OUT_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TX1N_OUT_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RX1P_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <RX1N_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <aurora_8b10b_v5_3> synthesized.


Synthesizing Unit <mkIQRouterCoreSimple_1>.
    Related source file is "../3R_Custom/build/mkIQRouterCoreSimple.v".
WARNING:Xst:647 - Input <EN_in_ports_0_getNonFullVCs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_out_ports_2_getFlit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_out_ports_1_getFlit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_out_ports_0_getFlit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <out_ports_1_putNonFullVCs_nonFullVCs<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_in_ports_1_getNonFullVCs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <out_ports_0_putNonFullVCs_nonFullVCs<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_in_ports_2_getNonFullVCs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <out_ports_2_putNonFullVCs_nonFullVCs<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <selectedIO_reg_2_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_2_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_1_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_1_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_0_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_0_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selectedIO_reg_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lockedVL_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lockedVL_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lockedVL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inPortVL_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inPortVL_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inPortVL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IF_IF_outport_encoder_8_BIT_2_9_THEN_NOT_outpo_ETC___d354> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IF_IF_outport_encoder_8_BIT_2_9_THEN_IF_outpor_ETC___d356> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IF_IF_outport_encoder_8_BIT_2_9_THEN_IF_outpor_ETC___d355> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <active_in__h18004> of Case statement line 971 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <active_in__h18004> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <active_in__h18705> of Case statement line 1007 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <active_in__h18705> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <active_in__h18004>.
    Using one-hot encoding for signal <active_in__h18705>.
Unit <mkIQRouterCoreSimple_1> synthesized.


Synthesizing Unit <mkNetworkSimple_1>.
    Related source file is "../mkNetworkSimple_1.v".
Unit <mkNetworkSimple_1> synthesized.


Synthesizing Unit <aurora_Network_1>.
    Related source file is "../aurora_Network_1.v".
WARNING:Xst:1306 - Output <recv_ports_info_1_getRecvPortID> is never assigned.
WARNING:Xst:1306 - Output <recv_ports_info_2_getRecvPortID> is never assigned.
WARNING:Xst:1306 - Output <recv_ports_info_0_getRecvPortID> is never assigned.
WARNING:Xst:1780 - Signal <tx_lock_out_i_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_gnd_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <send_ports_4_getNonFullVCs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <send_ports_3_getNonFullVCs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_src_rdy_n_i_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_src_rdy_n_i_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_rem_i_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_rem_i_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_eof_n_i_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_eof_n_i_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <recv_ports_info_4_getRecvPortID> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <recv_ports_info_3_getRecvPortID> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <err_count_i> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 8-bit register for signal <ERR_COUNT>.
    Found 1-bit register for signal <FRAME_ERR>.
    Found 1-bit register for signal <HARD_ERR>.
    Found 1-bit register for signal <LANE_UP>.
    Found 1-bit register for signal <SOFT_ERR>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <aurora_Network_1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 8x15-bit dual-port RAM                                : 9
 8x2-bit dual-port RAM                                 : 9
# Adders/Subtractors                                   : 45
 3-bit adder                                           : 36
 4-bit addsub                                          : 9
# Counters                                             : 6
 4-bit down counter                                    : 2
 8-bit up counter                                      : 4
# Registers                                            : 560
 1-bit register                                        : 364
 10-bit register                                       : 1
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 24
 2-bit register                                        : 90
 23-bit register                                       : 1
 3-bit register                                        : 56
 32-bit register                                       : 2
 4-bit register                                        : 15
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 36
 3-bit comparator equal                                : 36
# Multiplexers                                         : 9
 2-bit 8-to-1 multiplexer                              : 9
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_7> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_6> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_5> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_4> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_3> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_2> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_1> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ERR_COUNT_0> (without init value) has a constant value of 0 in block <aurora_Network_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ERR_COUNT<0:-1>> (without init value) have a constant value of 0 in block <aurora_Network_1>.

Synthesizing (advanced) Unit <RegFileLoadSyn_1_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <ADDR_IN>       |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     addrB          | connected to signal <ADDR_1>        |          |
    |     doB            | connected to signal <D_OUT_1>       |          |
    -----------------------------------------------------------------------
Unit <RegFileLoadSyn_1_1> synthesized (advanced).

Synthesizing (advanced) Unit <RegFileLoadSyn_1_2>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <ADDR_IN>       |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     addrB          | connected to signal <ADDR_1>        |          |
    |     doB            | connected to signal <D_OUT_1>       |          |
    -----------------------------------------------------------------------
Unit <RegFileLoadSyn_1_2> synthesized (advanced).

Synthesizing (advanced) Unit <RegFileLoadSyn_1_3>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <ADDR_IN>       |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     addrB          | connected to signal <ADDR_1>        |          |
    |     doB            | connected to signal <D_OUT_1>       |          |
    -----------------------------------------------------------------------
Unit <RegFileLoadSyn_1_3> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile_1port_1>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 15-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR_IN>       |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 15-bit                     |          |
    |     addrB          | connected to signal <ADDR_OUT>      |          |
    |     doB            | connected to signal <D_OUT>         |          |
    -----------------------------------------------------------------------
Unit <RegFile_1port_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 8x15-bit dual-port distributed RAM                    : 9
 8x2-bit dual-port distributed RAM                     : 9
# Adders/Subtractors                                   : 45
 3-bit adder                                           : 36
 4-bit addsub                                          : 9
# Counters                                             : 6
 4-bit down counter                                    : 2
 8-bit up counter                                      : 4
# Registers                                            : 1331
 Flip-Flops                                            : 1331
# Comparators                                          : 36
 3-bit comparator equal                                : 36
# Multiplexers                                         : 9
 2-bit 8-to-1 multiplexer                              : 9
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <aurora_Network_1> ...

Optimizing unit <aurora_8b10b_v5_3_STANDARD_CC_MODULE> ...

Optimizing unit <aurora_8b10b_v5_3_SYM_GEN> ...

Optimizing unit <aurora_8b10b_v5_3_SYM_DEC> ...

Optimizing unit <aurora_8b10b_v5_3_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_v5_3_TX_LL_DATAPATH> ...

Optimizing unit <aurora_8b10b_v5_3_RX_LL_PDU_DATAPATH> ...

Optimizing unit <mkOutPortFIFO_1> ...

Optimizing unit <aurora_8b10b_v5_3_RESET_LOGIC> ...

Optimizing unit <aurora_8b10b_v5_3_LANE_INIT_SM> ...

Optimizing unit <aurora_8b10b_v5_3_CHANNEL_INIT_SM> ...

Optimizing unit <aurora_8b10b_v5_3_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora_8b10b_v5_3_TX_LL_CONTROL> ...

Optimizing unit <mkRouterInputArbitersRoundRobin_1> ...

Optimizing unit <mkRouterOutputArbitersRoundRobin_1> ...

Optimizing unit <mkInputQueue_1> ...

Optimizing unit <mkIQRouterCoreSimple_1> ...

Optimizing unit <mkNetworkSimple_1> ...
WARNING:Xst:2677 - Node <standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_CC> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PAD> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/rx_cc_r_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/rx_cc_r_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_CC> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PAD> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/rx_cc_r_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/rx_cc_r_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/rx_ll_i/rx_ll_pdu_datapath_i/pad_in_storage_r> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/rx_ll_i/rx_ll_pdu_datapath_i/RX_EOF_N> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_3/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/rx_ll_i/rx_ll_pdu_datapath_i/pad_in_storage_r> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/rx_ll_i/rx_ll_pdu_datapath_i/RX_EOF_N> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core/flitBuffers_1/inputQueue_ifc_mf_ifc_not_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_3> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_2> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_1> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_size_cnt_0> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_full> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_empty> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <dut1/net_routers_router_core_2/flitBuffers_2/inputQueue_ifc_mf_ifc_not_full> of sequential type is unconnected in block <aurora_Network_1>.
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_rt_ifc_banks_banks_rf_2/Mram_arr2>, <dut1/net_routers_routeTable_rt_ifc_banks_banks_rf_2/Mram_arr1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_1_rt_ifc_banks_banks_rf_2/Mram_arr1>, <dut1/net_routers_routeTable_1_rt_ifc_banks_banks_rf_2/Mram_arr2> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_rt_ifc_banks_banks_rf_1/Mram_arr2>, <dut1/net_routers_routeTable_rt_ifc_banks_banks_rf_1/Mram_arr1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_rt_ifc_banks_banks_rf/Mram_arr2>, <dut1/net_routers_routeTable_rt_ifc_banks_banks_rf/Mram_arr1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_1/Mram_arr2>, <dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_1/Mram_arr1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_2/Mram_arr2>, <dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_2/Mram_arr1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf/Mram_arr1>, <dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf/Mram_arr2> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_1_rt_ifc_banks_banks_rf_1/Mram_arr2>, <dut1/net_routers_routeTable_1_rt_ifc_banks_banks_rf_1/Mram_arr1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <dut1/net_routers_routeTable_1_rt_ifc_banks_banks_rf/Mram_arr2>, <dut1/net_routers_routeTable_1_rt_ifc_banks_banks_rf/Mram_arr1> are equivalent, second RAM is removed

Mapping all equations...
WARNING:Xst:2677 - Node <aurora_module_i_3/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <aurora_Network_1>.
WARNING:Xst:2677 - Node <aurora_module_i_4/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <aurora_Network_1>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <aurora_module_i_3/tx_ll_i/tx_ll_control_i/do_cc_r> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <aurora_module_i_4/tx_ll_i/tx_ll_control_i/do_cc_r> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_1_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_1_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_3_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_2_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_2_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_7_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_7_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_4_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_4_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_6_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_2/outPortFIFO_ifc_fifo_mem_6_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_11> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_5_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_5_0> 
INFO:Xst:2261 - The FF/Latch <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_3_1> in Unit <aurora_Network_1> is equivalent to the following FF/Latch, which will be removed : <dut1/net_routers_router_core_1/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_3_0> 
Found area constraint ratio of 100 (+ 5) on block aurora_Network_1, actual ratio is 2.

Final Macro Processing ...

Processing Unit <aurora_Network_1> :
	Found 2-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR>.
	Found 3-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR>.
	Found 2-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR>.
	Found 3-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR>.
	Found 12-bit shift register for signal <standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <standard_cc_module_i/prepare_count_r_9>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <aurora_module_i_3/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_module_i_3/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_module_i_4/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_module_i_4/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1>.
	Found 16-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 15-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 16-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 15-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 8-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <aurora_module_i_3/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 8-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <aurora_module_i_4/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 4-bit shift register for signal <aurora_module_i_3/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <aurora_module_i_4/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <aurora_Network_1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 814
 Flip-Flops                                            : 814
# Shift Registers                                      : 94
 12-bit shift register                                 : 1
 15-bit shift register                                 : 2
 16-bit shift register                                 : 6
 2-bit shift register                                  : 72
 3-bit shift register                                  : 4
 31-bit shift register                                 : 2
 4-bit shift register                                  : 4
 8-bit shift register                                  : 2
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : aurora_Network_1.ngr
Top Level Output File Name         : aurora_Network_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 149

Cell Usage :
# BELS                             : 1024
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 28
#      LUT2                        : 89
#      LUT3                        : 193
#      LUT4                        : 112
#      LUT5                        : 154
#      LUT6                        : 336
#      MUXCY                       : 28
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 921
#      FD                          : 250
#      FDC                         : 4
#      FDE                         : 190
#      FDP                         : 4
#      FDR                         : 240
#      FDRE                        : 189
#      FDRS                        : 3
#      FDRSE                       : 4
#      FDS                         : 17
#      FDSE                        : 20
# RAMS                             : 54
#      RAM32M                      : 18
#      RAM32X1D                    : 36
# Shift Registers                  : 98
#      SRL16                       : 4
#      SRLC16E                     : 92
#      SRLC32E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 136
#      IBUF                        : 63
#      IBUFDS                      : 1
#      IBUFG                       : 1
#      OBUF                        : 71
# GigabitIOs                       : 2
#      GTP_DUAL                    : 2
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             921  out of  69120     1%  
 Number of Slice LUTs:                 1191  out of  69120     1%  
    Number used as Logic:               949  out of  69120     1%  
    Number used as Memory:              242  out of  17920     1%  
       Number used as RAM:              144
       Number used as SRL:               98

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1383
   Number with an unused Flip Flop:     462  out of   1383    33%  
   Number with an unused LUT:           192  out of   1383    13%  
   Number of fully used LUT-FF pairs:   729  out of   1383    52%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                         149
 Number of bonded IOBs:                 137  out of    640    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                         | Load  |
-----------------------------------+---------------------------------------------------------------+-------+
clock_module_i/clkout0_o           | BUFG                                                          | 1066  |
N0                                 | NONE(aurora_module_i_4/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)| 2     |
INIT_CLK                           | IBUFG                                                         | 9     |
-----------------------------------+---------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
Control Signal                                                                                                            | Buffer(FF name)                                                     | Load  |
--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
N0(XST_GND:G)                                                                                                             | NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 252   |
N1(XST_VCC:P)                                                                                                             | NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 36    |
gt_reset_i(reset_logic_i/gt_rst_r1:O)                                                                                     | NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 8     |
GTPD5_P                                                                                                                   | IBUFDS                                                              | 4     |
aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/rx_reset_r(aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/rx_reset_r:Q)| NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 4     |
aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/rx_reset_r(aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/rx_reset_r:Q)| NONE(aurora_module_i_4/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 4     |
RXN3                                                                                                                      | IBUF                                                                | 2     |
RXN4                                                                                                                      | IBUF                                                                | 2     |
RXP3                                                                                                                      | IBUF                                                                | 2     |
RXP4                                                                                                                      | IBUF                                                                | 2     |
aurora_module_i_3/gtp_wrapper_i/rxelecidlereset0_i(aurora_module_i_3/gtp_wrapper_i/rxelecidlereset0_i1:O)                 | NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 2     |
aurora_module_i_3/gtp_wrapper_i/rxelecidlereset1_i(aurora_module_i_3/gtp_wrapper_i/rxelecidlereset1_i1:O)                 | NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 2     |
aurora_module_i_3/gtp_wrapper_i/rxenelecidleresetb_i(aurora_module_i_3/gtp_wrapper_i/rxenelecidleresetb_i1:O)             | NONE(aurora_module_i_3/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 2     |
aurora_module_i_3/reset_lism_i(aurora_module_i_3/gtp_wrapper_i/RESET_LISM1:O)                                             | NONE(aurora_module_i_3/aurora_lane_0_i/lane_init_sm_i/reset_lism_r1)| 2     |
aurora_module_i_4/gtp_wrapper_i/rxelecidlereset0_i(aurora_module_i_4/gtp_wrapper_i/rxelecidlereset0_i1:O)                 | NONE(aurora_module_i_4/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 2     |
aurora_module_i_4/gtp_wrapper_i/rxelecidlereset1_i(aurora_module_i_4/gtp_wrapper_i/rxelecidlereset1_i1:O)                 | NONE(aurora_module_i_4/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 2     |
aurora_module_i_4/gtp_wrapper_i/rxenelecidleresetb_i(aurora_module_i_4/gtp_wrapper_i/rxenelecidleresetb_i1:O)             | NONE(aurora_module_i_4/gtp_wrapper_i/GTP_TILE_INST/gtp_dual_i)      | 2     |
aurora_module_i_4/reset_lism_i(aurora_module_i_4/gtp_wrapper_i/RESET_LISM1:O)                                             | NONE(aurora_module_i_4/aurora_lane_0_i/lane_init_sm_i/reset_lism_r1)| 2     |
--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.187ns (Maximum Frequency: 139.140MHz)
   Minimum input arrival time before clock: 6.806ns
   Maximum output required time after clock: 7.867ns
   Maximum combinational path delay: 7.690ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module_i/clkout0_o'
  Clock period: 7.187ns (frequency: 139.140MHz)
  Total number of paths / destination ports: 334458 / 2146
-------------------------------------------------------------------------
Delay:               7.187ns (Levels of Logic = 9)
  Source:            dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_head_0 (FF)
  Destination:       dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1 (FF)
  Source Clock:      clock_module_i/clkout0_o rising
  Destination Clock: clock_module_i/clkout0_o rising

  Data Path: dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_head_0 to dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   1.091  dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_head_0 (dut1/net_routers_router_core_1/outPortFIFOs/outPortFIFO_ifc_fifo_head_0)
     LUT6:I0->O            5   0.094   0.598  dut1/net_routers_router_core_1/outPortFIFOs/Mmux_first_4 (dut1/net_routers_router_core_1/outPortFIFOs/Mmux_first_4)
     LUT3:I1->O            1   0.094   0.480  dut1/net_routers_router_core_1/outPortFIFOs/Mmux_first_2_f71 (dut1/net_routers_router_core_1/outPortFIFOs_first<0>)
     LUT5:I4->O            2   0.094   0.485  dut1/net_routers_router_core_1/routerAlloc_and00081 (dut1/net_routers_router_core_1/routerAlloc_allocate_alloc_input<0>)
     LUT6:I5->O            3   0.094   0.721  dut1/net_routers_router_core_1/routerAlloc/inputArbs/input_arbs_0_select_or00001 (dut1/net_routers_router_core_1/routerAlloc/inputArbs_input_arbs_0_select<2>)
     LUT6:I3->O            6   0.094   0.603  dut1/net_routers_router_core_1/routerAlloc/outputArbs/output_arbs_2_select_and00001 (dut1/net_routers_router_core_1/routerAlloc_allocate<5>)
     LUT3:I1->O           17   0.094   0.664  dut1/net_routers_router_core_1/out_ports_2_getFlit_and000011 (dut1/net_routers_router_core_1/N8)
     LUT5:I3->O            2   0.094   0.341  dut1/net_routers_router_core_1/CASE_active_in8705_hasFlitsToSend_perIn_2wget_ETC__q2<13>1 (dut1/net_routers_router_core_1_out_ports_2_getFlit<13>)
     RAM32X1D:DPRA2->DPO    8   0.094   0.518  dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_1/Mram_arr2 (dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_1_D_OUT_1<1>)
     LUT6:I5->O            1   0.094   0.000  dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1_rstpot (dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1_rstpot)
     FDR:D                    -0.018          dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1
    ----------------------------------------
    Total                      7.187ns (1.686ns logic, 5.501ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INIT_CLK'
  Clock period: 0.812ns (frequency: 1231.527MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               0.812ns (Levels of Logic = 0)
  Source:            reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination:       reset_logic_i/debounce_gt_rst_r_1 (FF)
  Source Clock:      INIT_CLK rising
  Destination Clock: INIT_CLK rising

  Data Path: reset_logic_i/debounce_gt_rst_r_0 to reset_logic_i/debounce_gt_rst_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.341  reset_logic_i/debounce_gt_rst_r_0 (reset_logic_i/debounce_gt_rst_r_0)
     FD:D                     -0.018          reset_logic_i/debounce_gt_rst_r_1
    ----------------------------------------
    Total                      0.812ns (0.471ns logic, 0.341ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_module_i/clkout0_o'
  Total number of paths / destination ports: 9757 / 758
-------------------------------------------------------------------------
Offset:              6.806ns (Levels of Logic = 8)
  Source:            EN_recv_ports_1_putNonFullVCs (PAD)
  Destination:       dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1 (FF)
  Destination Clock: clock_module_i/clkout0_o rising

  Data Path: EN_recv_ports_1_putNonFullVCs to dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.818   1.096  EN_recv_ports_1_putNonFullVCs_IBUF (EN_recv_ports_1_putNonFullVCs_IBUF)
     LUT6:I0->O            1   0.094   0.789  dut1/net_routers_router_core_1/routerAlloc/inputArbs/NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d361_SW0 (N228)
     LUT5:I1->O            3   0.094   0.721  dut1/net_routers_router_core_1/routerAlloc/inputArbs/NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d361 (dut1/net_routers_router_core_1/routerAlloc/inputArbs_input_arbs_0_select<0>)
     LUT6:I3->O           24   0.094   0.832  dut1/net_routers_router_core_1/routerAlloc/outputArbs/output_arbs_0_select_and00001 (dut1/net_routers_router_core_1/routerAlloc_allocate<3>)
     LUT3:I0->O           17   0.094   0.664  dut1/net_routers_router_core_1/out_ports_2_getFlit_and000011 (dut1/net_routers_router_core_1/N8)
     LUT5:I3->O            2   0.094   0.341  dut1/net_routers_router_core_1/CASE_active_in8705_hasFlitsToSend_perIn_2wget_ETC__q2<13>1 (dut1/net_routers_router_core_1_out_ports_2_getFlit<13>)
     RAM32X1D:DPRA2->DPO    8   0.094   0.518  dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_1/Mram_arr2 (dut1/net_routers_routeTable_2_rt_ifc_banks_banks_rf_1_D_OUT_1<1>)
     LUT6:I5->O            1   0.094   0.000  dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1_rstpot (dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1_rstpot)
     FDR:D                    -0.018          dut1/net_routers_router_core_2/outPortFIFOs_1/outPortFIFO_ifc_fifo_mem_7_1
    ----------------------------------------
    Total                      6.806ns (1.845ns logic, 4.961ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INIT_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            GT_RESET_IN (PAD)
  Destination:       reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination Clock: INIT_CLK rising

  Data Path: GT_RESET_IN to reset_logic_i/debounce_gt_rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  GT_RESET_IN_IBUF (GT_RESET_IN_IBUF)
     FD:D                     -0.018          reset_logic_i/debounce_gt_rst_r_0
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_module_i/clkout0_o'
  Total number of paths / destination ports: 9755 / 56
-------------------------------------------------------------------------
Offset:              7.867ns (Levels of Logic = 7)
  Source:            dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_head_0 (FF)
  Destination:       recv_ports_2_getFlit<14> (PAD)
  Source Clock:      clock_module_i/clkout0_o rising

  Data Path: dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_head_0 to recv_ports_2_getFlit<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   1.091  dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_head_0 (dut1/net_routers_router_core_2/outPortFIFOs/outPortFIFO_ifc_fifo_head_0)
     LUT6:I0->O            4   0.094   0.000  dut1/net_routers_router_core_2/outPortFIFOs/Mmux_first_3 (dut1/net_routers_router_core_2/outPortFIFOs/Mmux_first_3)
     MUXF7:I1->O           3   0.254   0.491  dut1/net_routers_router_core_2/outPortFIFOs/Mmux_first_2_f7_0 (dut1/net_routers_router_core_2/outPortFIFOs_first<1>)
     LUT5:I4->O            1   0.094   0.480  dut1/net_routers_router_core_2/routerAlloc/inputArbs/NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d361_SW1 (N320)
     LUT6:I5->O            3   0.094   0.721  dut1/net_routers_router_core_2/routerAlloc/inputArbs/NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d361 (dut1/net_routers_router_core_2/routerAlloc/inputArbs_input_arbs_0_select<0>)
     LUT6:I3->O           38   0.094   1.101  dut1/net_routers_router_core_2/routerAlloc/outputArbs/output_arbs_0_select_or00001 (dut1/net_routers_router_core_2/routerAlloc_allocate<6>)
     LUT5:I0->O            1   0.094   0.336  dut1/net_routers_router_core_2/IF_IF_outport_encoder_8_BIT_2_9_THEN_NOT_outpo_ETC___d348<9>1 (recv_ports_2_getFlit_9_OBUF)
     OBUF:I->O                 2.452          recv_ports_2_getFlit_9_OBUF (recv_ports_2_getFlit<9>)
    ----------------------------------------
    Total                      7.867ns (3.647ns logic, 4.220ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'INIT_CLK'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              1.543ns (Levels of Logic = 1)
  Source:            reset_logic_i/debounce_tx_lock_r_0 (FF)
  Destination:       clock_module_i/pll_adv_i:RST (PAD)
  Source Clock:      INIT_CLK rising

  Data Path: reset_logic_i/debounce_tx_lock_r_0 to clock_module_i/pll_adv_i:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.978  reset_logic_i/debounce_tx_lock_r_0 (reset_logic_i/debounce_tx_lock_r_0)
     LUT5:I0->O            0   0.094   0.000  clock_module_i/pll_adv_i_not00001 (clock_module_i/pll_adv_i_not0000)
    PLL_ADV:RST                0.000          clock_module_i/pll_adv_i
    ----------------------------------------
    Total                      1.543ns (0.565ns logic, 0.978ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 595 / 49
-------------------------------------------------------------------------
Delay:               7.690ns (Levels of Logic = 6)
  Source:            EN_recv_ports_1_putNonFullVCs (PAD)
  Destination:       recv_ports_1_getFlit<14> (PAD)

  Data Path: EN_recv_ports_1_putNonFullVCs to recv_ports_1_getFlit<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.818   1.096  EN_recv_ports_1_putNonFullVCs_IBUF (EN_recv_ports_1_putNonFullVCs_IBUF)
     LUT6:I0->O            1   0.094   0.789  dut1/net_routers_router_core_1/routerAlloc/inputArbs/NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d361_SW0 (N228)
     LUT5:I1->O            3   0.094   0.721  dut1/net_routers_router_core_1/routerAlloc/inputArbs/NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d361 (dut1/net_routers_router_core_1/routerAlloc/inputArbs_input_arbs_0_select<0>)
     LUT6:I3->O           39   0.094   1.102  dut1/net_routers_router_core_1/routerAlloc/outputArbs/output_arbs_0_select_or00001 (dut1/net_routers_router_core_1/routerAlloc_allocate<6>)
     LUT5:I0->O            1   0.094   0.336  dut1/net_routers_router_core_1/IF_IF_outport_encoder_8_BIT_2_9_THEN_NOT_outpo_ETC___d348<9>1 (recv_ports_1_getFlit_9_OBUF)
     OBUF:I->O                 2.452          recv_ports_1_getFlit_9_OBUF (recv_ports_1_getFlit<9>)
    ----------------------------------------
    Total                      7.690ns (3.646ns logic, 4.044ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.39 secs
 
--> 


Total memory usage is 609916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  283 (   0 filtered)
Number of infos    :  122 (   0 filtered)

