#! /home/kburpee/comparc/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-309-gf50cc35d2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/kburpee/comparc/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/kburpee/comparc/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/kburpee/comparc/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/kburpee/comparc/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/kburpee/comparc/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/kburpee/comparc/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555556740510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5555566ffc00 .scope module, "test_uart_driver" "test_uart_driver" 3 4;
 .timescale -9 -12;
P_0x5555566ffd90 .param/l "BAUDRATE" 0 3 8, +C4<00000000000000011100001000000000>;
P_0x5555566ffdd0 .param/real "BAUD_PERIOD_NS" 1 3 9, Cr<m43d11c71c71c7000gfcf>; value=8680.56
P_0x5555566ffe10 .param/l "CLK_HZ" 0 3 6, +C4<00000000101101110001101100000000>;
P_0x5555566ffe50 .param/real "CLK_PERIOD_NS" 1 3 7, Cr<m5355555555555400gfc8>; value=83.3333
P_0x5555566ffe90 .param/l "DATA_BITS" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x5555566ffed0 .param/l "L_BUFFER" 0 3 48, +C4<00000000000000000000001111101000>;
P_0x5555566fff10 .param/l "MAX_ERRORS" 0 3 134, +C4<00000000000000000000000000001010>;
P_0x5555566fff50 .param/l "PARITY" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x5555566fff90 .param/l "STOP_BITS" 0 3 13, +C4<00000000000000000000000000000001>;
P_0x5555566fffd0 .param/l "SYNC_DEPTH" 0 3 10, +C4<00000000000000000000000000000011>;
v0x5555567626b0_0 .var "_ivl_4", 0 0;
v0x5555567627b0_0 .var "_ivl_5", 0 0;
v0x555556762890_0 .var/i "buffer_rd_ptr", 31 0;
v0x555556762950_0 .var/i "buffer_wr_ptr", 31 0;
v0x555556762a30_0 .var "clk", 0 0;
v0x555556762b70_0 .var/i "errors", 31 0;
v0x555556762c50_0 .var/i "offset_delay", 31 0;
v0x555556762d30_0 .var "pending_byte", 7 0;
v0x555556762e10_0 .var "rst", 0 0;
v0x555556762eb0_0 .net "rx_data", 7 0, v0x5555567614f0_0;  1 drivers
v0x555556762fc0_0 .net "rx_valid", 0 0, v0x555556761770_0;  1 drivers
v0x5555567630b0_0 .var "send_data", 7 0;
v0x555556763190_0 .var/queue "sent_buffer", 8;
v0x555556763230_0 .var "tb_tx_active", 0 0;
v0x5555567632f0_0 .var "tx_data", 7 0;
v0x5555567633d0_0 .net "tx_ready", 0 0, v0x555556761ac0_0;  1 drivers
v0x555556763470_0 .net "uart_rx", 0 0, v0x55555675fc40_0;  1 drivers
v0x555556763560_0 .net "uart_tx", 0 0, v0x555556761e80_0;  1 drivers
E_0x5555566d0670 .event posedge, v0x555556761770_0;
E_0x5555566caa80 .event negedge, v0x55555675f910_0;
S_0x5555566cdd90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 99, 3 99 0, S_0x5555566ffc00;
 .timescale -9 -12;
v0x55555672dd20_0 .var "_ivl_0", 0 0;
v0x55555672dbb0_0 .var/i "i", 31 0;
S_0x55555675e610 .scope module, "UART_TESTER" "uart_tester" 3 77, 4 3 0, S_0x5555566ffc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 1 "uart_rx";
P_0x55555675e810 .param/l "BAUDRATE" 0 4 10, +C4<00000000000000011100001000000000>;
P_0x55555675e850 .param/real "BAUD_PERIOD_NS" 1 4 11, Cr<m43d11c71c71c7000gfcf>; value=8680.56
P_0x55555675e890 .param/l "CLK_HZ" 0 4 8, +C4<00000000101101110001101100000000>;
P_0x55555675e8d0 .param/real "CLK_PERIOD_NS" 1 4 9, Cr<m5355555555555400gfc8>; value=83.3333
P_0x55555675e910 .param/l "DATA_BITS" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x55555675e950 .param/l "PARITY" 0 4 14, +C4<00000000000000000000000000000000>;
P_0x55555675e990 .param/l "STOP_BITS" 0 4 15, +C4<00000000000000000000000000000001>;
P_0x55555675e9d0 .param/l "SYNC_DEPTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_0x55555675ea10 .param/l "VERBOSE" 0 4 17, +C4<00000000000000000000000000000000>;
v0x55555675f910_0 .net "clk", 0 0, v0x555556762a30_0;  1 drivers
v0x55555675f9f0_0 .net "rst", 0 0, v0x555556762e10_0;  1 drivers
v0x55555675fab0_0 .var "sending_byte", 0 0;
v0x55555675fb80_0 .var "tx_sample_point", 0 0;
v0x55555675fc40_0 .var "uart_rx", 0 0;
v0x55555675fd50_0 .net "uart_tx", 0 0, v0x555556761e80_0;  alias, 1 drivers
v0x55555675fe10_0 .var "waiting_for_byte", 0 0;
S_0x55555675ed60 .scope task, "await_byte" "await_byte" 4 55, 4 55 0, S_0x55555675e610;
 .timescale -9 -12;
v0x555556738cb0_0 .var "result", 7 0;
E_0x55555673f860 .event negedge, v0x55555675fd50_0;
TD_test_uart_driver.UART_TESTER.await_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556738cb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555675fe10_0, 0, 1;
    %wait E_0x55555673f860;
    %delay 4340278, 0;
    %fork t_1, S_0x55555675ef80;
    %jmp t_0;
    .scope S_0x55555675ef80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555567389d0_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x5555567389d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %fork TD_test_uart_driver.UART_TESTER.baudrate_delay, S_0x55555675f240;
    %join;
    %load/vec4 v0x55555675fb80_0;
    %inv;
    %store/vec4 v0x55555675fb80_0, 0, 1;
    %load/vec4 v0x55555675fd50_0;
    %ix/getv/s 4, v0x5555567389d0_0;
    %store/vec4 v0x555556738cb0_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x5555567389d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555567389d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .scope S_0x55555675ed60;
t_0 %join;
    %fork TD_test_uart_driver.UART_TESTER.baudrate_delay, S_0x55555675f240;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555675fe10_0, 0, 1;
    %end;
S_0x55555675ef80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 60, 4 60 0, S_0x55555675ed60;
 .timescale -9 -12;
v0x5555567389d0_0 .var/i "i", 31 0;
S_0x55555675f240 .scope task, "baudrate_delay" "baudrate_delay" 4 23, 4 23 0, S_0x55555675e610;
 .timescale -9 -12;
TD_test_uart_driver.UART_TESTER.baudrate_delay ;
    %delay 8680556, 0;
    %end;
S_0x55555675f440 .scope task, "send_byte" "send_byte" 4 29, 4 29 0, S_0x55555675e610;
 .timescale -9 -12;
v0x5555567287d0_0 .var/i "offset_delay", 31 0;
v0x55555672a520_0 .var "send_data", 7 0;
TD_test_uart_driver.UART_TESTER.send_byte ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555675fc40_0, 0, 1;
    %load/vec4 v0x5555567287d0_0;
    %addi 1, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %fork TD_test_uart_driver.UART_TESTER.baudrate_delay, S_0x55555675f240;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555675fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555675fc40_0, 0, 1;
    %fork TD_test_uart_driver.UART_TESTER.baudrate_delay, S_0x55555675f240;
    %join;
    %fork t_3, S_0x55555675f650;
    %jmp t_2;
    .scope S_0x55555675f650;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556723930_0, 0, 32;
T_2.3 ; Top of for-loop 
    %load/vec4 v0x555556723930_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.4, 5;
    %load/vec4 v0x55555672a520_0;
    %load/vec4 v0x555556723930_0;
    %part/s 1;
    %store/vec4 v0x55555675fc40_0, 0, 1;
    %fork TD_test_uart_driver.UART_TESTER.baudrate_delay, S_0x55555675f240;
    %join;
T_2.5 ; for-loop step statement
    %load/vec4 v0x555556723930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556723930_0, 0, 32;
    %jmp T_2.3;
T_2.4 ; for-loop exit label
    %end;
    .scope S_0x55555675f440;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555675fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555675fab0_0, 0, 1;
    %end;
S_0x55555675f650 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 39, 4 39 0, S_0x55555675f440;
 .timescale -9 -12;
v0x555556723930_0 .var/i "i", 31 0;
S_0x55555675ff50 .scope module, "UUT" "uart_driver" 3 32, 5 16 0, S_0x5555566ffc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "rx_data";
    .port_info 3 /OUTPUT 1 "rx_valid";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /INPUT 1 "tx_valid";
    .port_info 6 /OUTPUT 1 "tx_ready";
    .port_info 7 /OUTPUT 1 "uart_tx";
    .port_info 8 /INPUT 1 "uart_rx";
P_0x5555566b8400 .param/l "BAUDRATE" 0 5 26, +C4<00000000000000011100001000000000>;
P_0x5555566b8440 .param/l "CLK_HZ" 0 5 25, +C4<00000000101101110001101100000000>;
P_0x5555566b8480 .param/l "DATA_BITS" 0 5 34, +C4<00000000000000000000000000001000>;
P_0x5555566b84c0 .param/l "OVERSAMPLE" 1 5 30, +C4<00000000000000000000000001101000>;
P_0x5555566b8500 .param/l "PARITY" 0 5 35, +C4<00000000000000000000000000000000>;
P_0x5555566b8540 .param/l "STOP_BITS" 0 5 36, +C4<00000000000000000000000000000001>;
P_0x5555566b8580 .param/l "SYNC_DEPTH" 0 5 28, +C4<00000000000000000000000000000011>;
enum0x5555566cc980 .enum4 (2)
   "S_IDLE" 2'b00,
   "S_START" 2'b01,
   "S_DATA" 2'b10,
   "S_STOP" 2'b11
 ;
v0x555556760e40_0 .var "baud_counter", 6 0;
v0x555556760f00_0 .var "bit_counter", 2 0;
v0x555556760fe0_0 .net "clk", 0 0, v0x555556762a30_0;  alias, 1 drivers
v0x5555567610e0_0 .var "input_buffer", 2 0;
v0x555556761180_0 .net "rst", 0 0, v0x555556762e10_0;  alias, 1 drivers
v0x555556761270_0 .var "rx_baud_counter", 6 0;
v0x555556761330_0 .var "rx_bit_counter", 2 0;
v0x555556761410_0 .var "rx_buffer", 7 0;
v0x5555567614f0_0 .var "rx_data", 7 0;
v0x5555567615d0_0 .var "rx_sample", 0 0;
v0x555556761690_0 .var "rx_state", 1 0;
v0x555556761770_0 .var "rx_valid", 0 0;
v0x555556761830_0 .var "rx_waiting", 0 0;
v0x5555567618f0_0 .var "tx_buffer", 7 0;
v0x5555567619d0_0 .net "tx_data", 7 0, v0x5555567614f0_0;  alias, 1 drivers
v0x555556761ac0_0 .var "tx_ready", 0 0;
v0x555556761b60_0 .var "tx_state", 1 0;
v0x555556761c40_0 .net "tx_valid", 0 0, v0x555556761770_0;  alias, 1 drivers
v0x555556761d10_0 .net "uart_rx", 0 0, v0x55555675fc40_0;  alias, 1 drivers
v0x555556761de0_0 .var "uart_rx_synced", 0 0;
v0x555556761e80_0 .var "uart_tx", 0 0;
E_0x55555673f8a0 .event posedge, v0x55555675f910_0;
E_0x5555567606e0 .event anyedge, v0x555556761690_0, v0x555556761270_0;
E_0x555556760740 .event anyedge, v0x555556761b60_0, v0x5555567618f0_0;
E_0x5555567607a0 .event anyedge, v0x5555567610e0_0;
S_0x555556760830 .scope begin, "input_synchronizer" "input_synchronizer" 5 50, 5 50 0, S_0x55555675ff50;
 .timescale -9 -12;
S_0x555556760a30 .scope begin, "rx_fsm" "rx_fsm" 5 179, 5 179 0, S_0x55555675ff50;
 .timescale -9 -12;
S_0x555556760c30 .scope begin, "tx_fsm" "tx_fsm" 5 70, 5 70 0, S_0x55555675ff50;
 .timescale -9 -12;
S_0x555556762030 .scope function.vec4.s8, "pop_buffer" "pop_buffer" 3 60, 3 60 0, S_0x5555566ffc00;
 .timescale -9 -12;
; Variable pop_buffer is vec4 return value of scope S_0x555556762030
TD_test_uart_driver.pop_buffer ;
    %vpi_func 3 61 "$size" 32, v0x555556763190_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 6;
    %vpi_call/w 3 62 "$display", "!!! Critical Error, UUT thought it received a byte but none have been sent." {0 0 0};
    %vpi_call/w 3 63 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.6 ;
    %qpop/b/v v0x555556763190_0, 8;
    %ret/vec4 0, 0, 8;  Assign to pop_buffer (store_vec4_to_lval)
    %end;
S_0x5555567622c0 .scope function.vec4.s1, "push_buffer" "push_buffer" 3 53, 3 53 0, S_0x5555566ffc00;
 .timescale -9 -12;
v0x5555567624f0_0 .var "in", 7 0;
; Variable push_buffer is vec4 return value of scope S_0x5555567622c0
TD_test_uart_driver.push_buffer ;
    %ix/load 4, 1001, 0;
    %load/vec4 v0x5555567624f0_0;
    %store/qf/v v0x555556763190_0, 4, 8;
    %vpi_func 3 55 "$size" 32, v0x555556763190_0 {0 0 0};
    %cmpi/s 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.8, 5;
    %vpi_call/w 3 56 "$display", "!!! Critical Error, tester sent %d bytes without ack.", P_0x5555566ffed0 {0 0 0};
T_4.8 ;
    %end;
    .scope S_0x55555675ff50;
T_5 ;
Ewait_0 .event/or E_0x5555567607a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5555567610e0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x555556761de0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55555675ff50;
T_6 ;
    %wait E_0x55555673f8a0;
    %fork t_5, S_0x555556760830;
    %jmp t_4;
    .scope S_0x555556760830;
t_5 ;
    %load/vec4 v0x555556761180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555567610e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555556761d10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555567610e0_0, 4, 5;
    %load/vec4 v0x5555567610e0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555567610e0_0, 4, 5;
T_6.1 ;
    %end;
    .scope S_0x55555675ff50;
t_4 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55555675ff50;
T_7 ;
    %wait E_0x55555673f8a0;
    %fork t_7, S_0x555556760c30;
    %jmp t_6;
    .scope S_0x555556760c30;
t_7 ;
    %load/vec4 v0x555556761180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556761b60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556760f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555567618f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555556761b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556761b60_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x555556761c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556761b60_0, 0;
    %load/vec4 v0x5555567619d0_0;
    %assign/vec4 v0x5555567618f0_0, 0;
T_7.8 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x555556760e40_0;
    %pad/u 32;
    %cmpi/u 104, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.10, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556761b60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556760f00_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x555556760e40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
T_7.11 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x555556760e40_0;
    %pad/u 32;
    %cmpi/u 104, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.12, 5;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
    %load/vec4 v0x5555567618f0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555567618f0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555567618f0_0, 4, 5;
    %load/vec4 v0x555556760f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556761b60_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x555556760f00_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555556760f00_0, 0;
T_7.15 ;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x555556760e40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
T_7.13 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x555556760e40_0;
    %pad/u 32;
    %cmpi/u 104, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.16, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556761b60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x555556760e40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555556760e40_0, 0;
T_7.17 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %end;
    .scope S_0x55555675ff50;
t_6 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55555675ff50;
T_8 ;
Ewait_1 .event/or E_0x555556760740, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555556761b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556761ac0_0, 0, 1;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556761ac0_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %load/vec4 v0x555556761b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556761e80_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556761e80_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5555567618f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x555556761e80_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556761e80_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55555675ff50;
T_9 ;
    %wait E_0x55555673f8a0;
    %load/vec4 v0x555556761180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556761270_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555556761690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x555556761830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556761270_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x555556761270_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555556761270_0, 0;
T_9.6 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x555556761de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555556761270_0, 0;
T_9.7 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55555675ff50;
T_10 ;
Ewait_2 .event/or E_0x5555567606e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555556761690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %load/vec4 v0x555556761270_0;
    %pad/u 32;
    %cmpi/u 104, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x555556761830_0, 0, 1;
    %load/vec4 v0x555556761270_0;
    %pad/u 32;
    %pushi/vec4 52, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5555567615d0_0, 0, 1;
    %jmp T_10.2;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556761830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567615d0_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55555675ff50;
T_11 ;
    %wait E_0x55555673f8a0;
    %fork t_9, S_0x555556760a30;
    %jmp t_8;
    .scope S_0x555556760a30;
t_9 ;
    %load/vec4 v0x555556761180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556761690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556761330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556761770_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555556761690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x555556761de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556761770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556761690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556761330_0, 0;
T_11.7 ;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x555556761830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556761690_0, 0;
T_11.9 ;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x5555567615d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x555556761de0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555556761330_0;
    %assign/vec4/off/d v0x555556761410_0, 4, 5;
    %load/vec4 v0x555556761330_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556761690_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x555556761330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555556761330_0, 0;
T_11.14 ;
T_11.11 ;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0x555556761410_0;
    %assign/vec4 v0x5555567614f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556761770_0, 0;
    %load/vec4 v0x555556761830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556761690_0, 0;
T_11.15 ;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %end;
    .scope S_0x55555675ff50;
t_8 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55555675e610;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555675fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555675fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555675fb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555675fe10_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x55555675e610;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555675fc40_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5555566ffc00;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556763230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556762950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556762890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556762b70_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x5555566ffc00;
T_15 ;
    %vpi_call/w 3 86 "$dumpfile", "uart_driver.fst" {0 0 0};
    %vpi_call/w 3 87 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556762a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556762e10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555567630b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555567632f0_0, 0, 8;
    %wait E_0x5555566caa80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556762e10_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555566caa80;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %fork t_11, S_0x5555566cdd90;
    %jmp t_10;
    .scope S_0x5555566cdd90;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555672dbb0_0, 0, 32;
T_15.2 ; Top of for-loop 
    %load/vec4 v0x55555672dbb0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x55555672dbb0_0;
    %parti/s 8, 0, 2;
    %sub;
    %store/vec4 v0x5555567630b0_0, 0, 8;
    %delay 1000, 0;
    %vpi_func 3 102 "$urandom" 32 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %mod;
    %addi 1000, 0, 32;
    %store/vec4 v0x555556762c50_0, 0, 32;
    %load/vec4 v0x5555567630b0_0;
    %store/vec4 v0x5555567624f0_0, 0, 8;
    %callf/vec4 TD_test_uart_driver.push_buffer, S_0x5555567622c0;
    %store/vec4 v0x55555672dd20_0, 0, 1;
    %load/vec4 v0x5555567630b0_0;
    %store/vec4 v0x55555672a520_0, 0, 8;
    %load/vec4 v0x555556762c50_0;
    %store/vec4 v0x5555567287d0_0, 0, 32;
    %fork TD_test_uart_driver.UART_TESTER.send_byte, S_0x55555675f440;
    %join;
T_15.4 ; for-loop step statement
    %load/vec4 v0x55555672dbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555672dbb0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ; for-loop exit label
    %end;
    .scope S_0x5555566ffc00;
t_10 %join;
    %vpi_func 3 107 "$urandom" 32 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %mod;
    %addi 1000, 0, 32;
    %store/vec4 v0x555556762c50_0, 0, 32;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5555567624f0_0, 0, 8;
    %callf/vec4 TD_test_uart_driver.push_buffer, S_0x5555567622c0;
    %store/vec4 v0x5555567626b0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x55555672a520_0, 0, 8;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5555567287d0_0, 0, 32;
    %fork TD_test_uart_driver.UART_TESTER.send_byte, S_0x55555675f440;
    %join;
    %vpi_func 3 111 "$urandom" 32 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %mod;
    %addi 1000, 0, 32;
    %store/vec4 v0x555556762c50_0, 0, 32;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5555567624f0_0, 0, 8;
    %callf/vec4 TD_test_uart_driver.push_buffer, S_0x5555567622c0;
    %store/vec4 v0x5555567627b0_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55555672a520_0, 0, 8;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5555567287d0_0, 0, 32;
    %fork TD_test_uart_driver.UART_TESTER.send_byte, S_0x55555675f440;
    %join;
    %pushi/vec4 10000, 0, 32;
T_15.5 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.6, 5;
    %jmp/1 T_15.6, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555566caa80;
    %jmp T_15.5;
T_15.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555556762b70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.7, 5;
    %vpi_call/w 3 119 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 3 120 "$display", "!!! Tests had %d errors, keep trying!", v0x555556762b70_0 {0 0 0};
    %vpi_call/w 3 121 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 3 122 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %jmp T_15.8;
T_15.7 ;
    %vpi_call/w 3 124 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 3 125 "$display", "!!! ALL TESTS COMPLETED SUCCESSFULLY !!!" {0 0 0};
    %vpi_call/w 3 126 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 3 127 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
T_15.8 ;
    %end;
    .thread T_15;
    .scope S_0x5555566ffc00;
T_16 ;
    %delay 41667, 0;
    %load/vec4 v0x555556762a30_0;
    %inv;
    %store/vec4 v0x555556762a30_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5555566ffc00;
T_17 ;
    %wait E_0x5555566d0670;
    %load/vec4 v0x555556762e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %delay 10000, 0;
    %callf/vec4 TD_test_uart_driver.pop_buffer, S_0x555556762030;
    %store/vec4 v0x555556762d30_0, 0, 8;
    %vpi_call/w 3 143 "$display", "@%10t : UUT rx'd 0x%02x", $time, v0x555556762eb0_0 {0 0 0};
    %load/vec4 v0x555556762d30_0;
    %load/vec4 v0x555556762eb0_0;
    %cmp/ne;
    %jmp/0xz  T_17.2, 6;
    %vpi_call/w 3 145 "$display", "  ERROR: sent 0x%02x (%08b), rx'd 0x%02x (%08b)", v0x555556762d30_0, v0x555556762d30_0, v0x555556762eb0_0, v0x555556762eb0_0 {0 0 0};
    %load/vec4 v0x555556762b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556762b70_0, 0, 32;
    %load/vec4 v0x555556762b70_0;
    %cmpi/s 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.4, 5;
    %vpi_call/w 3 148 "$display", " !!! CRITICAL !!! Found more than %d errors, quitting.", P_0x5555566fff10 {0 0 0};
    %vpi_call/w 3 149 "$finish" {0 0 0};
T_17.4 ;
T_17.2 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tests/test_uart_driver.sv";
    "./tests/uart_tester.sv";
    "uart_driver.sv";
