Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 21 13:50:18 2023
| Host         : DESKTOP-1PG0402 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOPLED_timing_summary_routed.rpt -pb TOPLED_timing_summary_routed.pb -rpx TOPLED_timing_summary_routed.rpx -warn_on_violation
| Design       : TOPLED
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q0_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q10_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q11_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q12_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q13_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q14_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q15_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q16_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q17_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q1_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q2_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q3_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q4_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q5_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q6_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q7_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q8_FF/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ledLR/Q9_FF/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ring/ringcounter0/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.322        0.000                      0                   20        0.247        0.000                      0                   20        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.322        0.000                      0                   20        0.247        0.000                      0                   20       19.500        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.757ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.593%)  route 1.522ns (72.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.987     0.496    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.620 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3_i_1__0/O
                         net (fo=1, routed)           0.535     1.155    slowit/slowclk/XLXI_38/D_3
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
                         clock pessimism              0.604    39.053    
                         clock uncertainty           -0.094    38.959    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.047    38.912    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 37.757    

Slack (MET) :             37.875ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.240%)  route 1.404ns (70.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.464 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_i_1/O
                         net (fo=1, routed)           0.574     1.038    slowit/slowclk/XLXI_37/D_3
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.446    38.451    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                         clock pessimism              0.604    39.054    
                         clock uncertainty           -0.094    38.960    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.047    38.913    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 37.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.170    -0.307    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.043    -0.264 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    slowit/slowclk/XLXI_39/D_3
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.170    -0.307    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.262 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.262    slowit/slowclk/XLXI_39/D_2
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.185    -0.292    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.247 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    slowit/slowclk/XLXI_37/D_0
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.526    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.185    -0.293    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.248 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_2/O
                         net (fo=1, routed)           0.000    -0.248    slowit/slowclk/XLXI_38/D_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.241    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.043    -0.198 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2_i_1/O
                         net (fo=1, routed)           0.000    -0.198    slowit/slowclk/XLXI_37/D_2
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.510    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.242    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.199 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_i_1__0/O
                         net (fo=1, routed)           0.000    -0.199    slowit/slowclk/XLXI_38/D_2
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.241    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1_i_1/O
                         net (fo=1, routed)           0.000    -0.196    slowit/slowclk/XLXI_37/D_1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092    -0.525    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.242    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    slowit/slowclk/XLXI_38/D_1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.183ns (35.662%)  route 0.330ns (64.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.330    -0.147    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.105 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.105    slowit/slowclk/XLXI_39/D_1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.036%)  route 0.330ns (63.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.330    -0.147    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.102 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_i_2__0/O
                         net (fo=1, routed)           0.000    -0.102    slowit/slowclk/XLXI_39/D_0
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    slowit/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y46     slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y46     slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    slowit/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT



