
Simple _combined_central_MULT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dd4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003ee0  08003ee0  00013ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f54  08003f54  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003f54  08003f54  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f54  08003f54  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f54  08003f54  00013f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f58  08003f58  00013f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  20000070  08003fcc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  08003fcc  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013062  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d3  00000000  00000000  000330fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  00035ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001108  00000000  00000000  00036ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192b7  00000000  00000000  00037de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012f87  00000000  00000000  0005109f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091e32  00000000  00000000  00064026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f5e58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005048  00000000  00000000  000f5eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ec8 	.word	0x08003ec8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003ec8 	.word	0x08003ec8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
#define OPTODE5 5
#define OPTODE6 6
#define OPTODE_ 0

int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fd4d 	bl	8000c00 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f931 	bl	80003cc <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 fa7b 	bl	8000664 <MX_GPIO_Init>
  MX_SPI1_Init();
 800016e:	f000 f9a9 	bl	80004c4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000172:	f000 fa2b 	bl	80005cc <MX_USART2_UART_Init>
  MX_USB_PCD_Init();
 8000176:	f000 fa53 	bl	8000620 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 800017a:	f000 f9d9 	bl	8000530 <MX_TIM2_Init>
  MX_RTC_Init();
 800017e:	f000 f985 	bl	800048c <MX_RTC_Init>

  /*init starting  procedure */
  starting_process();
 8000182:	f000 fb2d 	bl	80007e0 <starting_process>

  //to reset the the j9 optode
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000186:	2200      	movs	r2, #0
 8000188:	2101      	movs	r1, #1
 800018a:	4886      	ldr	r0, [pc, #536]	; (80003a4 <main+0x248>)
 800018c:	f001 f8c6 	bl	800131c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000190:	2201      	movs	r2, #1
 8000192:	2102      	movs	r1, #2
 8000194:	4883      	ldr	r0, [pc, #524]	; (80003a4 <main+0x248>)
 8000196:	f001 f8c1 	bl	800131c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800019a:	2200      	movs	r2, #0
 800019c:	2104      	movs	r1, #4
 800019e:	4881      	ldr	r0, [pc, #516]	; (80003a4 <main+0x248>)
 80001a0:	f001 f8bc 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(1500);
 80001a4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80001a8:	f000 fd8c 	bl	8000cc4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80001ac:	2200      	movs	r2, #0
 80001ae:	2102      	movs	r1, #2
 80001b0:	487c      	ldr	r0, [pc, #496]	; (80003a4 <main+0x248>)
 80001b2:	f001 f8b3 	bl	800131c <HAL_GPIO_WritePin>

  //to select the j9 slave optode
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80001b6:	2200      	movs	r2, #0
 80001b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001bc:	487a      	ldr	r0, [pc, #488]	; (80003a8 <main+0x24c>)
 80001be:	f001 f8ad 	bl	800131c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80001c2:	2200      	movs	r2, #0
 80001c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001c8:	4877      	ldr	r0, [pc, #476]	; (80003a8 <main+0x24c>)
 80001ca:	f001 f8a7 	bl	800131c <HAL_GPIO_WritePin>
//          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
//          HAL_Delay(100);
//      }


  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80001ce:	2200      	movs	r2, #0
 80001d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001d4:	4874      	ldr	r0, [pc, #464]	; (80003a8 <main+0x24c>)
 80001d6:	f001 f8a1 	bl	800131c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80001da:	2200      	movs	r2, #0
 80001dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001e0:	4871      	ldr	r0, [pc, #452]	; (80003a8 <main+0x24c>)
 80001e2:	f001 f89b 	bl	800131c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80001e6:	2201      	movs	r2, #1
 80001e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ec:	486e      	ldr	r0, [pc, #440]	; (80003a8 <main+0x24c>)
 80001ee:	f001 f895 	bl	800131c <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(prev_optode==optode){
 80001f2:	4b6e      	ldr	r3, [pc, #440]	; (80003ac <main+0x250>)
 80001f4:	681a      	ldr	r2, [r3, #0]
 80001f6:	4b6e      	ldr	r3, [pc, #440]	; (80003b0 <main+0x254>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	f000 80cf 	beq.w	800039e <main+0x242>
		  continue;
	  }


	  // select a new optode as slave
	  switch(get_optode())
 8000200:	f000 faaa 	bl	8000758 <get_optode>
 8000204:	4603      	mov	r3, r0
 8000206:	2b06      	cmp	r3, #6
 8000208:	f200 8097 	bhi.w	800033a <main+0x1de>
 800020c:	a201      	add	r2, pc, #4	; (adr r2, 8000214 <main+0xb8>)
 800020e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000212:	bf00      	nop
 8000214:	08000315 	.word	0x08000315
 8000218:	08000231 	.word	0x08000231
 800021c:	08000257 	.word	0x08000257
 8000220:	0800027d 	.word	0x0800027d
 8000224:	080002a3 	.word	0x080002a3
 8000228:	080002c9 	.word	0x080002c9
 800022c:	080002ef 	.word	0x080002ef
	  {
	  case OPTODE1:

		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000230:	2200      	movs	r2, #0
 8000232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000236:	485c      	ldr	r0, [pc, #368]	; (80003a8 <main+0x24c>)
 8000238:	f001 f870 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800023c:	2200      	movs	r2, #0
 800023e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000242:	4859      	ldr	r0, [pc, #356]	; (80003a8 <main+0x24c>)
 8000244:	f001 f86a 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800024e:	4856      	ldr	r0, [pc, #344]	; (80003a8 <main+0x24c>)
 8000250:	f001 f864 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 8000254:	e084      	b.n	8000360 <main+0x204>
	  case OPTODE2:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000256:	2201      	movs	r2, #1
 8000258:	f44f 7180 	mov.w	r1, #256	; 0x100
 800025c:	4852      	ldr	r0, [pc, #328]	; (80003a8 <main+0x24c>)
 800025e:	f001 f85d 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000268:	484f      	ldr	r0, [pc, #316]	; (80003a8 <main+0x24c>)
 800026a:	f001 f857 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800026e:	2200      	movs	r2, #0
 8000270:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000274:	484c      	ldr	r0, [pc, #304]	; (80003a8 <main+0x24c>)
 8000276:	f001 f851 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 800027a:	e071      	b.n	8000360 <main+0x204>
	  case OPTODE3:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000282:	4849      	ldr	r0, [pc, #292]	; (80003a8 <main+0x24c>)
 8000284:	f001 f84a 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000288:	2201      	movs	r2, #1
 800028a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800028e:	4846      	ldr	r0, [pc, #280]	; (80003a8 <main+0x24c>)
 8000290:	f001 f844 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800029a:	4843      	ldr	r0, [pc, #268]	; (80003a8 <main+0x24c>)
 800029c:	f001 f83e 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 80002a0:	e05e      	b.n	8000360 <main+0x204>
	  case OPTODE4:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80002a2:	2201      	movs	r2, #1
 80002a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002a8:	483f      	ldr	r0, [pc, #252]	; (80003a8 <main+0x24c>)
 80002aa:	f001 f837 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80002ae:	2201      	movs	r2, #1
 80002b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002b4:	483c      	ldr	r0, [pc, #240]	; (80003a8 <main+0x24c>)
 80002b6:	f001 f831 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80002ba:	2200      	movs	r2, #0
 80002bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002c0:	4839      	ldr	r0, [pc, #228]	; (80003a8 <main+0x24c>)
 80002c2:	f001 f82b 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 80002c6:	e04b      	b.n	8000360 <main+0x204>
	  case OPTODE5:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80002c8:	2200      	movs	r2, #0
 80002ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ce:	4836      	ldr	r0, [pc, #216]	; (80003a8 <main+0x24c>)
 80002d0:	f001 f824 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80002d4:	2200      	movs	r2, #0
 80002d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002da:	4833      	ldr	r0, [pc, #204]	; (80003a8 <main+0x24c>)
 80002dc:	f001 f81e 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002e6:	4830      	ldr	r0, [pc, #192]	; (80003a8 <main+0x24c>)
 80002e8:	f001 f818 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 80002ec:	e038      	b.n	8000360 <main+0x204>
	  case OPTODE6:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80002ee:	2201      	movs	r2, #1
 80002f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002f4:	482c      	ldr	r0, [pc, #176]	; (80003a8 <main+0x24c>)
 80002f6:	f001 f811 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000300:	4829      	ldr	r0, [pc, #164]	; (80003a8 <main+0x24c>)
 8000302:	f001 f80b 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000306:	2201      	movs	r2, #1
 8000308:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800030c:	4826      	ldr	r0, [pc, #152]	; (80003a8 <main+0x24c>)
 800030e:	f001 f805 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 8000312:	e025      	b.n	8000360 <main+0x204>
	  case OPTODE_:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000314:	2200      	movs	r2, #0
 8000316:	f44f 7180 	mov.w	r1, #256	; 0x100
 800031a:	4823      	ldr	r0, [pc, #140]	; (80003a8 <main+0x24c>)
 800031c:	f000 fffe 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000320:	2201      	movs	r2, #1
 8000322:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000326:	4820      	ldr	r0, [pc, #128]	; (80003a8 <main+0x24c>)
 8000328:	f000 fff8 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800032c:	2201      	movs	r2, #1
 800032e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000332:	481d      	ldr	r0, [pc, #116]	; (80003a8 <main+0x24c>)
 8000334:	f000 fff2 	bl	800131c <HAL_GPIO_WritePin>

		  break;
 8000338:	e012      	b.n	8000360 <main+0x204>
	  default:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800033a:	2201      	movs	r2, #1
 800033c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000340:	4819      	ldr	r0, [pc, #100]	; (80003a8 <main+0x24c>)
 8000342:	f000 ffeb 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000346:	2201      	movs	r2, #1
 8000348:	f44f 7100 	mov.w	r1, #512	; 0x200
 800034c:	4816      	ldr	r0, [pc, #88]	; (80003a8 <main+0x24c>)
 800034e:	f000 ffe5 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000352:	2201      	movs	r2, #1
 8000354:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000358:	4813      	ldr	r0, [pc, #76]	; (80003a8 <main+0x24c>)
 800035a:	f000 ffdf 	bl	800131c <HAL_GPIO_WritePin>
		  break;
 800035e:	bf00      	nop
	  }




	  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&aTxBuffer, (uint8_t *)&reading_buf , sizeof(reading_buf), HAL_MAX_DELAY);
 8000360:	f04f 33ff 	mov.w	r3, #4294967295
 8000364:	9300      	str	r3, [sp, #0]
 8000366:	2320      	movs	r3, #32
 8000368:	4a12      	ldr	r2, [pc, #72]	; (80003b4 <main+0x258>)
 800036a:	4913      	ldr	r1, [pc, #76]	; (80003b8 <main+0x25c>)
 800036c:	4813      	ldr	r0, [pc, #76]	; (80003bc <main+0x260>)
 800036e:	f002 f832 	bl	80023d6 <HAL_SPI_TransmitReceive>

	  sprintf(msg, "%hu\r\n", (int)reading_buf);
 8000372:	4b10      	ldr	r3, [pc, #64]	; (80003b4 <main+0x258>)
 8000374:	461a      	mov	r2, r3
 8000376:	4912      	ldr	r1, [pc, #72]	; (80003c0 <main+0x264>)
 8000378:	4812      	ldr	r0, [pc, #72]	; (80003c4 <main+0x268>)
 800037a:	f003 f96b 	bl	8003654 <siprintf>

		//HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 1000);
 800037e:	4811      	ldr	r0, [pc, #68]	; (80003c4 <main+0x268>)
 8000380:	f7ff fee4 	bl	800014c <strlen>
 8000384:	4603      	mov	r3, r0
 8000386:	b29a      	uxth	r2, r3
 8000388:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800038c:	490d      	ldr	r1, [pc, #52]	; (80003c4 <main+0x268>)
 800038e:	480e      	ldr	r0, [pc, #56]	; (80003c8 <main+0x26c>)
 8000390:	f002 ff63 	bl	800325a <HAL_UART_Transmit>
	  prev_optode=optode;
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <main+0x254>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a04      	ldr	r2, [pc, #16]	; (80003ac <main+0x250>)
 800039a:	6013      	str	r3, [r2, #0]
 800039c:	e729      	b.n	80001f2 <main+0x96>
		  continue;
 800039e:	bf00      	nop
	  if(prev_optode==optode){
 80003a0:	e727      	b.n	80001f2 <main+0x96>
 80003a2:	bf00      	nop
 80003a4:	40010c00 	.word	0x40010c00
 80003a8:	40010800 	.word	0x40010800
 80003ac:	20000090 	.word	0x20000090
 80003b0:	2000008c 	.word	0x2000008c
 80003b4:	200000c0 	.word	0x200000c0
 80003b8:	200004e4 	.word	0x200004e4
 80003bc:	20000114 	.word	0x20000114
 80003c0:	08003ee0 	.word	0x08003ee0
 80003c4:	200000a0 	.word	0x200000a0
 80003c8:	200001b4 	.word	0x200001b4

080003cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b094      	sub	sp, #80	; 0x50
 80003d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003d6:	2228      	movs	r2, #40	; 0x28
 80003d8:	2100      	movs	r1, #0
 80003da:	4618      	mov	r0, r3
 80003dc:	f003 f932 	bl	8003644 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003e0:	f107 0314 	add.w	r3, r7, #20
 80003e4:	2200      	movs	r2, #0
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	605a      	str	r2, [r3, #4]
 80003ea:	609a      	str	r2, [r3, #8]
 80003ec:	60da      	str	r2, [r3, #12]
 80003ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003f0:	1d3b      	adds	r3, r7, #4
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80003fc:	2309      	movs	r3, #9
 80003fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000400:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000404:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000406:	2300      	movs	r3, #0
 8000408:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040a:	2301      	movs	r3, #1
 800040c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800040e:	2301      	movs	r3, #1
 8000410:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000412:	2302      	movs	r3, #2
 8000414:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000416:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800041a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 800041c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000420:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000422:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000426:	4618      	mov	r0, r3
 8000428:	f001 f8a8 	bl	800157c <HAL_RCC_OscConfig>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000432:	f000 f9cf 	bl	80007d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000436:	230f      	movs	r3, #15
 8000438:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800043a:	2301      	movs	r3, #1
 800043c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000442:	2300      	movs	r3, #0
 8000444:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000446:	2300      	movs	r3, #0
 8000448:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800044a:	f107 0314 	add.w	r3, r7, #20
 800044e:	2100      	movs	r1, #0
 8000450:	4618      	mov	r0, r3
 8000452:	f001 fb13 	bl	8001a7c <HAL_RCC_ClockConfig>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800045c:	f000 f9ba 	bl	80007d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 8000460:	2311      	movs	r3, #17
 8000462:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000464:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000468:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800046a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800046e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000470:	1d3b      	adds	r3, r7, #4
 8000472:	4618      	mov	r0, r3
 8000474:	f001 fc9e 	bl	8001db4 <HAL_RCCEx_PeriphCLKConfig>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d001      	beq.n	8000482 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800047e:	f000 f9a9 	bl	80007d4 <Error_Handler>
  }
}
 8000482:	bf00      	nop
 8000484:	3750      	adds	r7, #80	; 0x50
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
	...

0800048c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0


  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000490:	4b0a      	ldr	r3, [pc, #40]	; (80004bc <MX_RTC_Init+0x30>)
 8000492:	4a0b      	ldr	r2, [pc, #44]	; (80004c0 <MX_RTC_Init+0x34>)
 8000494:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000496:	4b09      	ldr	r3, [pc, #36]	; (80004bc <MX_RTC_Init+0x30>)
 8000498:	f04f 32ff 	mov.w	r2, #4294967295
 800049c:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800049e:	4b07      	ldr	r3, [pc, #28]	; (80004bc <MX_RTC_Init+0x30>)
 80004a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004a4:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80004a6:	4805      	ldr	r0, [pc, #20]	; (80004bc <MX_RTC_Init+0x30>)
 80004a8:	f001 fdfe 	bl	80020a8 <HAL_RTC_Init>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 80004b2:	f000 f98f 	bl	80007d4 <Error_Handler>
  }
}
 80004b6:	bf00      	nop
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	200000e0 	.word	0x200000e0
 80004c0:	40002800 	.word	0x40002800

080004c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0


  //__HAL_RCC_SPI1_CLK_ENABLE; // I added this ******************************************************

  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004c8:	4b17      	ldr	r3, [pc, #92]	; (8000528 <MX_SPI1_Init+0x64>)
 80004ca:	4a18      	ldr	r2, [pc, #96]	; (800052c <MX_SPI1_Init+0x68>)
 80004cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004ce:	4b16      	ldr	r3, [pc, #88]	; (8000528 <MX_SPI1_Init+0x64>)
 80004d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004d6:	4b14      	ldr	r3, [pc, #80]	; (8000528 <MX_SPI1_Init+0x64>)
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004dc:	4b12      	ldr	r3, [pc, #72]	; (8000528 <MX_SPI1_Init+0x64>)
 80004de:	2200      	movs	r2, #0
 80004e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004e2:	4b11      	ldr	r3, [pc, #68]	; (8000528 <MX_SPI1_Init+0x64>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80004e8:	4b0f      	ldr	r3, [pc, #60]	; (8000528 <MX_SPI1_Init+0x64>)
 80004ea:	2201      	movs	r2, #1
 80004ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004ee:	4b0e      	ldr	r3, [pc, #56]	; (8000528 <MX_SPI1_Init+0x64>)
 80004f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004f6:	4b0c      	ldr	r3, [pc, #48]	; (8000528 <MX_SPI1_Init+0x64>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80004fc:	4b0a      	ldr	r3, [pc, #40]	; (8000528 <MX_SPI1_Init+0x64>)
 80004fe:	2280      	movs	r2, #128	; 0x80
 8000500:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000502:	4b09      	ldr	r3, [pc, #36]	; (8000528 <MX_SPI1_Init+0x64>)
 8000504:	2200      	movs	r2, #0
 8000506:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000508:	4b07      	ldr	r3, [pc, #28]	; (8000528 <MX_SPI1_Init+0x64>)
 800050a:	2200      	movs	r2, #0
 800050c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <MX_SPI1_Init+0x64>)
 8000510:	220a      	movs	r2, #10
 8000512:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000514:	4804      	ldr	r0, [pc, #16]	; (8000528 <MX_SPI1_Init+0x64>)
 8000516:	f001 feda 	bl	80022ce <HAL_SPI_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000520:	f000 f958 	bl	80007d4 <Error_Handler>
  }

}
 8000524:	bf00      	nop
 8000526:	bd80      	pop	{r7, pc}
 8000528:	20000114 	.word	0x20000114
 800052c:	40013000 	.word	0x40013000

08000530 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000536:	f107 0308 	add.w	r3, r7, #8
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000544:	463b      	mov	r3, r7
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]


  htim2.Instance = TIM2;
 800054c:	4b1e      	ldr	r3, [pc, #120]	; (80005c8 <MX_TIM2_Init+0x98>)
 800054e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000552:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8000554:	4b1c      	ldr	r3, [pc, #112]	; (80005c8 <MX_TIM2_Init+0x98>)
 8000556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800055a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800055c:	4b1a      	ldr	r3, [pc, #104]	; (80005c8 <MX_TIM2_Init+0x98>)
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16000;
 8000562:	4b19      	ldr	r3, [pc, #100]	; (80005c8 <MX_TIM2_Init+0x98>)
 8000564:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000568:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800056a:	4b17      	ldr	r3, [pc, #92]	; (80005c8 <MX_TIM2_Init+0x98>)
 800056c:	2200      	movs	r2, #0
 800056e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000570:	4b15      	ldr	r3, [pc, #84]	; (80005c8 <MX_TIM2_Init+0x98>)
 8000572:	2280      	movs	r2, #128	; 0x80
 8000574:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000576:	4814      	ldr	r0, [pc, #80]	; (80005c8 <MX_TIM2_Init+0x98>)
 8000578:	f002 fa7a 	bl	8002a70 <HAL_TIM_Base_Init>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000582:	f000 f927 	bl	80007d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000586:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800058a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800058c:	f107 0308 	add.w	r3, r7, #8
 8000590:	4619      	mov	r1, r3
 8000592:	480d      	ldr	r0, [pc, #52]	; (80005c8 <MX_TIM2_Init+0x98>)
 8000594:	f002 fbc3 	bl	8002d1e <HAL_TIM_ConfigClockSource>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800059e:	f000 f919 	bl	80007d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a2:	2300      	movs	r3, #0
 80005a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005a6:	2300      	movs	r3, #0
 80005a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005aa:	463b      	mov	r3, r7
 80005ac:	4619      	mov	r1, r3
 80005ae:	4806      	ldr	r0, [pc, #24]	; (80005c8 <MX_TIM2_Init+0x98>)
 80005b0:	f002 fd96 	bl	80030e0 <HAL_TIMEx_MasterConfigSynchronization>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80005ba:	f000 f90b 	bl	80007d4 <Error_Handler>
  }

}
 80005be:	bf00      	nop
 80005c0:	3718      	adds	r7, #24
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	2000016c 	.word	0x2000016c

080005cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80005d0:	4b10      	ldr	r3, [pc, #64]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005d2:	4a11      	ldr	r2, [pc, #68]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005d8:	4a10      	ldr	r2, [pc, #64]	; (800061c <MX_USART2_UART_Init+0x50>)
 80005da:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005dc:	4b0d      	ldr	r3, [pc, #52]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005e8:	4b0a      	ldr	r3, [pc, #40]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005f0:	220c      	movs	r2, #12
 80005f2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <MX_USART2_UART_Init+0x48>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000600:	4804      	ldr	r0, [pc, #16]	; (8000614 <MX_USART2_UART_Init+0x48>)
 8000602:	f002 fddd 	bl	80031c0 <HAL_UART_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 800060c:	f000 f8e2 	bl	80007d4 <Error_Handler>
  }

}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}
 8000614:	200001b4 	.word	0x200001b4
 8000618:	40004400 	.word	0x40004400
 800061c:	000f4240 	.word	0x000f4240

08000620 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0

  hpcd_USB_FS.Instance = USB;
 8000624:	4b0d      	ldr	r3, [pc, #52]	; (800065c <MX_USB_PCD_Init+0x3c>)
 8000626:	4a0e      	ldr	r2, [pc, #56]	; (8000660 <MX_USB_PCD_Init+0x40>)
 8000628:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800062a:	4b0c      	ldr	r3, [pc, #48]	; (800065c <MX_USB_PCD_Init+0x3c>)
 800062c:	2208      	movs	r2, #8
 800062e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000630:	4b0a      	ldr	r3, [pc, #40]	; (800065c <MX_USB_PCD_Init+0x3c>)
 8000632:	2202      	movs	r2, #2
 8000634:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000636:	4b09      	ldr	r3, [pc, #36]	; (800065c <MX_USB_PCD_Init+0x3c>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800063c:	4b07      	ldr	r3, [pc, #28]	; (800065c <MX_USB_PCD_Init+0x3c>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <MX_USB_PCD_Init+0x3c>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000648:	4804      	ldr	r0, [pc, #16]	; (800065c <MX_USB_PCD_Init+0x3c>)
 800064a:	f000 fe7f 	bl	800134c <HAL_PCD_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000654:	f000 f8be 	bl	80007d4 <Error_Handler>
  }

}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	200001f8 	.word	0x200001f8
 8000660:	40005c00 	.word	0x40005c00

08000664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b088      	sub	sp, #32
 8000668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0310 	add.w	r3, r7, #16
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000678:	4b34      	ldr	r3, [pc, #208]	; (800074c <MX_GPIO_Init+0xe8>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	4a33      	ldr	r2, [pc, #204]	; (800074c <MX_GPIO_Init+0xe8>)
 800067e:	f043 0310 	orr.w	r3, r3, #16
 8000682:	6193      	str	r3, [r2, #24]
 8000684:	4b31      	ldr	r3, [pc, #196]	; (800074c <MX_GPIO_Init+0xe8>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	f003 0310 	and.w	r3, r3, #16
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000690:	4b2e      	ldr	r3, [pc, #184]	; (800074c <MX_GPIO_Init+0xe8>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a2d      	ldr	r2, [pc, #180]	; (800074c <MX_GPIO_Init+0xe8>)
 8000696:	f043 0320 	orr.w	r3, r3, #32
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b2b      	ldr	r3, [pc, #172]	; (800074c <MX_GPIO_Init+0xe8>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0320 	and.w	r3, r3, #32
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a8:	4b28      	ldr	r3, [pc, #160]	; (800074c <MX_GPIO_Init+0xe8>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	4a27      	ldr	r2, [pc, #156]	; (800074c <MX_GPIO_Init+0xe8>)
 80006ae:	f043 0304 	orr.w	r3, r3, #4
 80006b2:	6193      	str	r3, [r2, #24]
 80006b4:	4b25      	ldr	r3, [pc, #148]	; (800074c <MX_GPIO_Init+0xe8>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	f003 0304 	and.w	r3, r3, #4
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c0:	4b22      	ldr	r3, [pc, #136]	; (800074c <MX_GPIO_Init+0xe8>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	4a21      	ldr	r2, [pc, #132]	; (800074c <MX_GPIO_Init+0xe8>)
 80006c6:	f043 0308 	orr.w	r3, r3, #8
 80006ca:	6193      	str	r3, [r2, #24]
 80006cc:	4b1f      	ldr	r3, [pc, #124]	; (800074c <MX_GPIO_Init+0xe8>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	f003 0308 	and.w	r3, r3, #8
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|A20_Pin|A21_Pin|A22_Pin, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f240 7101 	movw	r1, #1793	; 0x701
 80006de:	481c      	ldr	r0, [pc, #112]	; (8000750 <MX_GPIO_Init+0xec>)
 80006e0:	f000 fe1c 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A12_Pin|A10_Pin|A11_Pin, GPIO_PIN_RESET);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2107      	movs	r1, #7
 80006e8:	481a      	ldr	r0, [pc, #104]	; (8000754 <MX_GPIO_Init+0xf0>)
 80006ea:	f000 fe17 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80006ee:	2301      	movs	r3, #1
 80006f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006fa:	2303      	movs	r3, #3
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f107 0310 	add.w	r3, r7, #16
 8000702:	4619      	mov	r1, r3
 8000704:	4812      	ldr	r0, [pc, #72]	; (8000750 <MX_GPIO_Init+0xec>)
 8000706:	f000 fc85 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pins : A12_Pin A10_Pin A11_Pin */
  GPIO_InitStruct.Pin = A12_Pin|A10_Pin|A11_Pin;
 800070a:	2307      	movs	r3, #7
 800070c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070e:	2301      	movs	r3, #1
 8000710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000712:	2302      	movs	r3, #2
 8000714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000716:	2303      	movs	r3, #3
 8000718:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071a:	f107 0310 	add.w	r3, r7, #16
 800071e:	4619      	mov	r1, r3
 8000720:	480c      	ldr	r0, [pc, #48]	; (8000754 <MX_GPIO_Init+0xf0>)
 8000722:	f000 fc77 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pins : A20_Pin A21_Pin A22_Pin */
  GPIO_InitStruct.Pin = A20_Pin|A21_Pin|A22_Pin;
 8000726:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072c:	2301      	movs	r3, #1
 800072e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000730:	2302      	movs	r3, #2
 8000732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000734:	2303      	movs	r3, #3
 8000736:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	4619      	mov	r1, r3
 800073e:	4804      	ldr	r0, [pc, #16]	; (8000750 <MX_GPIO_Init+0xec>)
 8000740:	f000 fc68 	bl	8001014 <HAL_GPIO_Init>

}
 8000744:	bf00      	nop
 8000746:	3720      	adds	r7, #32
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40021000 	.word	0x40021000
 8000750:	40010800 	.word	0x40010800
 8000754:	40010c00 	.word	0x40010c00

08000758 <get_optode>:


int get_optode(void){
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	return optode;
 800075c:	4b02      	ldr	r3, [pc, #8]	; (8000768 <get_optode+0x10>)
 800075e:	681b      	ldr	r3, [r3, #0]
}
 8000760:	4618      	mov	r0, r3
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr
 8000768:	2000008c 	.word	0x2000008c

0800076c <HAL_TIM_PeriodElapsedCallback>:

//   Interrupt service routine for periodic timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	if (htim==&htim2){
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	4a12      	ldr	r2, [pc, #72]	; (80007c0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d11d      	bne.n	80007b8 <HAL_TIM_PeriodElapsedCallback+0x4c>
		optode+=1;
 800077c:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	3301      	adds	r3, #1
 8000782:	4a10      	ldr	r2, [pc, #64]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000784:	6013      	str	r3, [r2, #0]
		if(optode==7){
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b07      	cmp	r3, #7
 800078c:	d102      	bne.n	8000794 <HAL_TIM_PeriodElapsedCallback+0x28>
			optode=0;
 800078e:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
		}
		sprintf(msg, "%hu\r\n", optode);
 8000794:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	461a      	mov	r2, r3
 800079a:	490b      	ldr	r1, [pc, #44]	; (80007c8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800079c:	480b      	ldr	r0, [pc, #44]	; (80007cc <HAL_TIM_PeriodElapsedCallback+0x60>)
 800079e:	f002 ff59 	bl	8003654 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80007a2:	480a      	ldr	r0, [pc, #40]	; (80007cc <HAL_TIM_PeriodElapsedCallback+0x60>)
 80007a4:	f7ff fcd2 	bl	800014c <strlen>
 80007a8:	4603      	mov	r3, r0
 80007aa:	b29a      	uxth	r2, r3
 80007ac:	f04f 33ff 	mov.w	r3, #4294967295
 80007b0:	4906      	ldr	r1, [pc, #24]	; (80007cc <HAL_TIM_PeriodElapsedCallback+0x60>)
 80007b2:	4807      	ldr	r0, [pc, #28]	; (80007d0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80007b4:	f002 fd51 	bl	800325a <HAL_UART_Transmit>
	}
}
 80007b8:	bf00      	nop
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	2000016c 	.word	0x2000016c
 80007c4:	2000008c 	.word	0x2000008c
 80007c8:	08003ee0 	.word	0x08003ee0
 80007cc:	200000a0 	.word	0x200000a0
 80007d0:	200001b4 	.word	0x200001b4

080007d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d8:	b672      	cpsid	i
}
 80007da:	bf00      	nop
  /* to report the HAL error return state */
  __disable_irq();
  while (1)
 80007dc:	e7fe      	b.n	80007dc <Error_Handler+0x8>
	...

080007e0 <starting_process>:
/**
  * @brief  this indicates the starting of the Main controller
  * @retval None
  */
void starting_process(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80007e4:	b672      	cpsid	i
}
 80007e6:	bf00      	nop
  /* to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2180      	movs	r1, #128	; 0x80
 80007ec:	481a      	ldr	r0, [pc, #104]	; (8000858 <starting_process+0x78>)
 80007ee:	f000 fd95 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 80007f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007f6:	f000 fa65 	bl	8000cc4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80007fa:	2201      	movs	r2, #1
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	4816      	ldr	r0, [pc, #88]	; (8000858 <starting_process+0x78>)
 8000800:	f000 fd8c 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000804:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000808:	f000 fa5c 	bl	8000cc4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	2180      	movs	r1, #128	; 0x80
 8000810:	4811      	ldr	r0, [pc, #68]	; (8000858 <starting_process+0x78>)
 8000812:	f000 fd83 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000816:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800081a:	f000 fa53 	bl	8000cc4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800081e:	2201      	movs	r2, #1
 8000820:	2180      	movs	r1, #128	; 0x80
 8000822:	480d      	ldr	r0, [pc, #52]	; (8000858 <starting_process+0x78>)
 8000824:	f000 fd7a 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000828:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800082c:	f000 fa4a 	bl	8000cc4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2180      	movs	r1, #128	; 0x80
 8000834:	4808      	ldr	r0, [pc, #32]	; (8000858 <starting_process+0x78>)
 8000836:	f000 fd71 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800083a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800083e:	f000 fa41 	bl	8000cc4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000842:	2201      	movs	r2, #1
 8000844:	2180      	movs	r1, #128	; 0x80
 8000846:	4804      	ldr	r0, [pc, #16]	; (8000858 <starting_process+0x78>)
 8000848:	f000 fd68 	bl	800131c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800084c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000850:	f000 fa38 	bl	8000cc4 <HAL_Delay>

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40010c00 	.word	0x40010c00

0800085c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <HAL_MspInit+0x5c>)
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	4a14      	ldr	r2, [pc, #80]	; (80008b8 <HAL_MspInit+0x5c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6193      	str	r3, [r2, #24]
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <HAL_MspInit+0x5c>)
 8000870:	699b      	ldr	r3, [r3, #24]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <HAL_MspInit+0x5c>)
 800087c:	69db      	ldr	r3, [r3, #28]
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <HAL_MspInit+0x5c>)
 8000880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000884:	61d3      	str	r3, [r2, #28]
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <HAL_MspInit+0x5c>)
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <HAL_MspInit+0x60>)
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	4a04      	ldr	r2, [pc, #16]	; (80008bc <HAL_MspInit+0x60>)
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ae:	bf00      	nop
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	40021000 	.word	0x40021000
 80008bc:	40010000 	.word	0x40010000

080008c0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a0b      	ldr	r2, [pc, #44]	; (80008fc <HAL_RTC_MspInit+0x3c>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d110      	bne.n	80008f4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80008d2:	f000 fe47 	bl	8001564 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80008d6:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_RTC_MspInit+0x40>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	4a09      	ldr	r2, [pc, #36]	; (8000900 <HAL_RTC_MspInit+0x40>)
 80008dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80008e0:	61d3      	str	r3, [r2, #28]
 80008e2:	4b07      	ldr	r3, [pc, #28]	; (8000900 <HAL_RTC_MspInit+0x40>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80008ee:	4b05      	ldr	r3, [pc, #20]	; (8000904 <HAL_RTC_MspInit+0x44>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80008f4:	bf00      	nop
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40002800 	.word	0x40002800
 8000900:	40021000 	.word	0x40021000
 8000904:	4242043c 	.word	0x4242043c

08000908 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b088      	sub	sp, #32
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000910:	f107 0310 	add.w	r3, r7, #16
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a1f      	ldr	r2, [pc, #124]	; (80009a0 <HAL_SPI_MspInit+0x98>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d137      	bne.n	8000998 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000928:	4b1e      	ldr	r3, [pc, #120]	; (80009a4 <HAL_SPI_MspInit+0x9c>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	4a1d      	ldr	r2, [pc, #116]	; (80009a4 <HAL_SPI_MspInit+0x9c>)
 800092e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000932:	6193      	str	r3, [r2, #24]
 8000934:	4b1b      	ldr	r3, [pc, #108]	; (80009a4 <HAL_SPI_MspInit+0x9c>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000940:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <HAL_SPI_MspInit+0x9c>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	4a17      	ldr	r2, [pc, #92]	; (80009a4 <HAL_SPI_MspInit+0x9c>)
 8000946:	f043 0304 	orr.w	r3, r3, #4
 800094a:	6193      	str	r3, [r2, #24]
 800094c:	4b15      	ldr	r3, [pc, #84]	; (80009a4 <HAL_SPI_MspInit+0x9c>)
 800094e:	699b      	ldr	r3, [r3, #24]
 8000950:	f003 0304 	and.w	r3, r3, #4
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000958:	23a0      	movs	r3, #160	; 0xa0
 800095a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	4619      	mov	r1, r3
 800096a:	480f      	ldr	r0, [pc, #60]	; (80009a8 <HAL_SPI_MspInit+0xa0>)
 800096c:	f000 fb52 	bl	8001014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000970:	2340      	movs	r3, #64	; 0x40
 8000972:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	4619      	mov	r1, r3
 8000982:	4809      	ldr	r0, [pc, #36]	; (80009a8 <HAL_SPI_MspInit+0xa0>)
 8000984:	f000 fb46 	bl	8001014 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000988:	2200      	movs	r2, #0
 800098a:	2100      	movs	r1, #0
 800098c:	2023      	movs	r0, #35	; 0x23
 800098e:	f000 fa94 	bl	8000eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000992:	2023      	movs	r0, #35	; 0x23
 8000994:	f000 faad 	bl	8000ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000998:	bf00      	nop
 800099a:	3720      	adds	r7, #32
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40013000 	.word	0x40013000
 80009a4:	40021000 	.word	0x40021000
 80009a8:	40010800 	.word	0x40010800

080009ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009bc:	d113      	bne.n	80009e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <HAL_TIM_Base_MspInit+0x44>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	4a0b      	ldr	r2, [pc, #44]	; (80009f0 <HAL_TIM_Base_MspInit+0x44>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	61d3      	str	r3, [r2, #28]
 80009ca:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <HAL_TIM_Base_MspInit+0x44>)
 80009cc:	69db      	ldr	r3, [r3, #28]
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2100      	movs	r1, #0
 80009da:	201c      	movs	r0, #28
 80009dc:	f000 fa6d 	bl	8000eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009e0:	201c      	movs	r0, #28
 80009e2:	f000 fa86 	bl	8000ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40021000 	.word	0x40021000

080009f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b088      	sub	sp, #32
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a1b      	ldr	r2, [pc, #108]	; (8000a7c <HAL_UART_MspInit+0x88>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d12f      	bne.n	8000a74 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a14:	4b1a      	ldr	r3, [pc, #104]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a16:	69db      	ldr	r3, [r3, #28]
 8000a18:	4a19      	ldr	r2, [pc, #100]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a1e:	61d3      	str	r3, [r2, #28]
 8000a20:	4b17      	ldr	r3, [pc, #92]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a22:	69db      	ldr	r3, [r3, #28]
 8000a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2c:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	4a13      	ldr	r2, [pc, #76]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a32:	f043 0304 	orr.w	r3, r3, #4
 8000a36:	6193      	str	r3, [r2, #24]
 8000a38:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	f003 0304 	and.w	r3, r3, #4
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a44:	2304      	movs	r3, #4
 8000a46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	4619      	mov	r1, r3
 8000a56:	480b      	ldr	r0, [pc, #44]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a58:	f000 fadc 	bl	8001014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a5c:	2308      	movs	r3, #8
 8000a5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	f107 0310 	add.w	r3, r7, #16
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4805      	ldr	r0, [pc, #20]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a70:	f000 fad0 	bl	8001014 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a74:	bf00      	nop
 8000a76:	3720      	adds	r7, #32
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40004400 	.word	0x40004400
 8000a80:	40021000 	.word	0x40021000
 8000a84:	40010800 	.word	0x40010800

08000a88 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a09      	ldr	r2, [pc, #36]	; (8000abc <HAL_PCD_MspInit+0x34>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d10b      	bne.n	8000ab2 <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <HAL_PCD_MspInit+0x38>)
 8000a9c:	69db      	ldr	r3, [r3, #28]
 8000a9e:	4a08      	ldr	r2, [pc, #32]	; (8000ac0 <HAL_PCD_MspInit+0x38>)
 8000aa0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000aa4:	61d3      	str	r3, [r2, #28]
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <HAL_PCD_MspInit+0x38>)
 8000aa8:	69db      	ldr	r3, [r3, #28]
 8000aaa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000ab2:	bf00      	nop
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr
 8000abc:	40005c00 	.word	0x40005c00
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <NMI_Handler+0x4>

08000aca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ace:	e7fe      	b.n	8000ace <HardFault_Handler+0x4>

08000ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <MemManage_Handler+0x4>

08000ad6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ada:	e7fe      	b.n	8000ada <BusFault_Handler+0x4>

08000adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <UsageFault_Handler+0x4>

08000ae2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr

08000aee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr

08000afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr

08000b06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b0a:	f000 f8bf 	bl	8000c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b18:	4802      	ldr	r0, [pc, #8]	; (8000b24 <TIM2_IRQHandler+0x10>)
 8000b1a:	f001 fff8 	bl	8002b0e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	2000016c 	.word	0x2000016c

08000b28 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000b2c:	4802      	ldr	r0, [pc, #8]	; (8000b38 <SPI1_IRQHandler+0x10>)
 8000b2e:	f001 fdf5 	bl	800271c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000114 	.word	0x20000114

08000b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b44:	4a14      	ldr	r2, [pc, #80]	; (8000b98 <_sbrk+0x5c>)
 8000b46:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <_sbrk+0x60>)
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b50:	4b13      	ldr	r3, [pc, #76]	; (8000ba0 <_sbrk+0x64>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d102      	bne.n	8000b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <_sbrk+0x64>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	; (8000ba4 <_sbrk+0x68>)
 8000b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <_sbrk+0x64>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d207      	bcs.n	8000b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b6c:	f002 fd40 	bl	80035f0 <__errno>
 8000b70:	4603      	mov	r3, r0
 8000b72:	220c      	movs	r2, #12
 8000b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b76:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7a:	e009      	b.n	8000b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b82:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <_sbrk+0x64>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	4a05      	ldr	r2, [pc, #20]	; (8000ba0 <_sbrk+0x64>)
 8000b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b8e:	68fb      	ldr	r3, [r7, #12]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20005000 	.word	0x20005000
 8000b9c:	00000400 	.word	0x00000400
 8000ba0:	20000094 	.word	0x20000094
 8000ba4:	20000508 	.word	0x20000508

08000ba8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr

08000bb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb4:	480c      	ldr	r0, [pc, #48]	; (8000be8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bb6:	490d      	ldr	r1, [pc, #52]	; (8000bec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bb8:	4a0d      	ldr	r2, [pc, #52]	; (8000bf0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bbc:	e002      	b.n	8000bc4 <LoopCopyDataInit>

08000bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bc2:	3304      	adds	r3, #4

08000bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc8:	d3f9      	bcc.n	8000bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bca:	4a0a      	ldr	r2, [pc, #40]	; (8000bf4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bcc:	4c0a      	ldr	r4, [pc, #40]	; (8000bf8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd0:	e001      	b.n	8000bd6 <LoopFillZerobss>

08000bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd4:	3204      	adds	r2, #4

08000bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd8:	d3fb      	bcc.n	8000bd2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000bda:	f7ff ffe5 	bl	8000ba8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bde:	f002 fd0d 	bl	80035fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000be2:	f7ff fabb 	bl	800015c <main>
  bx lr
 8000be6:	4770      	bx	lr
  ldr r0, =_sdata
 8000be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bec:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bf0:	08003f5c 	.word	0x08003f5c
  ldr r2, =_sbss
 8000bf4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bf8:	20000508 	.word	0x20000508

08000bfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bfc:	e7fe      	b.n	8000bfc <ADC1_2_IRQHandler>
	...

08000c00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <HAL_Init+0x28>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a07      	ldr	r2, [pc, #28]	; (8000c28 <HAL_Init+0x28>)
 8000c0a:	f043 0310 	orr.w	r3, r3, #16
 8000c0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c10:	2003      	movs	r0, #3
 8000c12:	f000 f947 	bl	8000ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c16:	200f      	movs	r0, #15
 8000c18:	f000 f808 	bl	8000c2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c1c:	f7ff fe1e 	bl	800085c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40022000 	.word	0x40022000

08000c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c34:	4b12      	ldr	r3, [pc, #72]	; (8000c80 <HAL_InitTick+0x54>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <HAL_InitTick+0x58>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f000 f95f 	bl	8000f0e <HAL_SYSTICK_Config>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e00e      	b.n	8000c78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2b0f      	cmp	r3, #15
 8000c5e:	d80a      	bhi.n	8000c76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c60:	2200      	movs	r2, #0
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	f04f 30ff 	mov.w	r0, #4294967295
 8000c68:	f000 f927 	bl	8000eba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c6c:	4a06      	ldr	r2, [pc, #24]	; (8000c88 <HAL_InitTick+0x5c>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	e000      	b.n	8000c78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000008 	.word	0x20000008
 8000c88:	20000004 	.word	0x20000004

08000c8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <HAL_IncTick+0x1c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	461a      	mov	r2, r3
 8000c96:	4b05      	ldr	r3, [pc, #20]	; (8000cac <HAL_IncTick+0x20>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	4a03      	ldr	r2, [pc, #12]	; (8000cac <HAL_IncTick+0x20>)
 8000c9e:	6013      	str	r3, [r2, #0]
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr
 8000ca8:	20000008 	.word	0x20000008
 8000cac:	200004f4 	.word	0x200004f4

08000cb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b02      	ldr	r3, [pc, #8]	; (8000cc0 <HAL_GetTick+0x10>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr
 8000cc0:	200004f4 	.word	0x200004f4

08000cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ccc:	f7ff fff0 	bl	8000cb0 <HAL_GetTick>
 8000cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cdc:	d005      	beq.n	8000cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <HAL_Delay+0x44>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cea:	bf00      	nop
 8000cec:	f7ff ffe0 	bl	8000cb0 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d8f7      	bhi.n	8000cec <HAL_Delay+0x28>
  {
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000008 	.word	0x20000008

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bc80      	pop	{r7}
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	db0b      	blt.n	8000d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	f003 021f 	and.w	r2, r3, #31
 8000d88:	4906      	ldr	r1, [pc, #24]	; (8000da4 <__NVIC_EnableIRQ+0x34>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	2001      	movs	r0, #1
 8000d92:	fa00 f202 	lsl.w	r2, r0, r2
 8000d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	e000e100 	.word	0xe000e100

08000da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	6039      	str	r1, [r7, #0]
 8000db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	db0a      	blt.n	8000dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	490c      	ldr	r1, [pc, #48]	; (8000df4 <__NVIC_SetPriority+0x4c>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	0112      	lsls	r2, r2, #4
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	440b      	add	r3, r1
 8000dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd0:	e00a      	b.n	8000de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4908      	ldr	r1, [pc, #32]	; (8000df8 <__NVIC_SetPriority+0x50>)
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	f003 030f 	and.w	r3, r3, #15
 8000dde:	3b04      	subs	r3, #4
 8000de0:	0112      	lsls	r2, r2, #4
 8000de2:	b2d2      	uxtb	r2, r2
 8000de4:	440b      	add	r3, r1
 8000de6:	761a      	strb	r2, [r3, #24]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc80      	pop	{r7}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000e100 	.word	0xe000e100
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b089      	sub	sp, #36	; 0x24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	f1c3 0307 	rsb	r3, r3, #7
 8000e16:	2b04      	cmp	r3, #4
 8000e18:	bf28      	it	cs
 8000e1a:	2304      	movcs	r3, #4
 8000e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3304      	adds	r3, #4
 8000e22:	2b06      	cmp	r3, #6
 8000e24:	d902      	bls.n	8000e2c <NVIC_EncodePriority+0x30>
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3b03      	subs	r3, #3
 8000e2a:	e000      	b.n	8000e2e <NVIC_EncodePriority+0x32>
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e30:	f04f 32ff 	mov.w	r2, #4294967295
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	401a      	ands	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e44:	f04f 31ff 	mov.w	r1, #4294967295
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4e:	43d9      	mvns	r1, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	4313      	orrs	r3, r2
         );
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3724      	adds	r7, #36	; 0x24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e70:	d301      	bcc.n	8000e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e72:	2301      	movs	r3, #1
 8000e74:	e00f      	b.n	8000e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e76:	4a0a      	ldr	r2, [pc, #40]	; (8000ea0 <SysTick_Config+0x40>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e7e:	210f      	movs	r1, #15
 8000e80:	f04f 30ff 	mov.w	r0, #4294967295
 8000e84:	f7ff ff90 	bl	8000da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e88:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <SysTick_Config+0x40>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8e:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <SysTick_Config+0x40>)
 8000e90:	2207      	movs	r2, #7
 8000e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	e000e010 	.word	0xe000e010

08000ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f7ff ff2d 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b086      	sub	sp, #24
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	60b9      	str	r1, [r7, #8]
 8000ec4:	607a      	str	r2, [r7, #4]
 8000ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ecc:	f7ff ff42 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	6978      	ldr	r0, [r7, #20]
 8000ed8:	f7ff ff90 	bl	8000dfc <NVIC_EncodePriority>
 8000edc:	4602      	mov	r2, r0
 8000ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff5f 	bl	8000da8 <__NVIC_SetPriority>
}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	4603      	mov	r3, r0
 8000efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff ff35 	bl	8000d70 <__NVIC_EnableIRQ>
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b082      	sub	sp, #8
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f7ff ffa2 	bl	8000e60 <SysTick_Config>
 8000f1c:	4603      	mov	r3, r0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f30:	2300      	movs	r3, #0
 8000f32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d005      	beq.n	8000f4a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2204      	movs	r2, #4
 8000f42:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	73fb      	strb	r3, [r7, #15]
 8000f48:	e051      	b.n	8000fee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f022 020e 	bic.w	r2, r2, #14
 8000f58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f022 0201 	bic.w	r2, r2, #1
 8000f68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a22      	ldr	r2, [pc, #136]	; (8000ff8 <HAL_DMA_Abort_IT+0xd0>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d029      	beq.n	8000fc8 <HAL_DMA_Abort_IT+0xa0>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a20      	ldr	r2, [pc, #128]	; (8000ffc <HAL_DMA_Abort_IT+0xd4>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d022      	beq.n	8000fc4 <HAL_DMA_Abort_IT+0x9c>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a1f      	ldr	r2, [pc, #124]	; (8001000 <HAL_DMA_Abort_IT+0xd8>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d01a      	beq.n	8000fbe <HAL_DMA_Abort_IT+0x96>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a1d      	ldr	r2, [pc, #116]	; (8001004 <HAL_DMA_Abort_IT+0xdc>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d012      	beq.n	8000fb8 <HAL_DMA_Abort_IT+0x90>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a1c      	ldr	r2, [pc, #112]	; (8001008 <HAL_DMA_Abort_IT+0xe0>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d00a      	beq.n	8000fb2 <HAL_DMA_Abort_IT+0x8a>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a1a      	ldr	r2, [pc, #104]	; (800100c <HAL_DMA_Abort_IT+0xe4>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d102      	bne.n	8000fac <HAL_DMA_Abort_IT+0x84>
 8000fa6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000faa:	e00e      	b.n	8000fca <HAL_DMA_Abort_IT+0xa2>
 8000fac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fb0:	e00b      	b.n	8000fca <HAL_DMA_Abort_IT+0xa2>
 8000fb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fb6:	e008      	b.n	8000fca <HAL_DMA_Abort_IT+0xa2>
 8000fb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fbc:	e005      	b.n	8000fca <HAL_DMA_Abort_IT+0xa2>
 8000fbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fc2:	e002      	b.n	8000fca <HAL_DMA_Abort_IT+0xa2>
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	e000      	b.n	8000fca <HAL_DMA_Abort_IT+0xa2>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	4a11      	ldr	r2, [pc, #68]	; (8001010 <HAL_DMA_Abort_IT+0xe8>)
 8000fcc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	4798      	blx	r3
    } 
  }
  return status;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40020008 	.word	0x40020008
 8000ffc:	4002001c 	.word	0x4002001c
 8001000:	40020030 	.word	0x40020030
 8001004:	40020044 	.word	0x40020044
 8001008:	40020058 	.word	0x40020058
 800100c:	4002006c 	.word	0x4002006c
 8001010:	40020000 	.word	0x40020000

08001014 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001014:	b480      	push	{r7}
 8001016:	b08b      	sub	sp, #44	; 0x2c
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800101e:	2300      	movs	r3, #0
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001022:	2300      	movs	r3, #0
 8001024:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001026:	e169      	b.n	80012fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001028:	2201      	movs	r2, #1
 800102a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	69fa      	ldr	r2, [r7, #28]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	429a      	cmp	r2, r3
 8001042:	f040 8158 	bne.w	80012f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	4a9a      	ldr	r2, [pc, #616]	; (80012b4 <HAL_GPIO_Init+0x2a0>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d05e      	beq.n	800110e <HAL_GPIO_Init+0xfa>
 8001050:	4a98      	ldr	r2, [pc, #608]	; (80012b4 <HAL_GPIO_Init+0x2a0>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d875      	bhi.n	8001142 <HAL_GPIO_Init+0x12e>
 8001056:	4a98      	ldr	r2, [pc, #608]	; (80012b8 <HAL_GPIO_Init+0x2a4>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d058      	beq.n	800110e <HAL_GPIO_Init+0xfa>
 800105c:	4a96      	ldr	r2, [pc, #600]	; (80012b8 <HAL_GPIO_Init+0x2a4>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d86f      	bhi.n	8001142 <HAL_GPIO_Init+0x12e>
 8001062:	4a96      	ldr	r2, [pc, #600]	; (80012bc <HAL_GPIO_Init+0x2a8>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d052      	beq.n	800110e <HAL_GPIO_Init+0xfa>
 8001068:	4a94      	ldr	r2, [pc, #592]	; (80012bc <HAL_GPIO_Init+0x2a8>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d869      	bhi.n	8001142 <HAL_GPIO_Init+0x12e>
 800106e:	4a94      	ldr	r2, [pc, #592]	; (80012c0 <HAL_GPIO_Init+0x2ac>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d04c      	beq.n	800110e <HAL_GPIO_Init+0xfa>
 8001074:	4a92      	ldr	r2, [pc, #584]	; (80012c0 <HAL_GPIO_Init+0x2ac>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d863      	bhi.n	8001142 <HAL_GPIO_Init+0x12e>
 800107a:	4a92      	ldr	r2, [pc, #584]	; (80012c4 <HAL_GPIO_Init+0x2b0>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d046      	beq.n	800110e <HAL_GPIO_Init+0xfa>
 8001080:	4a90      	ldr	r2, [pc, #576]	; (80012c4 <HAL_GPIO_Init+0x2b0>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d85d      	bhi.n	8001142 <HAL_GPIO_Init+0x12e>
 8001086:	2b12      	cmp	r3, #18
 8001088:	d82a      	bhi.n	80010e0 <HAL_GPIO_Init+0xcc>
 800108a:	2b12      	cmp	r3, #18
 800108c:	d859      	bhi.n	8001142 <HAL_GPIO_Init+0x12e>
 800108e:	a201      	add	r2, pc, #4	; (adr r2, 8001094 <HAL_GPIO_Init+0x80>)
 8001090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001094:	0800110f 	.word	0x0800110f
 8001098:	080010e9 	.word	0x080010e9
 800109c:	080010fb 	.word	0x080010fb
 80010a0:	0800113d 	.word	0x0800113d
 80010a4:	08001143 	.word	0x08001143
 80010a8:	08001143 	.word	0x08001143
 80010ac:	08001143 	.word	0x08001143
 80010b0:	08001143 	.word	0x08001143
 80010b4:	08001143 	.word	0x08001143
 80010b8:	08001143 	.word	0x08001143
 80010bc:	08001143 	.word	0x08001143
 80010c0:	08001143 	.word	0x08001143
 80010c4:	08001143 	.word	0x08001143
 80010c8:	08001143 	.word	0x08001143
 80010cc:	08001143 	.word	0x08001143
 80010d0:	08001143 	.word	0x08001143
 80010d4:	08001143 	.word	0x08001143
 80010d8:	080010f1 	.word	0x080010f1
 80010dc:	08001105 	.word	0x08001105
 80010e0:	4a79      	ldr	r2, [pc, #484]	; (80012c8 <HAL_GPIO_Init+0x2b4>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d013      	beq.n	800110e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010e6:	e02c      	b.n	8001142 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	623b      	str	r3, [r7, #32]
          break;
 80010ee:	e029      	b.n	8001144 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	3304      	adds	r3, #4
 80010f6:	623b      	str	r3, [r7, #32]
          break;
 80010f8:	e024      	b.n	8001144 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	68db      	ldr	r3, [r3, #12]
 80010fe:	3308      	adds	r3, #8
 8001100:	623b      	str	r3, [r7, #32]
          break;
 8001102:	e01f      	b.n	8001144 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	330c      	adds	r3, #12
 800110a:	623b      	str	r3, [r7, #32]
          break;
 800110c:	e01a      	b.n	8001144 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d102      	bne.n	800111c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001116:	2304      	movs	r3, #4
 8001118:	623b      	str	r3, [r7, #32]
          break;
 800111a:	e013      	b.n	8001144 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d105      	bne.n	8001130 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001124:	2308      	movs	r3, #8
 8001126:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	69fa      	ldr	r2, [r7, #28]
 800112c:	611a      	str	r2, [r3, #16]
          break;
 800112e:	e009      	b.n	8001144 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001130:	2308      	movs	r3, #8
 8001132:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	69fa      	ldr	r2, [r7, #28]
 8001138:	615a      	str	r2, [r3, #20]
          break;
 800113a:	e003      	b.n	8001144 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800113c:	2300      	movs	r3, #0
 800113e:	623b      	str	r3, [r7, #32]
          break;
 8001140:	e000      	b.n	8001144 <HAL_GPIO_Init+0x130>
          break;
 8001142:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	2bff      	cmp	r3, #255	; 0xff
 8001148:	d801      	bhi.n	800114e <HAL_GPIO_Init+0x13a>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	e001      	b.n	8001152 <HAL_GPIO_Init+0x13e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3304      	adds	r3, #4
 8001152:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	2bff      	cmp	r3, #255	; 0xff
 8001158:	d802      	bhi.n	8001160 <HAL_GPIO_Init+0x14c>
 800115a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	e002      	b.n	8001166 <HAL_GPIO_Init+0x152>
 8001160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001162:	3b08      	subs	r3, #8
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	210f      	movs	r1, #15
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	fa01 f303 	lsl.w	r3, r1, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	401a      	ands	r2, r3
 8001178:	6a39      	ldr	r1, [r7, #32]
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	fa01 f303 	lsl.w	r3, r1, r3
 8001180:	431a      	orrs	r2, r3
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118e:	2b00      	cmp	r3, #0
 8001190:	f000 80b1 	beq.w	80012f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001194:	4b4d      	ldr	r3, [pc, #308]	; (80012cc <HAL_GPIO_Init+0x2b8>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a4c      	ldr	r2, [pc, #304]	; (80012cc <HAL_GPIO_Init+0x2b8>)
 800119a:	f043 0301 	orr.w	r3, r3, #1
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b4a      	ldr	r3, [pc, #296]	; (80012cc <HAL_GPIO_Init+0x2b8>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011ac:	4a48      	ldr	r2, [pc, #288]	; (80012d0 <HAL_GPIO_Init+0x2bc>)
 80011ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	3302      	adds	r3, #2
 80011b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	f003 0303 	and.w	r3, r3, #3
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	220f      	movs	r2, #15
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	4013      	ands	r3, r2
 80011ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a40      	ldr	r2, [pc, #256]	; (80012d4 <HAL_GPIO_Init+0x2c0>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d013      	beq.n	8001200 <HAL_GPIO_Init+0x1ec>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a3f      	ldr	r2, [pc, #252]	; (80012d8 <HAL_GPIO_Init+0x2c4>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d00d      	beq.n	80011fc <HAL_GPIO_Init+0x1e8>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a3e      	ldr	r2, [pc, #248]	; (80012dc <HAL_GPIO_Init+0x2c8>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d007      	beq.n	80011f8 <HAL_GPIO_Init+0x1e4>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a3d      	ldr	r2, [pc, #244]	; (80012e0 <HAL_GPIO_Init+0x2cc>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d101      	bne.n	80011f4 <HAL_GPIO_Init+0x1e0>
 80011f0:	2303      	movs	r3, #3
 80011f2:	e006      	b.n	8001202 <HAL_GPIO_Init+0x1ee>
 80011f4:	2304      	movs	r3, #4
 80011f6:	e004      	b.n	8001202 <HAL_GPIO_Init+0x1ee>
 80011f8:	2302      	movs	r3, #2
 80011fa:	e002      	b.n	8001202 <HAL_GPIO_Init+0x1ee>
 80011fc:	2301      	movs	r3, #1
 80011fe:	e000      	b.n	8001202 <HAL_GPIO_Init+0x1ee>
 8001200:	2300      	movs	r3, #0
 8001202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001204:	f002 0203 	and.w	r2, r2, #3
 8001208:	0092      	lsls	r2, r2, #2
 800120a:	4093      	lsls	r3, r2
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	4313      	orrs	r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001212:	492f      	ldr	r1, [pc, #188]	; (80012d0 <HAL_GPIO_Init+0x2bc>)
 8001214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001216:	089b      	lsrs	r3, r3, #2
 8001218:	3302      	adds	r3, #2
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d006      	beq.n	800123a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800122c:	4b2d      	ldr	r3, [pc, #180]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	492c      	ldr	r1, [pc, #176]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	600b      	str	r3, [r1, #0]
 8001238:	e006      	b.n	8001248 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800123a:	4b2a      	ldr	r3, [pc, #168]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	43db      	mvns	r3, r3
 8001242:	4928      	ldr	r1, [pc, #160]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 8001244:	4013      	ands	r3, r2
 8001246:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d006      	beq.n	8001262 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001254:	4b23      	ldr	r3, [pc, #140]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	4922      	ldr	r1, [pc, #136]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	4313      	orrs	r3, r2
 800125e:	604b      	str	r3, [r1, #4]
 8001260:	e006      	b.n	8001270 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001262:	4b20      	ldr	r3, [pc, #128]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	43db      	mvns	r3, r3
 800126a:	491e      	ldr	r1, [pc, #120]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 800126c:	4013      	ands	r3, r2
 800126e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d006      	beq.n	800128a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800127c:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 800127e:	689a      	ldr	r2, [r3, #8]
 8001280:	4918      	ldr	r1, [pc, #96]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	4313      	orrs	r3, r2
 8001286:	608b      	str	r3, [r1, #8]
 8001288:	e006      	b.n	8001298 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800128a:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 800128c:	689a      	ldr	r2, [r3, #8]
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	43db      	mvns	r3, r3
 8001292:	4914      	ldr	r1, [pc, #80]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 8001294:	4013      	ands	r3, r2
 8001296:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d021      	beq.n	80012e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012a4:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 80012a6:	68da      	ldr	r2, [r3, #12]
 80012a8:	490e      	ldr	r1, [pc, #56]	; (80012e4 <HAL_GPIO_Init+0x2d0>)
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	60cb      	str	r3, [r1, #12]
 80012b0:	e021      	b.n	80012f6 <HAL_GPIO_Init+0x2e2>
 80012b2:	bf00      	nop
 80012b4:	10320000 	.word	0x10320000
 80012b8:	10310000 	.word	0x10310000
 80012bc:	10220000 	.word	0x10220000
 80012c0:	10210000 	.word	0x10210000
 80012c4:	10120000 	.word	0x10120000
 80012c8:	10110000 	.word	0x10110000
 80012cc:	40021000 	.word	0x40021000
 80012d0:	40010000 	.word	0x40010000
 80012d4:	40010800 	.word	0x40010800
 80012d8:	40010c00 	.word	0x40010c00
 80012dc:	40011000 	.word	0x40011000
 80012e0:	40011400 	.word	0x40011400
 80012e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012e8:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <HAL_GPIO_Init+0x304>)
 80012ea:	68da      	ldr	r2, [r3, #12]
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4909      	ldr	r1, [pc, #36]	; (8001318 <HAL_GPIO_Init+0x304>)
 80012f2:	4013      	ands	r3, r2
 80012f4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80012f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f8:	3301      	adds	r3, #1
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001302:	fa22 f303 	lsr.w	r3, r2, r3
 8001306:	2b00      	cmp	r3, #0
 8001308:	f47f ae8e 	bne.w	8001028 <HAL_GPIO_Init+0x14>
  }
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	372c      	adds	r7, #44	; 0x2c
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	40010400 	.word	0x40010400

0800131c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	807b      	strh	r3, [r7, #2]
 8001328:	4613      	mov	r3, r2
 800132a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800132c:	787b      	ldrb	r3, [r7, #1]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001332:	887a      	ldrh	r2, [r7, #2]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001338:	e003      	b.n	8001342 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800133a:	887b      	ldrh	r3, [r7, #2]
 800133c:	041a      	lsls	r2, r3, #16
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	611a      	str	r2, [r3, #16]
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	b08b      	sub	sp, #44	; 0x2c
 8001350:	af06      	add	r7, sp, #24
 8001352:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e0fd      	b.n	800155a <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff fb88 	bl	8000a88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2203      	movs	r2, #3
 800137c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f002 f8e3 	bl	8003550 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	687e      	ldr	r6, [r7, #4]
 8001392:	466d      	mov	r5, sp
 8001394:	f106 0410 	add.w	r4, r6, #16
 8001398:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800139a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800139c:	6823      	ldr	r3, [r4, #0]
 800139e:	602b      	str	r3, [r5, #0]
 80013a0:	1d33      	adds	r3, r6, #4
 80013a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013a4:	6838      	ldr	r0, [r7, #0]
 80013a6:	f002 f8c3 	bl	8003530 <USB_CoreInit>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2202      	movs	r2, #2
 80013b4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e0ce      	b.n	800155a <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f002 f8de 	bl	8003584 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	73fb      	strb	r3, [r7, #15]
 80013cc:	e04c      	b.n	8001468 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	440b      	add	r3, r1
 80013de:	3301      	adds	r3, #1
 80013e0:	2201      	movs	r2, #1
 80013e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	440b      	add	r3, r1
 80013f4:	7bfa      	ldrb	r2, [r7, #15]
 80013f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80013f8:	7bfa      	ldrb	r2, [r7, #15]
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	b298      	uxth	r0, r3
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	4613      	mov	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4413      	add	r3, r2
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	440b      	add	r3, r1
 800140a:	3336      	adds	r3, #54	; 0x36
 800140c:	4602      	mov	r2, r0
 800140e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	1c5a      	adds	r2, r3, #1
 8001416:	4613      	mov	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	00db      	lsls	r3, r3, #3
 800141e:	440b      	add	r3, r1
 8001420:	3303      	adds	r3, #3
 8001422:	2200      	movs	r2, #0
 8001424:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001426:	7bfa      	ldrb	r2, [r7, #15]
 8001428:	6879      	ldr	r1, [r7, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	4413      	add	r3, r2
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	440b      	add	r3, r1
 8001434:	3338      	adds	r3, #56	; 0x38
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800143a:	7bfa      	ldrb	r2, [r7, #15]
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4613      	mov	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4413      	add	r3, r2
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	440b      	add	r3, r1
 8001448:	333c      	adds	r3, #60	; 0x3c
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800144e:	7bfa      	ldrb	r2, [r7, #15]
 8001450:	6879      	ldr	r1, [r7, #4]
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	440b      	add	r3, r1
 800145c:	3340      	adds	r3, #64	; 0x40
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	3301      	adds	r3, #1
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	7bfa      	ldrb	r2, [r7, #15]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	429a      	cmp	r2, r3
 8001470:	d3ad      	bcc.n	80013ce <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001472:	2300      	movs	r3, #0
 8001474:	73fb      	strb	r3, [r7, #15]
 8001476:	e044      	b.n	8001502 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001478:	7bfa      	ldrb	r2, [r7, #15]
 800147a:	6879      	ldr	r1, [r7, #4]
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	440b      	add	r3, r1
 8001486:	f203 1369 	addw	r3, r3, #361	; 0x169
 800148a:	2200      	movs	r2, #0
 800148c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800148e:	7bfa      	ldrb	r2, [r7, #15]
 8001490:	6879      	ldr	r1, [r7, #4]
 8001492:	4613      	mov	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	440b      	add	r3, r1
 800149c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80014a0:	7bfa      	ldrb	r2, [r7, #15]
 80014a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80014a4:	7bfa      	ldrb	r2, [r7, #15]
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	4613      	mov	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4413      	add	r3, r2
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	440b      	add	r3, r1
 80014b2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80014b6:	2200      	movs	r2, #0
 80014b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80014ba:	7bfa      	ldrb	r2, [r7, #15]
 80014bc:	6879      	ldr	r1, [r7, #4]
 80014be:	4613      	mov	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	00db      	lsls	r3, r3, #3
 80014c6:	440b      	add	r3, r1
 80014c8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80014d0:	7bfa      	ldrb	r2, [r7, #15]
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	4613      	mov	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4413      	add	r3, r2
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	440b      	add	r3, r1
 80014de:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80014e6:	7bfa      	ldrb	r2, [r7, #15]
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	4613      	mov	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	440b      	add	r3, r1
 80014f4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	3301      	adds	r3, #1
 8001500:	73fb      	strb	r3, [r7, #15]
 8001502:	7bfa      	ldrb	r2, [r7, #15]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	429a      	cmp	r2, r3
 800150a:	d3b5      	bcc.n	8001478 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	603b      	str	r3, [r7, #0]
 8001512:	687e      	ldr	r6, [r7, #4]
 8001514:	466d      	mov	r5, sp
 8001516:	f106 0410 	add.w	r4, r6, #16
 800151a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800151c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800151e:	6823      	ldr	r3, [r4, #0]
 8001520:	602b      	str	r3, [r5, #0]
 8001522:	1d33      	adds	r3, r6, #4
 8001524:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001526:	6838      	ldr	r0, [r7, #0]
 8001528:	f002 f838 	bl	800359c <USB_DevInit>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d005      	beq.n	800153e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2202      	movs	r2, #2
 8001536:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e00d      	b.n	800155a <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4618      	mov	r0, r3
 8001554:	f002 f842 	bl	80035dc <USB_DevDisconnect>

  return HAL_OK;
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3714      	adds	r7, #20
 800155e:	46bd      	mov	sp, r7
 8001560:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001564 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <HAL_PWR_EnableBkUpAccess+0x14>)
 800156a:	2201      	movs	r2, #1
 800156c:	601a      	str	r2, [r3, #0]
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	420e0020 	.word	0x420e0020

0800157c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e26c      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 8087 	beq.w	80016aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800159c:	4b92      	ldr	r3, [pc, #584]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f003 030c 	and.w	r3, r3, #12
 80015a4:	2b04      	cmp	r3, #4
 80015a6:	d00c      	beq.n	80015c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015a8:	4b8f      	ldr	r3, [pc, #572]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 030c 	and.w	r3, r3, #12
 80015b0:	2b08      	cmp	r3, #8
 80015b2:	d112      	bne.n	80015da <HAL_RCC_OscConfig+0x5e>
 80015b4:	4b8c      	ldr	r3, [pc, #560]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015c0:	d10b      	bne.n	80015da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c2:	4b89      	ldr	r3, [pc, #548]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d06c      	beq.n	80016a8 <HAL_RCC_OscConfig+0x12c>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d168      	bne.n	80016a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e246      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e2:	d106      	bne.n	80015f2 <HAL_RCC_OscConfig+0x76>
 80015e4:	4b80      	ldr	r3, [pc, #512]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a7f      	ldr	r2, [pc, #508]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	e02e      	b.n	8001650 <HAL_RCC_OscConfig+0xd4>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10c      	bne.n	8001614 <HAL_RCC_OscConfig+0x98>
 80015fa:	4b7b      	ldr	r3, [pc, #492]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a7a      	ldr	r2, [pc, #488]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001600:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	4b78      	ldr	r3, [pc, #480]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a77      	ldr	r2, [pc, #476]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800160c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	e01d      	b.n	8001650 <HAL_RCC_OscConfig+0xd4>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800161c:	d10c      	bne.n	8001638 <HAL_RCC_OscConfig+0xbc>
 800161e:	4b72      	ldr	r3, [pc, #456]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a71      	ldr	r2, [pc, #452]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001624:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	4b6f      	ldr	r3, [pc, #444]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a6e      	ldr	r2, [pc, #440]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	e00b      	b.n	8001650 <HAL_RCC_OscConfig+0xd4>
 8001638:	4b6b      	ldr	r3, [pc, #428]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a6a      	ldr	r2, [pc, #424]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800163e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	4b68      	ldr	r3, [pc, #416]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a67      	ldr	r2, [pc, #412]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800164a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800164e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d013      	beq.n	8001680 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fb2a 	bl	8000cb0 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001660:	f7ff fb26 	bl	8000cb0 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b64      	cmp	r3, #100	; 0x64
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e1fa      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001672:	4b5d      	ldr	r3, [pc, #372]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d0f0      	beq.n	8001660 <HAL_RCC_OscConfig+0xe4>
 800167e:	e014      	b.n	80016aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001680:	f7ff fb16 	bl	8000cb0 <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001688:	f7ff fb12 	bl	8000cb0 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b64      	cmp	r3, #100	; 0x64
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e1e6      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800169a:	4b53      	ldr	r3, [pc, #332]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1f0      	bne.n	8001688 <HAL_RCC_OscConfig+0x10c>
 80016a6:	e000      	b.n	80016aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d063      	beq.n	800177e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016b6:	4b4c      	ldr	r3, [pc, #304]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d00b      	beq.n	80016da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80016c2:	4b49      	ldr	r3, [pc, #292]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b08      	cmp	r3, #8
 80016cc:	d11c      	bne.n	8001708 <HAL_RCC_OscConfig+0x18c>
 80016ce:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d116      	bne.n	8001708 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016da:	4b43      	ldr	r3, [pc, #268]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <HAL_RCC_OscConfig+0x176>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d001      	beq.n	80016f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e1ba      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f2:	4b3d      	ldr	r3, [pc, #244]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	4939      	ldr	r1, [pc, #228]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001702:	4313      	orrs	r3, r2
 8001704:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001706:	e03a      	b.n	800177e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d020      	beq.n	8001752 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001710:	4b36      	ldr	r3, [pc, #216]	; (80017ec <HAL_RCC_OscConfig+0x270>)
 8001712:	2201      	movs	r2, #1
 8001714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001716:	f7ff facb 	bl	8000cb0 <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800171e:	f7ff fac7 	bl	8000cb0 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e19b      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001730:	4b2d      	ldr	r3, [pc, #180]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0302 	and.w	r3, r3, #2
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0f0      	beq.n	800171e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	4927      	ldr	r1, [pc, #156]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 800174c:	4313      	orrs	r3, r2
 800174e:	600b      	str	r3, [r1, #0]
 8001750:	e015      	b.n	800177e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001752:	4b26      	ldr	r3, [pc, #152]	; (80017ec <HAL_RCC_OscConfig+0x270>)
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001758:	f7ff faaa 	bl	8000cb0 <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001760:	f7ff faa6 	bl	8000cb0 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e17a      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001772:	4b1d      	ldr	r3, [pc, #116]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1f0      	bne.n	8001760 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0308 	and.w	r3, r3, #8
 8001786:	2b00      	cmp	r3, #0
 8001788:	d03a      	beq.n	8001800 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d019      	beq.n	80017c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001792:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <HAL_RCC_OscConfig+0x274>)
 8001794:	2201      	movs	r2, #1
 8001796:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001798:	f7ff fa8a 	bl	8000cb0 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017a0:	f7ff fa86 	bl	8000cb0 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e15a      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017b2:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <HAL_RCC_OscConfig+0x26c>)
 80017b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f0      	beq.n	80017a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80017be:	2001      	movs	r0, #1
 80017c0:	f000 fada 	bl	8001d78 <RCC_Delay>
 80017c4:	e01c      	b.n	8001800 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017c6:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <HAL_RCC_OscConfig+0x274>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017cc:	f7ff fa70 	bl	8000cb0 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017d2:	e00f      	b.n	80017f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017d4:	f7ff fa6c 	bl	8000cb0 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d908      	bls.n	80017f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e140      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
 80017e6:	bf00      	nop
 80017e8:	40021000 	.word	0x40021000
 80017ec:	42420000 	.word	0x42420000
 80017f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017f4:	4b9e      	ldr	r3, [pc, #632]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80017f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1e9      	bne.n	80017d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 80a6 	beq.w	800195a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800180e:	2300      	movs	r3, #0
 8001810:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001812:	4b97      	ldr	r3, [pc, #604]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10d      	bne.n	800183a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4b94      	ldr	r3, [pc, #592]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a93      	ldr	r2, [pc, #588]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	61d3      	str	r3, [r2, #28]
 800182a:	4b91      	ldr	r3, [pc, #580]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001836:	2301      	movs	r3, #1
 8001838:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800183a:	4b8e      	ldr	r3, [pc, #568]	; (8001a74 <HAL_RCC_OscConfig+0x4f8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001842:	2b00      	cmp	r3, #0
 8001844:	d118      	bne.n	8001878 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001846:	4b8b      	ldr	r3, [pc, #556]	; (8001a74 <HAL_RCC_OscConfig+0x4f8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a8a      	ldr	r2, [pc, #552]	; (8001a74 <HAL_RCC_OscConfig+0x4f8>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001850:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001852:	f7ff fa2d 	bl	8000cb0 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800185a:	f7ff fa29 	bl	8000cb0 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b64      	cmp	r3, #100	; 0x64
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e0fd      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800186c:	4b81      	ldr	r3, [pc, #516]	; (8001a74 <HAL_RCC_OscConfig+0x4f8>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0f0      	beq.n	800185a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d106      	bne.n	800188e <HAL_RCC_OscConfig+0x312>
 8001880:	4b7b      	ldr	r3, [pc, #492]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001882:	6a1b      	ldr	r3, [r3, #32]
 8001884:	4a7a      	ldr	r2, [pc, #488]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	6213      	str	r3, [r2, #32]
 800188c:	e02d      	b.n	80018ea <HAL_RCC_OscConfig+0x36e>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d10c      	bne.n	80018b0 <HAL_RCC_OscConfig+0x334>
 8001896:	4b76      	ldr	r3, [pc, #472]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	4a75      	ldr	r2, [pc, #468]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 800189c:	f023 0301 	bic.w	r3, r3, #1
 80018a0:	6213      	str	r3, [r2, #32]
 80018a2:	4b73      	ldr	r3, [pc, #460]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	4a72      	ldr	r2, [pc, #456]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018a8:	f023 0304 	bic.w	r3, r3, #4
 80018ac:	6213      	str	r3, [r2, #32]
 80018ae:	e01c      	b.n	80018ea <HAL_RCC_OscConfig+0x36e>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	2b05      	cmp	r3, #5
 80018b6:	d10c      	bne.n	80018d2 <HAL_RCC_OscConfig+0x356>
 80018b8:	4b6d      	ldr	r3, [pc, #436]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018ba:	6a1b      	ldr	r3, [r3, #32]
 80018bc:	4a6c      	ldr	r2, [pc, #432]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018be:	f043 0304 	orr.w	r3, r3, #4
 80018c2:	6213      	str	r3, [r2, #32]
 80018c4:	4b6a      	ldr	r3, [pc, #424]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018c6:	6a1b      	ldr	r3, [r3, #32]
 80018c8:	4a69      	ldr	r2, [pc, #420]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6213      	str	r3, [r2, #32]
 80018d0:	e00b      	b.n	80018ea <HAL_RCC_OscConfig+0x36e>
 80018d2:	4b67      	ldr	r3, [pc, #412]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018d4:	6a1b      	ldr	r3, [r3, #32]
 80018d6:	4a66      	ldr	r2, [pc, #408]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018d8:	f023 0301 	bic.w	r3, r3, #1
 80018dc:	6213      	str	r3, [r2, #32]
 80018de:	4b64      	ldr	r3, [pc, #400]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018e0:	6a1b      	ldr	r3, [r3, #32]
 80018e2:	4a63      	ldr	r2, [pc, #396]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80018e4:	f023 0304 	bic.w	r3, r3, #4
 80018e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d015      	beq.n	800191e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f2:	f7ff f9dd 	bl	8000cb0 <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018f8:	e00a      	b.n	8001910 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018fa:	f7ff f9d9 	bl	8000cb0 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	f241 3288 	movw	r2, #5000	; 0x1388
 8001908:	4293      	cmp	r3, r2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e0ab      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001910:	4b57      	ldr	r3, [pc, #348]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d0ee      	beq.n	80018fa <HAL_RCC_OscConfig+0x37e>
 800191c:	e014      	b.n	8001948 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191e:	f7ff f9c7 	bl	8000cb0 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001924:	e00a      	b.n	800193c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7ff f9c3 	bl	8000cb0 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	f241 3288 	movw	r2, #5000	; 0x1388
 8001934:	4293      	cmp	r3, r2
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e095      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800193c:	4b4c      	ldr	r3, [pc, #304]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1ee      	bne.n	8001926 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001948:	7dfb      	ldrb	r3, [r7, #23]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d105      	bne.n	800195a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800194e:	4b48      	ldr	r3, [pc, #288]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	4a47      	ldr	r2, [pc, #284]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001954:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001958:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 8081 	beq.w	8001a66 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001964:	4b42      	ldr	r3, [pc, #264]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 030c 	and.w	r3, r3, #12
 800196c:	2b08      	cmp	r3, #8
 800196e:	d061      	beq.n	8001a34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	2b02      	cmp	r3, #2
 8001976:	d146      	bne.n	8001a06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001978:	4b3f      	ldr	r3, [pc, #252]	; (8001a78 <HAL_RCC_OscConfig+0x4fc>)
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197e:	f7ff f997 	bl	8000cb0 <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001986:	f7ff f993 	bl	8000cb0 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e067      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001998:	4b35      	ldr	r3, [pc, #212]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1f0      	bne.n	8001986 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a1b      	ldr	r3, [r3, #32]
 80019a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ac:	d108      	bne.n	80019c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	492d      	ldr	r1, [pc, #180]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019c0:	4b2b      	ldr	r3, [pc, #172]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6a19      	ldr	r1, [r3, #32]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	430b      	orrs	r3, r1
 80019d2:	4927      	ldr	r1, [pc, #156]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019d8:	4b27      	ldr	r3, [pc, #156]	; (8001a78 <HAL_RCC_OscConfig+0x4fc>)
 80019da:	2201      	movs	r2, #1
 80019dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019de:	f7ff f967 	bl	8000cb0 <HAL_GetTick>
 80019e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019e4:	e008      	b.n	80019f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e6:	f7ff f963 	bl	8000cb0 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e037      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019f8:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d0f0      	beq.n	80019e6 <HAL_RCC_OscConfig+0x46a>
 8001a04:	e02f      	b.n	8001a66 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a06:	4b1c      	ldr	r3, [pc, #112]	; (8001a78 <HAL_RCC_OscConfig+0x4fc>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff f950 	bl	8000cb0 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a14:	f7ff f94c 	bl	8000cb0 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e020      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x498>
 8001a32:	e018      	b.n	8001a66 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69db      	ldr	r3, [r3, #28]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d101      	bne.n	8001a40 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e013      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <HAL_RCC_OscConfig+0x4f4>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d106      	bne.n	8001a62 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d001      	beq.n	8001a66 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40007000 	.word	0x40007000
 8001a78:	42420060 	.word	0x42420060

08001a7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e0d0      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a90:	4b6a      	ldr	r3, [pc, #424]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d910      	bls.n	8001ac0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9e:	4b67      	ldr	r3, [pc, #412]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f023 0207 	bic.w	r2, r3, #7
 8001aa6:	4965      	ldr	r1, [pc, #404]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aae:	4b63      	ldr	r3, [pc, #396]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d001      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0b8      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d020      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d005      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ad8:	4b59      	ldr	r3, [pc, #356]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	4a58      	ldr	r2, [pc, #352]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ade:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ae2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001af0:	4b53      	ldr	r3, [pc, #332]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	4a52      	ldr	r2, [pc, #328]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001af6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001afa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001afc:	4b50      	ldr	r3, [pc, #320]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	494d      	ldr	r1, [pc, #308]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d040      	beq.n	8001b9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d107      	bne.n	8001b32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b22:	4b47      	ldr	r3, [pc, #284]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d115      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e07f      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d107      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b3a:	4b41      	ldr	r3, [pc, #260]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d109      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e073      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b4a:	4b3d      	ldr	r3, [pc, #244]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e06b      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b5a:	4b39      	ldr	r3, [pc, #228]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f023 0203 	bic.w	r2, r3, #3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	4936      	ldr	r1, [pc, #216]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b6c:	f7ff f8a0 	bl	8000cb0 <HAL_GetTick>
 8001b70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b72:	e00a      	b.n	8001b8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b74:	f7ff f89c 	bl	8000cb0 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e053      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b8a:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 020c 	and.w	r2, r3, #12
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d1eb      	bne.n	8001b74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b9c:	4b27      	ldr	r3, [pc, #156]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d210      	bcs.n	8001bcc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001baa:	4b24      	ldr	r3, [pc, #144]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 0207 	bic.w	r2, r3, #7
 8001bb2:	4922      	ldr	r1, [pc, #136]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bba:	4b20      	ldr	r3, [pc, #128]	; (8001c3c <HAL_RCC_ClockConfig+0x1c0>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d001      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e032      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d008      	beq.n	8001bea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bd8:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4916      	ldr	r1, [pc, #88]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d009      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bf6:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	490e      	ldr	r1, [pc, #56]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c0a:	f000 f821 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <HAL_RCC_ClockConfig+0x1c4>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	091b      	lsrs	r3, r3, #4
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	490a      	ldr	r1, [pc, #40]	; (8001c44 <HAL_RCC_ClockConfig+0x1c8>)
 8001c1c:	5ccb      	ldrb	r3, [r1, r3]
 8001c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c22:	4a09      	ldr	r2, [pc, #36]	; (8001c48 <HAL_RCC_ClockConfig+0x1cc>)
 8001c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <HAL_RCC_ClockConfig+0x1d0>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fffe 	bl	8000c2c <HAL_InitTick>

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40022000 	.word	0x40022000
 8001c40:	40021000 	.word	0x40021000
 8001c44:	08003f08 	.word	0x08003f08
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	20000004 	.word	0x20000004

08001c50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c50:	b490      	push	{r4, r7}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c56:	4b2a      	ldr	r3, [pc, #168]	; (8001d00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c58:	1d3c      	adds	r4, r7, #4
 8001c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c60:	f240 2301 	movw	r3, #513	; 0x201
 8001c64:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d002      	beq.n	8001c90 <HAL_RCC_GetSysClockFreq+0x40>
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d003      	beq.n	8001c96 <HAL_RCC_GetSysClockFreq+0x46>
 8001c8e:	e02d      	b.n	8001cec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c92:	623b      	str	r3, [r7, #32]
      break;
 8001c94:	e02d      	b.n	8001cf2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	0c9b      	lsrs	r3, r3, #18
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ca2:	4413      	add	r3, r2
 8001ca4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ca8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d013      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	0c5b      	lsrs	r3, r3, #17
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001cc2:	4413      	add	r3, r2
 8001cc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001cc8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	4a0e      	ldr	r2, [pc, #56]	; (8001d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cce:	fb02 f203 	mul.w	r2, r2, r3
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cda:	e004      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	4a0b      	ldr	r2, [pc, #44]	; (8001d0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ce0:	fb02 f303 	mul.w	r3, r2, r3
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	623b      	str	r3, [r7, #32]
      break;
 8001cea:	e002      	b.n	8001cf2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001cec:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cee:	623b      	str	r3, [r7, #32]
      break;
 8001cf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cf2:	6a3b      	ldr	r3, [r7, #32]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3728      	adds	r7, #40	; 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc90      	pop	{r4, r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	08003ee8 	.word	0x08003ee8
 8001d04:	40021000 	.word	0x40021000
 8001d08:	00f42400 	.word	0x00f42400
 8001d0c:	003d0900 	.word	0x003d0900
 8001d10:	007a1200 	.word	0x007a1200

08001d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d18:	4b02      	ldr	r3, [pc, #8]	; (8001d24 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	20000000 	.word	0x20000000

08001d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d2c:	f7ff fff2 	bl	8001d14 <HAL_RCC_GetHCLKFreq>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	0a1b      	lsrs	r3, r3, #8
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	4903      	ldr	r1, [pc, #12]	; (8001d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d3e:	5ccb      	ldrb	r3, [r1, r3]
 8001d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	08003f18 	.word	0x08003f18

08001d50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d54:	f7ff ffde 	bl	8001d14 <HAL_RCC_GetHCLKFreq>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0adb      	lsrs	r3, r3, #11
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	4903      	ldr	r1, [pc, #12]	; (8001d74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d66:	5ccb      	ldrb	r3, [r1, r3]
 8001d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40021000 	.word	0x40021000
 8001d74:	08003f18 	.word	0x08003f18

08001d78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <RCC_Delay+0x34>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	; (8001db0 <RCC_Delay+0x38>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0a5b      	lsrs	r3, r3, #9
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
 8001d92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d94:	bf00      	nop
  }
  while (Delay --);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1e5a      	subs	r2, r3, #1
 8001d9a:	60fa      	str	r2, [r7, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1f9      	bne.n	8001d94 <RCC_Delay+0x1c>
}
 8001da0:	bf00      	nop
 8001da2:	bf00      	nop
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	20000000 	.word	0x20000000
 8001db0:	10624dd3 	.word	0x10624dd3

08001db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d07d      	beq.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd4:	4b4f      	ldr	r3, [pc, #316]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dd6:	69db      	ldr	r3, [r3, #28]
 8001dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d10d      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de0:	4b4c      	ldr	r3, [pc, #304]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001de2:	69db      	ldr	r3, [r3, #28]
 8001de4:	4a4b      	ldr	r2, [pc, #300]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001de6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dea:	61d3      	str	r3, [r2, #28]
 8001dec:	4b49      	ldr	r3, [pc, #292]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dee:	69db      	ldr	r3, [r3, #28]
 8001df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfc:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d118      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e08:	4b43      	ldr	r3, [pc, #268]	; (8001f18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a42      	ldr	r2, [pc, #264]	; (8001f18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e14:	f7fe ff4c 	bl	8000cb0 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1a:	e008      	b.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1c:	f7fe ff48 	bl	8000cb0 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	; 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e06d      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2e:	4b3a      	ldr	r3, [pc, #232]	; (8001f18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0f0      	beq.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e3a:	4b36      	ldr	r3, [pc, #216]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e42:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d02e      	beq.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d027      	beq.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e58:	4b2e      	ldr	r3, [pc, #184]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e62:	4b2e      	ldr	r3, [pc, #184]	; (8001f1c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e68:	4b2c      	ldr	r3, [pc, #176]	; (8001f1c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e6e:	4a29      	ldr	r2, [pc, #164]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d014      	beq.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7e:	f7fe ff17 	bl	8000cb0 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e84:	e00a      	b.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e86:	f7fe ff13 	bl	8000cb0 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e036      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0ee      	beq.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	4917      	ldr	r1, [pc, #92]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001eba:	7dfb      	ldrb	r3, [r7, #23]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d105      	bne.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec0:	4b14      	ldr	r3, [pc, #80]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	4a13      	ldr	r2, [pc, #76]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ec6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ed8:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	490b      	ldr	r1, [pc, #44]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d008      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ef6:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	4904      	ldr	r1, [pc, #16]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f04:	4313      	orrs	r3, r2
 8001f06:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40007000 	.word	0x40007000
 8001f1c:	42420440 	.word	0x42420440

08001f20 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001f20:	b590      	push	{r4, r7, lr}
 8001f22:	b08d      	sub	sp, #52	; 0x34
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f28:	4b59      	ldr	r3, [pc, #356]	; (8002090 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001f2a:	f107 040c 	add.w	r4, r7, #12
 8001f2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f34:	f240 2301 	movw	r3, #513	; 0x201
 8001f38:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f3e:	2300      	movs	r3, #0
 8001f40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f42:	2300      	movs	r3, #0
 8001f44:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b10      	cmp	r3, #16
 8001f52:	d00a      	beq.n	8001f6a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b10      	cmp	r3, #16
 8001f58:	f200 8090 	bhi.w	800207c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d04c      	beq.n	8001ffc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d07b      	beq.n	8002060 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001f68:	e088      	b.n	800207c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 8001f6a:	4b4a      	ldr	r3, [pc, #296]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001f70:	4b48      	ldr	r3, [pc, #288]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f000 8081 	beq.w	8002080 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	0c9b      	lsrs	r3, r3, #18
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f90:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d018      	beq.n	8001fce <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f9c:	4b3d      	ldr	r3, [pc, #244]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	0c5b      	lsrs	r3, r3, #17
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001faa:	4413      	add	r3, r2
 8001fac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001fb0:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00d      	beq.n	8001fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001fbc:	4a36      	ldr	r2, [pc, #216]	; (8002098 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	fb02 f303 	mul.w	r3, r2, r3
 8001fca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fcc:	e004      	b.n	8001fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fce:	6a3b      	ldr	r3, [r7, #32]
 8001fd0:	4a32      	ldr	r2, [pc, #200]	; (800209c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001fd8:	4b2e      	ldr	r3, [pc, #184]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fe4:	d102      	bne.n	8001fec <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8001fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001fea:	e049      	b.n	8002080 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
          frequency = (pllclk * 2) / 3;
 8001fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	4a2b      	ldr	r2, [pc, #172]	; (80020a0 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8001ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff6:	085b      	lsrs	r3, r3, #1
 8001ff8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001ffa:	e041      	b.n	8002080 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      temp_reg = RCC->BDCR;
 8001ffc:	4b25      	ldr	r3, [pc, #148]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002008:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800200c:	d108      	bne.n	8002020 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8002018:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800201c:	62bb      	str	r3, [r7, #40]	; 0x28
 800201e:	e01e      	b.n	800205e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800202a:	d109      	bne.n	8002040 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800202c:	4b19      	ldr	r3, [pc, #100]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d003      	beq.n	8002040 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8002038:	f649 4340 	movw	r3, #40000	; 0x9c40
 800203c:	62bb      	str	r3, [r7, #40]	; 0x28
 800203e:	e00e      	b.n	800205e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002046:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800204a:	d11b      	bne.n	8002084 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
 800204c:	4b11      	ldr	r3, [pc, #68]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d015      	beq.n	8002084 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
        frequency = HSE_VALUE / 128U;
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800205c:	e012      	b.n	8002084 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
 800205e:	e011      	b.n	8002084 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002060:	f7ff fe76 	bl	8001d50 <HAL_RCC_GetPCLK2Freq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	0b9b      	lsrs	r3, r3, #14
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	3301      	adds	r3, #1
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	fbb2 f3f3 	udiv	r3, r2, r3
 8002078:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800207a:	e004      	b.n	8002086 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      break;
 800207c:	bf00      	nop
 800207e:	e002      	b.n	8002086 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      break;
 8002080:	bf00      	nop
 8002082:	e000      	b.n	8002086 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      break;
 8002084:	bf00      	nop
    }
  }
  return (frequency);
 8002086:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002088:	4618      	mov	r0, r3
 800208a:	3734      	adds	r7, #52	; 0x34
 800208c:	46bd      	mov	sp, r7
 800208e:	bd90      	pop	{r4, r7, pc}
 8002090:	08003ef8 	.word	0x08003ef8
 8002094:	40021000 	.word	0x40021000
 8002098:	00f42400 	.word	0x00f42400
 800209c:	003d0900 	.word	0x003d0900
 80020a0:	aaaaaaab 	.word	0xaaaaaaab
 80020a4:	0001e848 	.word	0x0001e848

080020a8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e084      	b.n	80021c8 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	7c5b      	ldrb	r3, [r3, #17]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d105      	bne.n	80020d4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7fe fbf6 	bl	80008c0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2202      	movs	r2, #2
 80020d8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f87a 	bl	80021d4 <HAL_RTC_WaitForSynchro>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d004      	beq.n	80020f0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2204      	movs	r2, #4
 80020ea:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e06b      	b.n	80021c8 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f89c 	bl	800222e <RTC_EnterInitMode>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d004      	beq.n	8002106 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2204      	movs	r2, #4
 8002100:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e060      	b.n	80021c8 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0207 	bic.w	r2, r2, #7
 8002114:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d005      	beq.n	800212a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800211e:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <HAL_RTC_Init+0x128>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a2b      	ldr	r2, [pc, #172]	; (80021d0 <HAL_RTC_Init+0x128>)
 8002124:	f023 0301 	bic.w	r3, r3, #1
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <HAL_RTC_Init+0x128>)
 800212c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	4926      	ldr	r1, [pc, #152]	; (80021d0 <HAL_RTC_Init+0x128>)
 8002138:	4313      	orrs	r3, r2
 800213a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002144:	d003      	beq.n	800214e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	e00e      	b.n	800216c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800214e:	2001      	movs	r0, #1
 8002150:	f7ff fee6 	bl	8001f20 <HAL_RCCEx_GetPeriphCLKFreq>
 8002154:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d104      	bne.n	8002166 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2204      	movs	r2, #4
 8002160:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e030      	b.n	80021c8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	3b01      	subs	r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f023 010f 	bic.w	r1, r3, #15
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	0c1a      	lsrs	r2, r3, #16
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	0c1b      	lsrs	r3, r3, #16
 800218a:	041b      	lsls	r3, r3, #16
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	b291      	uxth	r1, r2
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	430b      	orrs	r3, r1
 8002196:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f870 	bl	800227e <RTC_ExitInitMode>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d004      	beq.n	80021ae <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2204      	movs	r2, #4
 80021a8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e00c      	b.n	80021c8 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80021c6:	2300      	movs	r3, #0
  }
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40006c00 	.word	0x40006c00

080021d4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e01d      	b.n	8002226 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0208 	bic.w	r2, r2, #8
 80021f8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80021fa:	f7fe fd59 	bl	8000cb0 <HAL_GetTick>
 80021fe:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002200:	e009      	b.n	8002216 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002202:	f7fe fd55 	bl	8000cb0 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002210:	d901      	bls.n	8002216 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e007      	b.n	8002226 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 0308 	and.w	r3, r3, #8
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0ee      	beq.n	8002202 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800223a:	f7fe fd39 	bl	8000cb0 <HAL_GetTick>
 800223e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002240:	e009      	b.n	8002256 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002242:	f7fe fd35 	bl	8000cb0 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002250:	d901      	bls.n	8002256 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e00f      	b.n	8002276 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0320 	and.w	r3, r3, #32
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0ee      	beq.n	8002242 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0210 	orr.w	r2, r2, #16
 8002272:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 0210 	bic.w	r2, r2, #16
 8002298:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800229a:	f7fe fd09 	bl	8000cb0 <HAL_GetTick>
 800229e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80022a0:	e009      	b.n	80022b6 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80022a2:	f7fe fd05 	bl	8000cb0 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022b0:	d901      	bls.n	80022b6 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e007      	b.n	80022c6 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0320 	and.w	r3, r3, #32
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0ee      	beq.n	80022a2 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e076      	b.n	80023ce <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d108      	bne.n	80022fa <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022f0:	d009      	beq.n	8002306 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	61da      	str	r2, [r3, #28]
 80022f8:	e005      	b.n	8002306 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d106      	bne.n	8002326 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f7fe faf1 	bl	8000908 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2202      	movs	r2, #2
 800232a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800233c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002358:	431a      	orrs	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	431a      	orrs	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002380:	431a      	orrs	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238a:	ea42 0103 	orr.w	r1, r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002392:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	0c1a      	lsrs	r2, r3, #16
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f002 0204 	and.w	r2, r2, #4
 80023ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	69da      	ldr	r2, [r3, #28]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b08c      	sub	sp, #48	; 0x30
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80023e4:	2301      	movs	r3, #1
 80023e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d101      	bne.n	80023fc <HAL_SPI_TransmitReceive+0x26>
 80023f8:	2302      	movs	r3, #2
 80023fa:	e18a      	b.n	8002712 <HAL_SPI_TransmitReceive+0x33c>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002404:	f7fe fc54 	bl	8000cb0 <HAL_GetTick>
 8002408:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002410:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800241a:	887b      	ldrh	r3, [r7, #2]
 800241c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800241e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002422:	2b01      	cmp	r3, #1
 8002424:	d00f      	beq.n	8002446 <HAL_SPI_TransmitReceive+0x70>
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800242c:	d107      	bne.n	800243e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d103      	bne.n	800243e <HAL_SPI_TransmitReceive+0x68>
 8002436:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800243a:	2b04      	cmp	r3, #4
 800243c:	d003      	beq.n	8002446 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800243e:	2302      	movs	r3, #2
 8002440:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002444:	e15b      	b.n	80026fe <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d005      	beq.n	8002458 <HAL_SPI_TransmitReceive+0x82>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d002      	beq.n	8002458 <HAL_SPI_TransmitReceive+0x82>
 8002452:	887b      	ldrh	r3, [r7, #2]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d103      	bne.n	8002460 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800245e:	e14e      	b.n	80026fe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b04      	cmp	r3, #4
 800246a:	d003      	beq.n	8002474 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2205      	movs	r2, #5
 8002470:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	887a      	ldrh	r2, [r7, #2]
 8002484:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	887a      	ldrh	r2, [r7, #2]
 800248a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	887a      	ldrh	r2, [r7, #2]
 8002496:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024b4:	2b40      	cmp	r3, #64	; 0x40
 80024b6:	d007      	beq.n	80024c8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024d0:	d178      	bne.n	80025c4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_SPI_TransmitReceive+0x10a>
 80024da:	8b7b      	ldrh	r3, [r7, #26]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d166      	bne.n	80025ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e4:	881a      	ldrh	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	1c9a      	adds	r2, r3, #2
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	3b01      	subs	r3, #1
 80024fe:	b29a      	uxth	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002504:	e053      	b.n	80025ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b02      	cmp	r3, #2
 8002512:	d11b      	bne.n	800254c <HAL_SPI_TransmitReceive+0x176>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002518:	b29b      	uxth	r3, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	d016      	beq.n	800254c <HAL_SPI_TransmitReceive+0x176>
 800251e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002520:	2b01      	cmp	r3, #1
 8002522:	d113      	bne.n	800254c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002528:	881a      	ldrh	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002534:	1c9a      	adds	r2, r3, #2
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800253e:	b29b      	uxth	r3, r3
 8002540:	3b01      	subs	r3, #1
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b01      	cmp	r3, #1
 8002558:	d119      	bne.n	800258e <HAL_SPI_TransmitReceive+0x1b8>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800255e:	b29b      	uxth	r3, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	d014      	beq.n	800258e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256e:	b292      	uxth	r2, r2
 8002570:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002576:	1c9a      	adds	r2, r3, #2
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002580:	b29b      	uxth	r3, r3
 8002582:	3b01      	subs	r3, #1
 8002584:	b29a      	uxth	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800258a:	2301      	movs	r3, #1
 800258c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800258e:	f7fe fb8f 	bl	8000cb0 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800259a:	429a      	cmp	r2, r3
 800259c:	d807      	bhi.n	80025ae <HAL_SPI_TransmitReceive+0x1d8>
 800259e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d003      	beq.n	80025ae <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80025ac:	e0a7      	b.n	80026fe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1a6      	bne.n	8002506 <HAL_SPI_TransmitReceive+0x130>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025bc:	b29b      	uxth	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1a1      	bne.n	8002506 <HAL_SPI_TransmitReceive+0x130>
 80025c2:	e07c      	b.n	80026be <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <HAL_SPI_TransmitReceive+0x1fc>
 80025cc:	8b7b      	ldrh	r3, [r7, #26]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d16b      	bne.n	80026aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	330c      	adds	r3, #12
 80025dc:	7812      	ldrb	r2, [r2, #0]
 80025de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	3b01      	subs	r3, #1
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025f8:	e057      	b.n	80026aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b02      	cmp	r3, #2
 8002606:	d11c      	bne.n	8002642 <HAL_SPI_TransmitReceive+0x26c>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800260c:	b29b      	uxth	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d017      	beq.n	8002642 <HAL_SPI_TransmitReceive+0x26c>
 8002612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002614:	2b01      	cmp	r3, #1
 8002616:	d114      	bne.n	8002642 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	330c      	adds	r3, #12
 8002622:	7812      	ldrb	r2, [r2, #0]
 8002624:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	1c5a      	adds	r2, r3, #1
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002634:	b29b      	uxth	r3, r3
 8002636:	3b01      	subs	r3, #1
 8002638:	b29a      	uxth	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	d119      	bne.n	8002684 <HAL_SPI_TransmitReceive+0x2ae>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002654:	b29b      	uxth	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d014      	beq.n	8002684 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266c:	1c5a      	adds	r2, r3, #1
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002676:	b29b      	uxth	r3, r3
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002680:	2301      	movs	r3, #1
 8002682:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002684:	f7fe fb14 	bl	8000cb0 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002690:	429a      	cmp	r2, r3
 8002692:	d803      	bhi.n	800269c <HAL_SPI_TransmitReceive+0x2c6>
 8002694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269a:	d102      	bne.n	80026a2 <HAL_SPI_TransmitReceive+0x2cc>
 800269c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d103      	bne.n	80026aa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80026a8:	e029      	b.n	80026fe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1a2      	bne.n	80025fa <HAL_SPI_TransmitReceive+0x224>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d19d      	bne.n	80025fa <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f9b6 	bl	8002a34 <SPI_EndRxTxTransaction>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2220      	movs	r2, #32
 80026d8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80026da:	e010      	b.n	80026fe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10b      	bne.n	80026fc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	e000      	b.n	80026fe <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80026fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800270e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002712:	4618      	mov	r0, r3
 8002714:	3730      	adds	r7, #48	; 0x30
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b088      	sub	sp, #32
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	099b      	lsrs	r3, r3, #6
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10f      	bne.n	8002760 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00a      	beq.n	8002760 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	099b      	lsrs	r3, r3, #6
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d004      	beq.n	8002760 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	4798      	blx	r3
    return;
 800275e:	e0be      	b.n	80028de <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	085b      	lsrs	r3, r3, #1
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00a      	beq.n	8002782 <HAL_SPI_IRQHandler+0x66>
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	09db      	lsrs	r3, r3, #7
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	4798      	blx	r3
    return;
 8002780:	e0ad      	b.n	80028de <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	095b      	lsrs	r3, r3, #5
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_SPI_IRQHandler+0x80>
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	099b      	lsrs	r3, r3, #6
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 80a1 	beq.w	80028de <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f000 809a 	beq.w	80028de <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	099b      	lsrs	r3, r3, #6
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d023      	beq.n	80027fe <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b03      	cmp	r3, #3
 80027c0:	d011      	beq.n	80027e6 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c6:	f043 0204 	orr.w	r2, r3, #4
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	e00b      	b.n	80027fe <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	693b      	ldr	r3, [r7, #16]
        return;
 80027fc:	e06f      	b.n	80028de <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d014      	beq.n	8002834 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280e:	f043 0201 	orr.w	r2, r3, #1
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002838:	2b00      	cmp	r3, #0
 800283a:	d04f      	beq.n	80028dc <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800284a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d104      	bne.n	8002868 <HAL_SPI_IRQHandler+0x14c>
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b00      	cmp	r3, #0
 8002866:	d034      	beq.n	80028d2 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0203 	bic.w	r2, r2, #3
 8002876:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800287c:	2b00      	cmp	r3, #0
 800287e:	d011      	beq.n	80028a4 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002884:	4a17      	ldr	r2, [pc, #92]	; (80028e4 <HAL_SPI_IRQHandler+0x1c8>)
 8002886:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800288c:	4618      	mov	r0, r3
 800288e:	f7fe fb4b 	bl	8000f28 <HAL_DMA_Abort_IT>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d016      	beq.n	80028da <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028b0:	4a0c      	ldr	r2, [pc, #48]	; (80028e4 <HAL_SPI_IRQHandler+0x1c8>)
 80028b2:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fe fb35 	bl	8000f28 <HAL_DMA_Abort_IT>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00a      	beq.n	80028da <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80028d0:	e003      	b.n	80028da <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f808 	bl	80028e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80028d8:	e000      	b.n	80028dc <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80028da:	bf00      	nop
    return;
 80028dc:	bf00      	nop
  }
}
 80028de:	3720      	adds	r7, #32
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	080028fb 	.word	0x080028fb

080028e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80028f0:	bf00      	nop
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc80      	pop	{r7}
 80028f8:	4770      	bx	lr

080028fa <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b084      	sub	sp, #16
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002906:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f7ff ffe7 	bl	80028e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800291a:	bf00      	nop
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
	...

08002924 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	603b      	str	r3, [r7, #0]
 8002930:	4613      	mov	r3, r2
 8002932:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002934:	f7fe f9bc 	bl	8000cb0 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293c:	1a9b      	subs	r3, r3, r2
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	4413      	add	r3, r2
 8002942:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002944:	f7fe f9b4 	bl	8000cb0 <HAL_GetTick>
 8002948:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800294a:	4b39      	ldr	r3, [pc, #228]	; (8002a30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	015b      	lsls	r3, r3, #5
 8002950:	0d1b      	lsrs	r3, r3, #20
 8002952:	69fa      	ldr	r2, [r7, #28]
 8002954:	fb02 f303 	mul.w	r3, r2, r3
 8002958:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800295a:	e054      	b.n	8002a06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002962:	d050      	beq.n	8002a06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002964:	f7fe f9a4 	bl	8000cb0 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	69fa      	ldr	r2, [r7, #28]
 8002970:	429a      	cmp	r2, r3
 8002972:	d902      	bls.n	800297a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d13d      	bne.n	80029f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002988:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002992:	d111      	bne.n	80029b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800299c:	d004      	beq.n	80029a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a6:	d107      	bne.n	80029b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c0:	d10f      	bne.n	80029e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e017      	b.n	8002a26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	bf0c      	ite	eq
 8002a16:	2301      	moveq	r3, #1
 8002a18:	2300      	movne	r3, #0
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	79fb      	ldrb	r3, [r7, #7]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d19b      	bne.n	800295c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3720      	adds	r7, #32
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000000 	.word	0x20000000

08002a34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2200      	movs	r2, #0
 8002a48:	2180      	movs	r1, #128	; 0x80
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f7ff ff6a 	bl	8002924 <SPI_WaitFlagStateUntilTimeout>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d007      	beq.n	8002a66 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5a:	f043 0220 	orr.w	r2, r3, #32
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e000      	b.n	8002a68 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e041      	b.n	8002b06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d106      	bne.n	8002a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7fd ff88 	bl	80009ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3304      	adds	r3, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	4610      	mov	r0, r2
 8002ab0:	f000 fa1e 	bl	8002ef0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d122      	bne.n	8002b6a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d11b      	bne.n	8002b6a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f06f 0202 	mvn.w	r2, #2
 8002b3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f9b1 	bl	8002eb8 <HAL_TIM_IC_CaptureCallback>
 8002b56:	e005      	b.n	8002b64 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f9a4 	bl	8002ea6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f9b3 	bl	8002eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b04      	cmp	r3, #4
 8002b76:	d122      	bne.n	8002bbe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f003 0304 	and.w	r3, r3, #4
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d11b      	bne.n	8002bbe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f06f 0204 	mvn.w	r2, #4
 8002b8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f987 	bl	8002eb8 <HAL_TIM_IC_CaptureCallback>
 8002baa:	e005      	b.n	8002bb8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f97a 	bl	8002ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f989 	bl	8002eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	f003 0308 	and.w	r3, r3, #8
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d122      	bne.n	8002c12 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	f003 0308 	and.w	r3, r3, #8
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d11b      	bne.n	8002c12 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f06f 0208 	mvn.w	r2, #8
 8002be2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2204      	movs	r2, #4
 8002be8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	f003 0303 	and.w	r3, r3, #3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f95d 	bl	8002eb8 <HAL_TIM_IC_CaptureCallback>
 8002bfe:	e005      	b.n	8002c0c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 f950 	bl	8002ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f95f 	bl	8002eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b10      	cmp	r3, #16
 8002c1e:	d122      	bne.n	8002c66 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b10      	cmp	r3, #16
 8002c2c:	d11b      	bne.n	8002c66 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f06f 0210 	mvn.w	r2, #16
 8002c36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2208      	movs	r2, #8
 8002c3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f933 	bl	8002eb8 <HAL_TIM_IC_CaptureCallback>
 8002c52:	e005      	b.n	8002c60 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 f926 	bl	8002ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f935 	bl	8002eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d10e      	bne.n	8002c92 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d107      	bne.n	8002c92 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f06f 0201 	mvn.w	r2, #1
 8002c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7fd fd6d 	bl	800076c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9c:	2b80      	cmp	r3, #128	; 0x80
 8002c9e:	d10e      	bne.n	8002cbe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002caa:	2b80      	cmp	r3, #128	; 0x80
 8002cac:	d107      	bne.n	8002cbe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 fa78 	bl	80031ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc8:	2b40      	cmp	r3, #64	; 0x40
 8002cca:	d10e      	bne.n	8002cea <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd6:	2b40      	cmp	r3, #64	; 0x40
 8002cd8:	d107      	bne.n	8002cea <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f8f9 	bl	8002edc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	f003 0320 	and.w	r3, r3, #32
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	d10e      	bne.n	8002d16 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f003 0320 	and.w	r3, r3, #32
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	d107      	bne.n	8002d16 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f06f 0220 	mvn.w	r2, #32
 8002d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 fa43 	bl	800319c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
 8002d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d101      	bne.n	8002d36 <HAL_TIM_ConfigClockSource+0x18>
 8002d32:	2302      	movs	r3, #2
 8002d34:	e0b3      	b.n	8002e9e <HAL_TIM_ConfigClockSource+0x180>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2202      	movs	r2, #2
 8002d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d54:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d5c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d6e:	d03e      	beq.n	8002dee <HAL_TIM_ConfigClockSource+0xd0>
 8002d70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d74:	f200 8087 	bhi.w	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d7c:	f000 8085 	beq.w	8002e8a <HAL_TIM_ConfigClockSource+0x16c>
 8002d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d84:	d87f      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002d86:	2b70      	cmp	r3, #112	; 0x70
 8002d88:	d01a      	beq.n	8002dc0 <HAL_TIM_ConfigClockSource+0xa2>
 8002d8a:	2b70      	cmp	r3, #112	; 0x70
 8002d8c:	d87b      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002d8e:	2b60      	cmp	r3, #96	; 0x60
 8002d90:	d050      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x116>
 8002d92:	2b60      	cmp	r3, #96	; 0x60
 8002d94:	d877      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002d96:	2b50      	cmp	r3, #80	; 0x50
 8002d98:	d03c      	beq.n	8002e14 <HAL_TIM_ConfigClockSource+0xf6>
 8002d9a:	2b50      	cmp	r3, #80	; 0x50
 8002d9c:	d873      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002d9e:	2b40      	cmp	r3, #64	; 0x40
 8002da0:	d058      	beq.n	8002e54 <HAL_TIM_ConfigClockSource+0x136>
 8002da2:	2b40      	cmp	r3, #64	; 0x40
 8002da4:	d86f      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002da6:	2b30      	cmp	r3, #48	; 0x30
 8002da8:	d064      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x156>
 8002daa:	2b30      	cmp	r3, #48	; 0x30
 8002dac:	d86b      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002dae:	2b20      	cmp	r3, #32
 8002db0:	d060      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x156>
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d867      	bhi.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d05c      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x156>
 8002dba:	2b10      	cmp	r3, #16
 8002dbc:	d05a      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002dbe:	e062      	b.n	8002e86 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6818      	ldr	r0, [r3, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	6899      	ldr	r1, [r3, #8]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f000 f967 	bl	80030a2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002de2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	609a      	str	r2, [r3, #8]
      break;
 8002dec:	e04e      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6899      	ldr	r1, [r3, #8]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f000 f950 	bl	80030a2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e10:	609a      	str	r2, [r3, #8]
      break;
 8002e12:	e03b      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	6859      	ldr	r1, [r3, #4]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	461a      	mov	r2, r3
 8002e22:	f000 f8c7 	bl	8002fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2150      	movs	r1, #80	; 0x50
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 f91e 	bl	800306e <TIM_ITRx_SetConfig>
      break;
 8002e32:	e02b      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	6859      	ldr	r1, [r3, #4]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	461a      	mov	r2, r3
 8002e42:	f000 f8e5 	bl	8003010 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2160      	movs	r1, #96	; 0x60
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f90e 	bl	800306e <TIM_ITRx_SetConfig>
      break;
 8002e52:	e01b      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6818      	ldr	r0, [r3, #0]
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	6859      	ldr	r1, [r3, #4]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	461a      	mov	r2, r3
 8002e62:	f000 f8a7 	bl	8002fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2140      	movs	r1, #64	; 0x40
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 f8fe 	bl	800306e <TIM_ITRx_SetConfig>
      break;
 8002e72:	e00b      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4610      	mov	r0, r2
 8002e80:	f000 f8f5 	bl	800306e <TIM_ITRx_SetConfig>
        break;
 8002e84:	e002      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e86:	bf00      	nop
 8002e88:	e000      	b.n	8002e8c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr

08002eca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bc80      	pop	{r7}
 8002eda:	4770      	bx	lr

08002edc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr
	...

08002ef0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a29      	ldr	r2, [pc, #164]	; (8002fa8 <TIM_Base_SetConfig+0xb8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d00b      	beq.n	8002f20 <TIM_Base_SetConfig+0x30>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0e:	d007      	beq.n	8002f20 <TIM_Base_SetConfig+0x30>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a26      	ldr	r2, [pc, #152]	; (8002fac <TIM_Base_SetConfig+0xbc>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d003      	beq.n	8002f20 <TIM_Base_SetConfig+0x30>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a25      	ldr	r2, [pc, #148]	; (8002fb0 <TIM_Base_SetConfig+0xc0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d108      	bne.n	8002f32 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a1c      	ldr	r2, [pc, #112]	; (8002fa8 <TIM_Base_SetConfig+0xb8>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d00b      	beq.n	8002f52 <TIM_Base_SetConfig+0x62>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f40:	d007      	beq.n	8002f52 <TIM_Base_SetConfig+0x62>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a19      	ldr	r2, [pc, #100]	; (8002fac <TIM_Base_SetConfig+0xbc>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d003      	beq.n	8002f52 <TIM_Base_SetConfig+0x62>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a18      	ldr	r2, [pc, #96]	; (8002fb0 <TIM_Base_SetConfig+0xc0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d108      	bne.n	8002f64 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a07      	ldr	r2, [pc, #28]	; (8002fa8 <TIM_Base_SetConfig+0xb8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d103      	bne.n	8002f98 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	691a      	ldr	r2, [r3, #16]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	615a      	str	r2, [r3, #20]
}
 8002f9e:	bf00      	nop
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr
 8002fa8:	40012c00 	.word	0x40012c00
 8002fac:	40000400 	.word	0x40000400
 8002fb0:	40000800 	.word	0x40000800

08002fb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b087      	sub	sp, #28
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	f023 0201 	bic.w	r2, r3, #1
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	f023 030a 	bic.w	r3, r3, #10
 8002ff0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	693a      	ldr	r2, [r7, #16]
 8002ffe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	621a      	str	r2, [r3, #32]
}
 8003006:	bf00      	nop
 8003008:	371c      	adds	r7, #28
 800300a:	46bd      	mov	sp, r7
 800300c:	bc80      	pop	{r7}
 800300e:	4770      	bx	lr

08003010 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	f023 0210 	bic.w	r2, r3, #16
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800303a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	031b      	lsls	r3, r3, #12
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	4313      	orrs	r3, r2
 8003044:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800304c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	621a      	str	r2, [r3, #32]
}
 8003064:	bf00      	nop
 8003066:	371c      	adds	r7, #28
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr

0800306e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800306e:	b480      	push	{r7}
 8003070:	b085      	sub	sp, #20
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
 8003076:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003084:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4313      	orrs	r3, r2
 800308c:	f043 0307 	orr.w	r3, r3, #7
 8003090:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	609a      	str	r2, [r3, #8]
}
 8003098:	bf00      	nop
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr

080030a2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b087      	sub	sp, #28
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	60f8      	str	r0, [r7, #12]
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	607a      	str	r2, [r7, #4]
 80030ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030bc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	021a      	lsls	r2, r3, #8
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	431a      	orrs	r2, r3
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	609a      	str	r2, [r3, #8]
}
 80030d6:	bf00      	nop
 80030d8:	371c      	adds	r7, #28
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d101      	bne.n	80030f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030f4:	2302      	movs	r3, #2
 80030f6:	e046      	b.n	8003186 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2202      	movs	r2, #2
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800311e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a16      	ldr	r2, [pc, #88]	; (8003190 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00e      	beq.n	800315a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003144:	d009      	beq.n	800315a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a12      	ldr	r2, [pc, #72]	; (8003194 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d004      	beq.n	800315a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a10      	ldr	r2, [pc, #64]	; (8003198 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d10c      	bne.n	8003174 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003160:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	4313      	orrs	r3, r2
 800316a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr
 8003190:	40012c00 	.word	0x40012c00
 8003194:	40000400 	.word	0x40000400
 8003198:	40000800 	.word	0x40000800

0800319c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr

080031ae <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr

080031c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e03f      	b.n	8003252 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d106      	bne.n	80031ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7fd fc04 	bl	80009f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2224      	movs	r2, #36	; 0x24
 80031f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68da      	ldr	r2, [r3, #12]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003202:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f905 	bl	8003414 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003218:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695a      	ldr	r2, [r3, #20]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003228:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68da      	ldr	r2, [r3, #12]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003238:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b08a      	sub	sp, #40	; 0x28
 800325e:	af02      	add	r7, sp, #8
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	4613      	mov	r3, r2
 8003268:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b20      	cmp	r3, #32
 8003278:	d17c      	bne.n	8003374 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <HAL_UART_Transmit+0x2c>
 8003280:	88fb      	ldrh	r3, [r7, #6]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e075      	b.n	8003376 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <HAL_UART_Transmit+0x3e>
 8003294:	2302      	movs	r3, #2
 8003296:	e06e      	b.n	8003376 <HAL_UART_Transmit+0x11c>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2221      	movs	r2, #33	; 0x21
 80032aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032ae:	f7fd fcff 	bl	8000cb0 <HAL_GetTick>
 80032b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	88fa      	ldrh	r2, [r7, #6]
 80032b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	88fa      	ldrh	r2, [r7, #6]
 80032be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032c8:	d108      	bne.n	80032dc <HAL_UART_Transmit+0x82>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d104      	bne.n	80032dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	e003      	b.n	80032e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80032ec:	e02a      	b.n	8003344 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2200      	movs	r2, #0
 80032f6:	2180      	movs	r1, #128	; 0x80
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 f840 	bl	800337e <UART_WaitOnFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e036      	b.n	8003376 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10b      	bne.n	8003326 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	461a      	mov	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800331c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	3302      	adds	r3, #2
 8003322:	61bb      	str	r3, [r7, #24]
 8003324:	e007      	b.n	8003336 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	781a      	ldrb	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	3301      	adds	r3, #1
 8003334:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800333a:	b29b      	uxth	r3, r3
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003348:	b29b      	uxth	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1cf      	bne.n	80032ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2200      	movs	r2, #0
 8003356:	2140      	movs	r1, #64	; 0x40
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f000 f810 	bl	800337e <UART_WaitOnFlagUntilTimeout>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e006      	b.n	8003376 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e000      	b.n	8003376 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003374:	2302      	movs	r3, #2
  }
}
 8003376:	4618      	mov	r0, r3
 8003378:	3720      	adds	r7, #32
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
 8003384:	60f8      	str	r0, [r7, #12]
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	4613      	mov	r3, r2
 800338c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800338e:	e02c      	b.n	80033ea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003396:	d028      	beq.n	80033ea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d007      	beq.n	80033ae <UART_WaitOnFlagUntilTimeout+0x30>
 800339e:	f7fd fc87 	bl	8000cb0 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d21d      	bcs.n	80033ea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80033bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695a      	ldr	r2, [r3, #20]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0201 	bic.w	r2, r2, #1
 80033cc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2220      	movs	r2, #32
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2220      	movs	r2, #32
 80033da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e00f      	b.n	800340a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4013      	ands	r3, r2
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	bf0c      	ite	eq
 80033fa:	2301      	moveq	r3, #1
 80033fc:	2300      	movne	r3, #0
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	461a      	mov	r2, r3
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	429a      	cmp	r2, r3
 8003406:	d0c3      	beq.n	8003390 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68da      	ldr	r2, [r3, #12]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800344e:	f023 030c 	bic.w	r3, r3, #12
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	68b9      	ldr	r1, [r7, #8]
 8003458:	430b      	orrs	r3, r1
 800345a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	699a      	ldr	r2, [r3, #24]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a2c      	ldr	r2, [pc, #176]	; (8003528 <UART_SetConfig+0x114>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d103      	bne.n	8003484 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800347c:	f7fe fc68 	bl	8001d50 <HAL_RCC_GetPCLK2Freq>
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	e002      	b.n	800348a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003484:	f7fe fc50 	bl	8001d28 <HAL_RCC_GetPCLK1Freq>
 8003488:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4613      	mov	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4413      	add	r3, r2
 8003492:	009a      	lsls	r2, r3, #2
 8003494:	441a      	add	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a0:	4a22      	ldr	r2, [pc, #136]	; (800352c <UART_SetConfig+0x118>)
 80034a2:	fba2 2303 	umull	r2, r3, r2, r3
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	0119      	lsls	r1, r3, #4
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4613      	mov	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	009a      	lsls	r2, r3, #2
 80034b4:	441a      	add	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80034c0:	4b1a      	ldr	r3, [pc, #104]	; (800352c <UART_SetConfig+0x118>)
 80034c2:	fba3 0302 	umull	r0, r3, r3, r2
 80034c6:	095b      	lsrs	r3, r3, #5
 80034c8:	2064      	movs	r0, #100	; 0x64
 80034ca:	fb00 f303 	mul.w	r3, r0, r3
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	3332      	adds	r3, #50	; 0x32
 80034d4:	4a15      	ldr	r2, [pc, #84]	; (800352c <UART_SetConfig+0x118>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034e0:	4419      	add	r1, r3
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	009a      	lsls	r2, r3, #2
 80034ec:	441a      	add	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80034f8:	4b0c      	ldr	r3, [pc, #48]	; (800352c <UART_SetConfig+0x118>)
 80034fa:	fba3 0302 	umull	r0, r3, r3, r2
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	2064      	movs	r0, #100	; 0x64
 8003502:	fb00 f303 	mul.w	r3, r0, r3
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	3332      	adds	r3, #50	; 0x32
 800350c:	4a07      	ldr	r2, [pc, #28]	; (800352c <UART_SetConfig+0x118>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	f003 020f 	and.w	r2, r3, #15
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	440a      	add	r2, r1
 800351e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003520:	bf00      	nop
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40013800 	.word	0x40013800
 800352c:	51eb851f 	.word	0x51eb851f

08003530 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003530:	b084      	sub	sp, #16
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	f107 0014 	add.w	r0, r7, #20
 800353e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	b004      	add	sp, #16
 800354e:	4770      	bx	lr

08003550 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003558:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800355c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003564:	b29a      	uxth	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	b29b      	uxth	r3, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	b29b      	uxth	r3, r3
 800356e:	4013      	ands	r3, r2
 8003570:	b29a      	uxth	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3714      	adds	r7, #20
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr

0800359c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800359c:	b084      	sub	sp, #16
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	f107 0014 	add.w	r0, r7, #20
 80035aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	b004      	add	sp, #16
 80035da:	4770      	bx	lr

080035dc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr

080035f0 <__errno>:
 80035f0:	4b01      	ldr	r3, [pc, #4]	; (80035f8 <__errno+0x8>)
 80035f2:	6818      	ldr	r0, [r3, #0]
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	2000000c 	.word	0x2000000c

080035fc <__libc_init_array>:
 80035fc:	b570      	push	{r4, r5, r6, lr}
 80035fe:	2600      	movs	r6, #0
 8003600:	4d0c      	ldr	r5, [pc, #48]	; (8003634 <__libc_init_array+0x38>)
 8003602:	4c0d      	ldr	r4, [pc, #52]	; (8003638 <__libc_init_array+0x3c>)
 8003604:	1b64      	subs	r4, r4, r5
 8003606:	10a4      	asrs	r4, r4, #2
 8003608:	42a6      	cmp	r6, r4
 800360a:	d109      	bne.n	8003620 <__libc_init_array+0x24>
 800360c:	f000 fc5c 	bl	8003ec8 <_init>
 8003610:	2600      	movs	r6, #0
 8003612:	4d0a      	ldr	r5, [pc, #40]	; (800363c <__libc_init_array+0x40>)
 8003614:	4c0a      	ldr	r4, [pc, #40]	; (8003640 <__libc_init_array+0x44>)
 8003616:	1b64      	subs	r4, r4, r5
 8003618:	10a4      	asrs	r4, r4, #2
 800361a:	42a6      	cmp	r6, r4
 800361c:	d105      	bne.n	800362a <__libc_init_array+0x2e>
 800361e:	bd70      	pop	{r4, r5, r6, pc}
 8003620:	f855 3b04 	ldr.w	r3, [r5], #4
 8003624:	4798      	blx	r3
 8003626:	3601      	adds	r6, #1
 8003628:	e7ee      	b.n	8003608 <__libc_init_array+0xc>
 800362a:	f855 3b04 	ldr.w	r3, [r5], #4
 800362e:	4798      	blx	r3
 8003630:	3601      	adds	r6, #1
 8003632:	e7f2      	b.n	800361a <__libc_init_array+0x1e>
 8003634:	08003f54 	.word	0x08003f54
 8003638:	08003f54 	.word	0x08003f54
 800363c:	08003f54 	.word	0x08003f54
 8003640:	08003f58 	.word	0x08003f58

08003644 <memset>:
 8003644:	4603      	mov	r3, r0
 8003646:	4402      	add	r2, r0
 8003648:	4293      	cmp	r3, r2
 800364a:	d100      	bne.n	800364e <memset+0xa>
 800364c:	4770      	bx	lr
 800364e:	f803 1b01 	strb.w	r1, [r3], #1
 8003652:	e7f9      	b.n	8003648 <memset+0x4>

08003654 <siprintf>:
 8003654:	b40e      	push	{r1, r2, r3}
 8003656:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800365a:	b500      	push	{lr}
 800365c:	b09c      	sub	sp, #112	; 0x70
 800365e:	ab1d      	add	r3, sp, #116	; 0x74
 8003660:	9002      	str	r0, [sp, #8]
 8003662:	9006      	str	r0, [sp, #24]
 8003664:	9107      	str	r1, [sp, #28]
 8003666:	9104      	str	r1, [sp, #16]
 8003668:	4808      	ldr	r0, [pc, #32]	; (800368c <siprintf+0x38>)
 800366a:	4909      	ldr	r1, [pc, #36]	; (8003690 <siprintf+0x3c>)
 800366c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003670:	9105      	str	r1, [sp, #20]
 8003672:	6800      	ldr	r0, [r0, #0]
 8003674:	a902      	add	r1, sp, #8
 8003676:	9301      	str	r3, [sp, #4]
 8003678:	f000 f868 	bl	800374c <_svfiprintf_r>
 800367c:	2200      	movs	r2, #0
 800367e:	9b02      	ldr	r3, [sp, #8]
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	b01c      	add	sp, #112	; 0x70
 8003684:	f85d eb04 	ldr.w	lr, [sp], #4
 8003688:	b003      	add	sp, #12
 800368a:	4770      	bx	lr
 800368c:	2000000c 	.word	0x2000000c
 8003690:	ffff0208 	.word	0xffff0208

08003694 <__ssputs_r>:
 8003694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003698:	688e      	ldr	r6, [r1, #8]
 800369a:	4682      	mov	sl, r0
 800369c:	429e      	cmp	r6, r3
 800369e:	460c      	mov	r4, r1
 80036a0:	4690      	mov	r8, r2
 80036a2:	461f      	mov	r7, r3
 80036a4:	d838      	bhi.n	8003718 <__ssputs_r+0x84>
 80036a6:	898a      	ldrh	r2, [r1, #12]
 80036a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80036ac:	d032      	beq.n	8003714 <__ssputs_r+0x80>
 80036ae:	6825      	ldr	r5, [r4, #0]
 80036b0:	6909      	ldr	r1, [r1, #16]
 80036b2:	3301      	adds	r3, #1
 80036b4:	eba5 0901 	sub.w	r9, r5, r1
 80036b8:	6965      	ldr	r5, [r4, #20]
 80036ba:	444b      	add	r3, r9
 80036bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80036c4:	106d      	asrs	r5, r5, #1
 80036c6:	429d      	cmp	r5, r3
 80036c8:	bf38      	it	cc
 80036ca:	461d      	movcc	r5, r3
 80036cc:	0553      	lsls	r3, r2, #21
 80036ce:	d531      	bpl.n	8003734 <__ssputs_r+0xa0>
 80036d0:	4629      	mov	r1, r5
 80036d2:	f000 fb53 	bl	8003d7c <_malloc_r>
 80036d6:	4606      	mov	r6, r0
 80036d8:	b950      	cbnz	r0, 80036f0 <__ssputs_r+0x5c>
 80036da:	230c      	movs	r3, #12
 80036dc:	f04f 30ff 	mov.w	r0, #4294967295
 80036e0:	f8ca 3000 	str.w	r3, [sl]
 80036e4:	89a3      	ldrh	r3, [r4, #12]
 80036e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ea:	81a3      	strh	r3, [r4, #12]
 80036ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f0:	464a      	mov	r2, r9
 80036f2:	6921      	ldr	r1, [r4, #16]
 80036f4:	f000 face 	bl	8003c94 <memcpy>
 80036f8:	89a3      	ldrh	r3, [r4, #12]
 80036fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80036fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003702:	81a3      	strh	r3, [r4, #12]
 8003704:	6126      	str	r6, [r4, #16]
 8003706:	444e      	add	r6, r9
 8003708:	6026      	str	r6, [r4, #0]
 800370a:	463e      	mov	r6, r7
 800370c:	6165      	str	r5, [r4, #20]
 800370e:	eba5 0509 	sub.w	r5, r5, r9
 8003712:	60a5      	str	r5, [r4, #8]
 8003714:	42be      	cmp	r6, r7
 8003716:	d900      	bls.n	800371a <__ssputs_r+0x86>
 8003718:	463e      	mov	r6, r7
 800371a:	4632      	mov	r2, r6
 800371c:	4641      	mov	r1, r8
 800371e:	6820      	ldr	r0, [r4, #0]
 8003720:	f000 fac6 	bl	8003cb0 <memmove>
 8003724:	68a3      	ldr	r3, [r4, #8]
 8003726:	6822      	ldr	r2, [r4, #0]
 8003728:	1b9b      	subs	r3, r3, r6
 800372a:	4432      	add	r2, r6
 800372c:	2000      	movs	r0, #0
 800372e:	60a3      	str	r3, [r4, #8]
 8003730:	6022      	str	r2, [r4, #0]
 8003732:	e7db      	b.n	80036ec <__ssputs_r+0x58>
 8003734:	462a      	mov	r2, r5
 8003736:	f000 fb7b 	bl	8003e30 <_realloc_r>
 800373a:	4606      	mov	r6, r0
 800373c:	2800      	cmp	r0, #0
 800373e:	d1e1      	bne.n	8003704 <__ssputs_r+0x70>
 8003740:	4650      	mov	r0, sl
 8003742:	6921      	ldr	r1, [r4, #16]
 8003744:	f000 face 	bl	8003ce4 <_free_r>
 8003748:	e7c7      	b.n	80036da <__ssputs_r+0x46>
	...

0800374c <_svfiprintf_r>:
 800374c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003750:	4698      	mov	r8, r3
 8003752:	898b      	ldrh	r3, [r1, #12]
 8003754:	4607      	mov	r7, r0
 8003756:	061b      	lsls	r3, r3, #24
 8003758:	460d      	mov	r5, r1
 800375a:	4614      	mov	r4, r2
 800375c:	b09d      	sub	sp, #116	; 0x74
 800375e:	d50e      	bpl.n	800377e <_svfiprintf_r+0x32>
 8003760:	690b      	ldr	r3, [r1, #16]
 8003762:	b963      	cbnz	r3, 800377e <_svfiprintf_r+0x32>
 8003764:	2140      	movs	r1, #64	; 0x40
 8003766:	f000 fb09 	bl	8003d7c <_malloc_r>
 800376a:	6028      	str	r0, [r5, #0]
 800376c:	6128      	str	r0, [r5, #16]
 800376e:	b920      	cbnz	r0, 800377a <_svfiprintf_r+0x2e>
 8003770:	230c      	movs	r3, #12
 8003772:	603b      	str	r3, [r7, #0]
 8003774:	f04f 30ff 	mov.w	r0, #4294967295
 8003778:	e0d1      	b.n	800391e <_svfiprintf_r+0x1d2>
 800377a:	2340      	movs	r3, #64	; 0x40
 800377c:	616b      	str	r3, [r5, #20]
 800377e:	2300      	movs	r3, #0
 8003780:	9309      	str	r3, [sp, #36]	; 0x24
 8003782:	2320      	movs	r3, #32
 8003784:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003788:	2330      	movs	r3, #48	; 0x30
 800378a:	f04f 0901 	mov.w	r9, #1
 800378e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003792:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003938 <_svfiprintf_r+0x1ec>
 8003796:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800379a:	4623      	mov	r3, r4
 800379c:	469a      	mov	sl, r3
 800379e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037a2:	b10a      	cbz	r2, 80037a8 <_svfiprintf_r+0x5c>
 80037a4:	2a25      	cmp	r2, #37	; 0x25
 80037a6:	d1f9      	bne.n	800379c <_svfiprintf_r+0x50>
 80037a8:	ebba 0b04 	subs.w	fp, sl, r4
 80037ac:	d00b      	beq.n	80037c6 <_svfiprintf_r+0x7a>
 80037ae:	465b      	mov	r3, fp
 80037b0:	4622      	mov	r2, r4
 80037b2:	4629      	mov	r1, r5
 80037b4:	4638      	mov	r0, r7
 80037b6:	f7ff ff6d 	bl	8003694 <__ssputs_r>
 80037ba:	3001      	adds	r0, #1
 80037bc:	f000 80aa 	beq.w	8003914 <_svfiprintf_r+0x1c8>
 80037c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037c2:	445a      	add	r2, fp
 80037c4:	9209      	str	r2, [sp, #36]	; 0x24
 80037c6:	f89a 3000 	ldrb.w	r3, [sl]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 80a2 	beq.w	8003914 <_svfiprintf_r+0x1c8>
 80037d0:	2300      	movs	r3, #0
 80037d2:	f04f 32ff 	mov.w	r2, #4294967295
 80037d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037da:	f10a 0a01 	add.w	sl, sl, #1
 80037de:	9304      	str	r3, [sp, #16]
 80037e0:	9307      	str	r3, [sp, #28]
 80037e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037e6:	931a      	str	r3, [sp, #104]	; 0x68
 80037e8:	4654      	mov	r4, sl
 80037ea:	2205      	movs	r2, #5
 80037ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037f0:	4851      	ldr	r0, [pc, #324]	; (8003938 <_svfiprintf_r+0x1ec>)
 80037f2:	f000 fa41 	bl	8003c78 <memchr>
 80037f6:	9a04      	ldr	r2, [sp, #16]
 80037f8:	b9d8      	cbnz	r0, 8003832 <_svfiprintf_r+0xe6>
 80037fa:	06d0      	lsls	r0, r2, #27
 80037fc:	bf44      	itt	mi
 80037fe:	2320      	movmi	r3, #32
 8003800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003804:	0711      	lsls	r1, r2, #28
 8003806:	bf44      	itt	mi
 8003808:	232b      	movmi	r3, #43	; 0x2b
 800380a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800380e:	f89a 3000 	ldrb.w	r3, [sl]
 8003812:	2b2a      	cmp	r3, #42	; 0x2a
 8003814:	d015      	beq.n	8003842 <_svfiprintf_r+0xf6>
 8003816:	4654      	mov	r4, sl
 8003818:	2000      	movs	r0, #0
 800381a:	f04f 0c0a 	mov.w	ip, #10
 800381e:	9a07      	ldr	r2, [sp, #28]
 8003820:	4621      	mov	r1, r4
 8003822:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003826:	3b30      	subs	r3, #48	; 0x30
 8003828:	2b09      	cmp	r3, #9
 800382a:	d94e      	bls.n	80038ca <_svfiprintf_r+0x17e>
 800382c:	b1b0      	cbz	r0, 800385c <_svfiprintf_r+0x110>
 800382e:	9207      	str	r2, [sp, #28]
 8003830:	e014      	b.n	800385c <_svfiprintf_r+0x110>
 8003832:	eba0 0308 	sub.w	r3, r0, r8
 8003836:	fa09 f303 	lsl.w	r3, r9, r3
 800383a:	4313      	orrs	r3, r2
 800383c:	46a2      	mov	sl, r4
 800383e:	9304      	str	r3, [sp, #16]
 8003840:	e7d2      	b.n	80037e8 <_svfiprintf_r+0x9c>
 8003842:	9b03      	ldr	r3, [sp, #12]
 8003844:	1d19      	adds	r1, r3, #4
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	9103      	str	r1, [sp, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	bfbb      	ittet	lt
 800384e:	425b      	neglt	r3, r3
 8003850:	f042 0202 	orrlt.w	r2, r2, #2
 8003854:	9307      	strge	r3, [sp, #28]
 8003856:	9307      	strlt	r3, [sp, #28]
 8003858:	bfb8      	it	lt
 800385a:	9204      	strlt	r2, [sp, #16]
 800385c:	7823      	ldrb	r3, [r4, #0]
 800385e:	2b2e      	cmp	r3, #46	; 0x2e
 8003860:	d10c      	bne.n	800387c <_svfiprintf_r+0x130>
 8003862:	7863      	ldrb	r3, [r4, #1]
 8003864:	2b2a      	cmp	r3, #42	; 0x2a
 8003866:	d135      	bne.n	80038d4 <_svfiprintf_r+0x188>
 8003868:	9b03      	ldr	r3, [sp, #12]
 800386a:	3402      	adds	r4, #2
 800386c:	1d1a      	adds	r2, r3, #4
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	9203      	str	r2, [sp, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	bfb8      	it	lt
 8003876:	f04f 33ff 	movlt.w	r3, #4294967295
 800387a:	9305      	str	r3, [sp, #20]
 800387c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003948 <_svfiprintf_r+0x1fc>
 8003880:	2203      	movs	r2, #3
 8003882:	4650      	mov	r0, sl
 8003884:	7821      	ldrb	r1, [r4, #0]
 8003886:	f000 f9f7 	bl	8003c78 <memchr>
 800388a:	b140      	cbz	r0, 800389e <_svfiprintf_r+0x152>
 800388c:	2340      	movs	r3, #64	; 0x40
 800388e:	eba0 000a 	sub.w	r0, r0, sl
 8003892:	fa03 f000 	lsl.w	r0, r3, r0
 8003896:	9b04      	ldr	r3, [sp, #16]
 8003898:	3401      	adds	r4, #1
 800389a:	4303      	orrs	r3, r0
 800389c:	9304      	str	r3, [sp, #16]
 800389e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038a2:	2206      	movs	r2, #6
 80038a4:	4825      	ldr	r0, [pc, #148]	; (800393c <_svfiprintf_r+0x1f0>)
 80038a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80038aa:	f000 f9e5 	bl	8003c78 <memchr>
 80038ae:	2800      	cmp	r0, #0
 80038b0:	d038      	beq.n	8003924 <_svfiprintf_r+0x1d8>
 80038b2:	4b23      	ldr	r3, [pc, #140]	; (8003940 <_svfiprintf_r+0x1f4>)
 80038b4:	bb1b      	cbnz	r3, 80038fe <_svfiprintf_r+0x1b2>
 80038b6:	9b03      	ldr	r3, [sp, #12]
 80038b8:	3307      	adds	r3, #7
 80038ba:	f023 0307 	bic.w	r3, r3, #7
 80038be:	3308      	adds	r3, #8
 80038c0:	9303      	str	r3, [sp, #12]
 80038c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038c4:	4433      	add	r3, r6
 80038c6:	9309      	str	r3, [sp, #36]	; 0x24
 80038c8:	e767      	b.n	800379a <_svfiprintf_r+0x4e>
 80038ca:	460c      	mov	r4, r1
 80038cc:	2001      	movs	r0, #1
 80038ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80038d2:	e7a5      	b.n	8003820 <_svfiprintf_r+0xd4>
 80038d4:	2300      	movs	r3, #0
 80038d6:	f04f 0c0a 	mov.w	ip, #10
 80038da:	4619      	mov	r1, r3
 80038dc:	3401      	adds	r4, #1
 80038de:	9305      	str	r3, [sp, #20]
 80038e0:	4620      	mov	r0, r4
 80038e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038e6:	3a30      	subs	r2, #48	; 0x30
 80038e8:	2a09      	cmp	r2, #9
 80038ea:	d903      	bls.n	80038f4 <_svfiprintf_r+0x1a8>
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0c5      	beq.n	800387c <_svfiprintf_r+0x130>
 80038f0:	9105      	str	r1, [sp, #20]
 80038f2:	e7c3      	b.n	800387c <_svfiprintf_r+0x130>
 80038f4:	4604      	mov	r4, r0
 80038f6:	2301      	movs	r3, #1
 80038f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80038fc:	e7f0      	b.n	80038e0 <_svfiprintf_r+0x194>
 80038fe:	ab03      	add	r3, sp, #12
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	462a      	mov	r2, r5
 8003904:	4638      	mov	r0, r7
 8003906:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <_svfiprintf_r+0x1f8>)
 8003908:	a904      	add	r1, sp, #16
 800390a:	f3af 8000 	nop.w
 800390e:	1c42      	adds	r2, r0, #1
 8003910:	4606      	mov	r6, r0
 8003912:	d1d6      	bne.n	80038c2 <_svfiprintf_r+0x176>
 8003914:	89ab      	ldrh	r3, [r5, #12]
 8003916:	065b      	lsls	r3, r3, #25
 8003918:	f53f af2c 	bmi.w	8003774 <_svfiprintf_r+0x28>
 800391c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800391e:	b01d      	add	sp, #116	; 0x74
 8003920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003924:	ab03      	add	r3, sp, #12
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	462a      	mov	r2, r5
 800392a:	4638      	mov	r0, r7
 800392c:	4b05      	ldr	r3, [pc, #20]	; (8003944 <_svfiprintf_r+0x1f8>)
 800392e:	a904      	add	r1, sp, #16
 8003930:	f000 f87c 	bl	8003a2c <_printf_i>
 8003934:	e7eb      	b.n	800390e <_svfiprintf_r+0x1c2>
 8003936:	bf00      	nop
 8003938:	08003f20 	.word	0x08003f20
 800393c:	08003f2a 	.word	0x08003f2a
 8003940:	00000000 	.word	0x00000000
 8003944:	08003695 	.word	0x08003695
 8003948:	08003f26 	.word	0x08003f26

0800394c <_printf_common>:
 800394c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003950:	4616      	mov	r6, r2
 8003952:	4699      	mov	r9, r3
 8003954:	688a      	ldr	r2, [r1, #8]
 8003956:	690b      	ldr	r3, [r1, #16]
 8003958:	4607      	mov	r7, r0
 800395a:	4293      	cmp	r3, r2
 800395c:	bfb8      	it	lt
 800395e:	4613      	movlt	r3, r2
 8003960:	6033      	str	r3, [r6, #0]
 8003962:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003966:	460c      	mov	r4, r1
 8003968:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800396c:	b10a      	cbz	r2, 8003972 <_printf_common+0x26>
 800396e:	3301      	adds	r3, #1
 8003970:	6033      	str	r3, [r6, #0]
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	0699      	lsls	r1, r3, #26
 8003976:	bf42      	ittt	mi
 8003978:	6833      	ldrmi	r3, [r6, #0]
 800397a:	3302      	addmi	r3, #2
 800397c:	6033      	strmi	r3, [r6, #0]
 800397e:	6825      	ldr	r5, [r4, #0]
 8003980:	f015 0506 	ands.w	r5, r5, #6
 8003984:	d106      	bne.n	8003994 <_printf_common+0x48>
 8003986:	f104 0a19 	add.w	sl, r4, #25
 800398a:	68e3      	ldr	r3, [r4, #12]
 800398c:	6832      	ldr	r2, [r6, #0]
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	42ab      	cmp	r3, r5
 8003992:	dc28      	bgt.n	80039e6 <_printf_common+0x9a>
 8003994:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003998:	1e13      	subs	r3, r2, #0
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	bf18      	it	ne
 800399e:	2301      	movne	r3, #1
 80039a0:	0692      	lsls	r2, r2, #26
 80039a2:	d42d      	bmi.n	8003a00 <_printf_common+0xb4>
 80039a4:	4649      	mov	r1, r9
 80039a6:	4638      	mov	r0, r7
 80039a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039ac:	47c0      	blx	r8
 80039ae:	3001      	adds	r0, #1
 80039b0:	d020      	beq.n	80039f4 <_printf_common+0xa8>
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	68e5      	ldr	r5, [r4, #12]
 80039b6:	f003 0306 	and.w	r3, r3, #6
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	bf18      	it	ne
 80039be:	2500      	movne	r5, #0
 80039c0:	6832      	ldr	r2, [r6, #0]
 80039c2:	f04f 0600 	mov.w	r6, #0
 80039c6:	68a3      	ldr	r3, [r4, #8]
 80039c8:	bf08      	it	eq
 80039ca:	1aad      	subeq	r5, r5, r2
 80039cc:	6922      	ldr	r2, [r4, #16]
 80039ce:	bf08      	it	eq
 80039d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039d4:	4293      	cmp	r3, r2
 80039d6:	bfc4      	itt	gt
 80039d8:	1a9b      	subgt	r3, r3, r2
 80039da:	18ed      	addgt	r5, r5, r3
 80039dc:	341a      	adds	r4, #26
 80039de:	42b5      	cmp	r5, r6
 80039e0:	d11a      	bne.n	8003a18 <_printf_common+0xcc>
 80039e2:	2000      	movs	r0, #0
 80039e4:	e008      	b.n	80039f8 <_printf_common+0xac>
 80039e6:	2301      	movs	r3, #1
 80039e8:	4652      	mov	r2, sl
 80039ea:	4649      	mov	r1, r9
 80039ec:	4638      	mov	r0, r7
 80039ee:	47c0      	blx	r8
 80039f0:	3001      	adds	r0, #1
 80039f2:	d103      	bne.n	80039fc <_printf_common+0xb0>
 80039f4:	f04f 30ff 	mov.w	r0, #4294967295
 80039f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039fc:	3501      	adds	r5, #1
 80039fe:	e7c4      	b.n	800398a <_printf_common+0x3e>
 8003a00:	2030      	movs	r0, #48	; 0x30
 8003a02:	18e1      	adds	r1, r4, r3
 8003a04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a08:	1c5a      	adds	r2, r3, #1
 8003a0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a0e:	4422      	add	r2, r4
 8003a10:	3302      	adds	r3, #2
 8003a12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a16:	e7c5      	b.n	80039a4 <_printf_common+0x58>
 8003a18:	2301      	movs	r3, #1
 8003a1a:	4622      	mov	r2, r4
 8003a1c:	4649      	mov	r1, r9
 8003a1e:	4638      	mov	r0, r7
 8003a20:	47c0      	blx	r8
 8003a22:	3001      	adds	r0, #1
 8003a24:	d0e6      	beq.n	80039f4 <_printf_common+0xa8>
 8003a26:	3601      	adds	r6, #1
 8003a28:	e7d9      	b.n	80039de <_printf_common+0x92>
	...

08003a2c <_printf_i>:
 8003a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a30:	460c      	mov	r4, r1
 8003a32:	7e27      	ldrb	r7, [r4, #24]
 8003a34:	4691      	mov	r9, r2
 8003a36:	2f78      	cmp	r7, #120	; 0x78
 8003a38:	4680      	mov	r8, r0
 8003a3a:	469a      	mov	sl, r3
 8003a3c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a42:	d807      	bhi.n	8003a54 <_printf_i+0x28>
 8003a44:	2f62      	cmp	r7, #98	; 0x62
 8003a46:	d80a      	bhi.n	8003a5e <_printf_i+0x32>
 8003a48:	2f00      	cmp	r7, #0
 8003a4a:	f000 80d9 	beq.w	8003c00 <_printf_i+0x1d4>
 8003a4e:	2f58      	cmp	r7, #88	; 0x58
 8003a50:	f000 80a4 	beq.w	8003b9c <_printf_i+0x170>
 8003a54:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a5c:	e03a      	b.n	8003ad4 <_printf_i+0xa8>
 8003a5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a62:	2b15      	cmp	r3, #21
 8003a64:	d8f6      	bhi.n	8003a54 <_printf_i+0x28>
 8003a66:	a001      	add	r0, pc, #4	; (adr r0, 8003a6c <_printf_i+0x40>)
 8003a68:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003a6c:	08003ac5 	.word	0x08003ac5
 8003a70:	08003ad9 	.word	0x08003ad9
 8003a74:	08003a55 	.word	0x08003a55
 8003a78:	08003a55 	.word	0x08003a55
 8003a7c:	08003a55 	.word	0x08003a55
 8003a80:	08003a55 	.word	0x08003a55
 8003a84:	08003ad9 	.word	0x08003ad9
 8003a88:	08003a55 	.word	0x08003a55
 8003a8c:	08003a55 	.word	0x08003a55
 8003a90:	08003a55 	.word	0x08003a55
 8003a94:	08003a55 	.word	0x08003a55
 8003a98:	08003be7 	.word	0x08003be7
 8003a9c:	08003b09 	.word	0x08003b09
 8003aa0:	08003bc9 	.word	0x08003bc9
 8003aa4:	08003a55 	.word	0x08003a55
 8003aa8:	08003a55 	.word	0x08003a55
 8003aac:	08003c09 	.word	0x08003c09
 8003ab0:	08003a55 	.word	0x08003a55
 8003ab4:	08003b09 	.word	0x08003b09
 8003ab8:	08003a55 	.word	0x08003a55
 8003abc:	08003a55 	.word	0x08003a55
 8003ac0:	08003bd1 	.word	0x08003bd1
 8003ac4:	680b      	ldr	r3, [r1, #0]
 8003ac6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003aca:	1d1a      	adds	r2, r3, #4
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	600a      	str	r2, [r1, #0]
 8003ad0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e0a4      	b.n	8003c22 <_printf_i+0x1f6>
 8003ad8:	6825      	ldr	r5, [r4, #0]
 8003ada:	6808      	ldr	r0, [r1, #0]
 8003adc:	062e      	lsls	r6, r5, #24
 8003ade:	f100 0304 	add.w	r3, r0, #4
 8003ae2:	d50a      	bpl.n	8003afa <_printf_i+0xce>
 8003ae4:	6805      	ldr	r5, [r0, #0]
 8003ae6:	600b      	str	r3, [r1, #0]
 8003ae8:	2d00      	cmp	r5, #0
 8003aea:	da03      	bge.n	8003af4 <_printf_i+0xc8>
 8003aec:	232d      	movs	r3, #45	; 0x2d
 8003aee:	426d      	negs	r5, r5
 8003af0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003af4:	230a      	movs	r3, #10
 8003af6:	485e      	ldr	r0, [pc, #376]	; (8003c70 <_printf_i+0x244>)
 8003af8:	e019      	b.n	8003b2e <_printf_i+0x102>
 8003afa:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003afe:	6805      	ldr	r5, [r0, #0]
 8003b00:	600b      	str	r3, [r1, #0]
 8003b02:	bf18      	it	ne
 8003b04:	b22d      	sxthne	r5, r5
 8003b06:	e7ef      	b.n	8003ae8 <_printf_i+0xbc>
 8003b08:	680b      	ldr	r3, [r1, #0]
 8003b0a:	6825      	ldr	r5, [r4, #0]
 8003b0c:	1d18      	adds	r0, r3, #4
 8003b0e:	6008      	str	r0, [r1, #0]
 8003b10:	0628      	lsls	r0, r5, #24
 8003b12:	d501      	bpl.n	8003b18 <_printf_i+0xec>
 8003b14:	681d      	ldr	r5, [r3, #0]
 8003b16:	e002      	b.n	8003b1e <_printf_i+0xf2>
 8003b18:	0669      	lsls	r1, r5, #25
 8003b1a:	d5fb      	bpl.n	8003b14 <_printf_i+0xe8>
 8003b1c:	881d      	ldrh	r5, [r3, #0]
 8003b1e:	2f6f      	cmp	r7, #111	; 0x6f
 8003b20:	bf0c      	ite	eq
 8003b22:	2308      	moveq	r3, #8
 8003b24:	230a      	movne	r3, #10
 8003b26:	4852      	ldr	r0, [pc, #328]	; (8003c70 <_printf_i+0x244>)
 8003b28:	2100      	movs	r1, #0
 8003b2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b2e:	6866      	ldr	r6, [r4, #4]
 8003b30:	2e00      	cmp	r6, #0
 8003b32:	bfa8      	it	ge
 8003b34:	6821      	ldrge	r1, [r4, #0]
 8003b36:	60a6      	str	r6, [r4, #8]
 8003b38:	bfa4      	itt	ge
 8003b3a:	f021 0104 	bicge.w	r1, r1, #4
 8003b3e:	6021      	strge	r1, [r4, #0]
 8003b40:	b90d      	cbnz	r5, 8003b46 <_printf_i+0x11a>
 8003b42:	2e00      	cmp	r6, #0
 8003b44:	d04d      	beq.n	8003be2 <_printf_i+0x1b6>
 8003b46:	4616      	mov	r6, r2
 8003b48:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b4c:	fb03 5711 	mls	r7, r3, r1, r5
 8003b50:	5dc7      	ldrb	r7, [r0, r7]
 8003b52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b56:	462f      	mov	r7, r5
 8003b58:	42bb      	cmp	r3, r7
 8003b5a:	460d      	mov	r5, r1
 8003b5c:	d9f4      	bls.n	8003b48 <_printf_i+0x11c>
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d10b      	bne.n	8003b7a <_printf_i+0x14e>
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	07df      	lsls	r7, r3, #31
 8003b66:	d508      	bpl.n	8003b7a <_printf_i+0x14e>
 8003b68:	6923      	ldr	r3, [r4, #16]
 8003b6a:	6861      	ldr	r1, [r4, #4]
 8003b6c:	4299      	cmp	r1, r3
 8003b6e:	bfde      	ittt	le
 8003b70:	2330      	movle	r3, #48	; 0x30
 8003b72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b7a:	1b92      	subs	r2, r2, r6
 8003b7c:	6122      	str	r2, [r4, #16]
 8003b7e:	464b      	mov	r3, r9
 8003b80:	4621      	mov	r1, r4
 8003b82:	4640      	mov	r0, r8
 8003b84:	f8cd a000 	str.w	sl, [sp]
 8003b88:	aa03      	add	r2, sp, #12
 8003b8a:	f7ff fedf 	bl	800394c <_printf_common>
 8003b8e:	3001      	adds	r0, #1
 8003b90:	d14c      	bne.n	8003c2c <_printf_i+0x200>
 8003b92:	f04f 30ff 	mov.w	r0, #4294967295
 8003b96:	b004      	add	sp, #16
 8003b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b9c:	4834      	ldr	r0, [pc, #208]	; (8003c70 <_printf_i+0x244>)
 8003b9e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ba2:	680e      	ldr	r6, [r1, #0]
 8003ba4:	6823      	ldr	r3, [r4, #0]
 8003ba6:	f856 5b04 	ldr.w	r5, [r6], #4
 8003baa:	061f      	lsls	r7, r3, #24
 8003bac:	600e      	str	r6, [r1, #0]
 8003bae:	d514      	bpl.n	8003bda <_printf_i+0x1ae>
 8003bb0:	07d9      	lsls	r1, r3, #31
 8003bb2:	bf44      	itt	mi
 8003bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8003bb8:	6023      	strmi	r3, [r4, #0]
 8003bba:	b91d      	cbnz	r5, 8003bc4 <_printf_i+0x198>
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	f023 0320 	bic.w	r3, r3, #32
 8003bc2:	6023      	str	r3, [r4, #0]
 8003bc4:	2310      	movs	r3, #16
 8003bc6:	e7af      	b.n	8003b28 <_printf_i+0xfc>
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	f043 0320 	orr.w	r3, r3, #32
 8003bce:	6023      	str	r3, [r4, #0]
 8003bd0:	2378      	movs	r3, #120	; 0x78
 8003bd2:	4828      	ldr	r0, [pc, #160]	; (8003c74 <_printf_i+0x248>)
 8003bd4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bd8:	e7e3      	b.n	8003ba2 <_printf_i+0x176>
 8003bda:	065e      	lsls	r6, r3, #25
 8003bdc:	bf48      	it	mi
 8003bde:	b2ad      	uxthmi	r5, r5
 8003be0:	e7e6      	b.n	8003bb0 <_printf_i+0x184>
 8003be2:	4616      	mov	r6, r2
 8003be4:	e7bb      	b.n	8003b5e <_printf_i+0x132>
 8003be6:	680b      	ldr	r3, [r1, #0]
 8003be8:	6826      	ldr	r6, [r4, #0]
 8003bea:	1d1d      	adds	r5, r3, #4
 8003bec:	6960      	ldr	r0, [r4, #20]
 8003bee:	600d      	str	r5, [r1, #0]
 8003bf0:	0635      	lsls	r5, r6, #24
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	d501      	bpl.n	8003bfa <_printf_i+0x1ce>
 8003bf6:	6018      	str	r0, [r3, #0]
 8003bf8:	e002      	b.n	8003c00 <_printf_i+0x1d4>
 8003bfa:	0671      	lsls	r1, r6, #25
 8003bfc:	d5fb      	bpl.n	8003bf6 <_printf_i+0x1ca>
 8003bfe:	8018      	strh	r0, [r3, #0]
 8003c00:	2300      	movs	r3, #0
 8003c02:	4616      	mov	r6, r2
 8003c04:	6123      	str	r3, [r4, #16]
 8003c06:	e7ba      	b.n	8003b7e <_printf_i+0x152>
 8003c08:	680b      	ldr	r3, [r1, #0]
 8003c0a:	1d1a      	adds	r2, r3, #4
 8003c0c:	600a      	str	r2, [r1, #0]
 8003c0e:	681e      	ldr	r6, [r3, #0]
 8003c10:	2100      	movs	r1, #0
 8003c12:	4630      	mov	r0, r6
 8003c14:	6862      	ldr	r2, [r4, #4]
 8003c16:	f000 f82f 	bl	8003c78 <memchr>
 8003c1a:	b108      	cbz	r0, 8003c20 <_printf_i+0x1f4>
 8003c1c:	1b80      	subs	r0, r0, r6
 8003c1e:	6060      	str	r0, [r4, #4]
 8003c20:	6863      	ldr	r3, [r4, #4]
 8003c22:	6123      	str	r3, [r4, #16]
 8003c24:	2300      	movs	r3, #0
 8003c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c2a:	e7a8      	b.n	8003b7e <_printf_i+0x152>
 8003c2c:	4632      	mov	r2, r6
 8003c2e:	4649      	mov	r1, r9
 8003c30:	4640      	mov	r0, r8
 8003c32:	6923      	ldr	r3, [r4, #16]
 8003c34:	47d0      	blx	sl
 8003c36:	3001      	adds	r0, #1
 8003c38:	d0ab      	beq.n	8003b92 <_printf_i+0x166>
 8003c3a:	6823      	ldr	r3, [r4, #0]
 8003c3c:	079b      	lsls	r3, r3, #30
 8003c3e:	d413      	bmi.n	8003c68 <_printf_i+0x23c>
 8003c40:	68e0      	ldr	r0, [r4, #12]
 8003c42:	9b03      	ldr	r3, [sp, #12]
 8003c44:	4298      	cmp	r0, r3
 8003c46:	bfb8      	it	lt
 8003c48:	4618      	movlt	r0, r3
 8003c4a:	e7a4      	b.n	8003b96 <_printf_i+0x16a>
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	4632      	mov	r2, r6
 8003c50:	4649      	mov	r1, r9
 8003c52:	4640      	mov	r0, r8
 8003c54:	47d0      	blx	sl
 8003c56:	3001      	adds	r0, #1
 8003c58:	d09b      	beq.n	8003b92 <_printf_i+0x166>
 8003c5a:	3501      	adds	r5, #1
 8003c5c:	68e3      	ldr	r3, [r4, #12]
 8003c5e:	9903      	ldr	r1, [sp, #12]
 8003c60:	1a5b      	subs	r3, r3, r1
 8003c62:	42ab      	cmp	r3, r5
 8003c64:	dcf2      	bgt.n	8003c4c <_printf_i+0x220>
 8003c66:	e7eb      	b.n	8003c40 <_printf_i+0x214>
 8003c68:	2500      	movs	r5, #0
 8003c6a:	f104 0619 	add.w	r6, r4, #25
 8003c6e:	e7f5      	b.n	8003c5c <_printf_i+0x230>
 8003c70:	08003f31 	.word	0x08003f31
 8003c74:	08003f42 	.word	0x08003f42

08003c78 <memchr>:
 8003c78:	4603      	mov	r3, r0
 8003c7a:	b510      	push	{r4, lr}
 8003c7c:	b2c9      	uxtb	r1, r1
 8003c7e:	4402      	add	r2, r0
 8003c80:	4293      	cmp	r3, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	d101      	bne.n	8003c8a <memchr+0x12>
 8003c86:	2000      	movs	r0, #0
 8003c88:	e003      	b.n	8003c92 <memchr+0x1a>
 8003c8a:	7804      	ldrb	r4, [r0, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	428c      	cmp	r4, r1
 8003c90:	d1f6      	bne.n	8003c80 <memchr+0x8>
 8003c92:	bd10      	pop	{r4, pc}

08003c94 <memcpy>:
 8003c94:	440a      	add	r2, r1
 8003c96:	4291      	cmp	r1, r2
 8003c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c9c:	d100      	bne.n	8003ca0 <memcpy+0xc>
 8003c9e:	4770      	bx	lr
 8003ca0:	b510      	push	{r4, lr}
 8003ca2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ca6:	4291      	cmp	r1, r2
 8003ca8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cac:	d1f9      	bne.n	8003ca2 <memcpy+0xe>
 8003cae:	bd10      	pop	{r4, pc}

08003cb0 <memmove>:
 8003cb0:	4288      	cmp	r0, r1
 8003cb2:	b510      	push	{r4, lr}
 8003cb4:	eb01 0402 	add.w	r4, r1, r2
 8003cb8:	d902      	bls.n	8003cc0 <memmove+0x10>
 8003cba:	4284      	cmp	r4, r0
 8003cbc:	4623      	mov	r3, r4
 8003cbe:	d807      	bhi.n	8003cd0 <memmove+0x20>
 8003cc0:	1e43      	subs	r3, r0, #1
 8003cc2:	42a1      	cmp	r1, r4
 8003cc4:	d008      	beq.n	8003cd8 <memmove+0x28>
 8003cc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003cce:	e7f8      	b.n	8003cc2 <memmove+0x12>
 8003cd0:	4601      	mov	r1, r0
 8003cd2:	4402      	add	r2, r0
 8003cd4:	428a      	cmp	r2, r1
 8003cd6:	d100      	bne.n	8003cda <memmove+0x2a>
 8003cd8:	bd10      	pop	{r4, pc}
 8003cda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003cde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ce2:	e7f7      	b.n	8003cd4 <memmove+0x24>

08003ce4 <_free_r>:
 8003ce4:	b538      	push	{r3, r4, r5, lr}
 8003ce6:	4605      	mov	r5, r0
 8003ce8:	2900      	cmp	r1, #0
 8003cea:	d043      	beq.n	8003d74 <_free_r+0x90>
 8003cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cf0:	1f0c      	subs	r4, r1, #4
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	bfb8      	it	lt
 8003cf6:	18e4      	addlt	r4, r4, r3
 8003cf8:	f000 f8d0 	bl	8003e9c <__malloc_lock>
 8003cfc:	4a1e      	ldr	r2, [pc, #120]	; (8003d78 <_free_r+0x94>)
 8003cfe:	6813      	ldr	r3, [r2, #0]
 8003d00:	4610      	mov	r0, r2
 8003d02:	b933      	cbnz	r3, 8003d12 <_free_r+0x2e>
 8003d04:	6063      	str	r3, [r4, #4]
 8003d06:	6014      	str	r4, [r2, #0]
 8003d08:	4628      	mov	r0, r5
 8003d0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d0e:	f000 b8cb 	b.w	8003ea8 <__malloc_unlock>
 8003d12:	42a3      	cmp	r3, r4
 8003d14:	d90a      	bls.n	8003d2c <_free_r+0x48>
 8003d16:	6821      	ldr	r1, [r4, #0]
 8003d18:	1862      	adds	r2, r4, r1
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	bf01      	itttt	eq
 8003d1e:	681a      	ldreq	r2, [r3, #0]
 8003d20:	685b      	ldreq	r3, [r3, #4]
 8003d22:	1852      	addeq	r2, r2, r1
 8003d24:	6022      	streq	r2, [r4, #0]
 8003d26:	6063      	str	r3, [r4, #4]
 8003d28:	6004      	str	r4, [r0, #0]
 8003d2a:	e7ed      	b.n	8003d08 <_free_r+0x24>
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	b10b      	cbz	r3, 8003d36 <_free_r+0x52>
 8003d32:	42a3      	cmp	r3, r4
 8003d34:	d9fa      	bls.n	8003d2c <_free_r+0x48>
 8003d36:	6811      	ldr	r1, [r2, #0]
 8003d38:	1850      	adds	r0, r2, r1
 8003d3a:	42a0      	cmp	r0, r4
 8003d3c:	d10b      	bne.n	8003d56 <_free_r+0x72>
 8003d3e:	6820      	ldr	r0, [r4, #0]
 8003d40:	4401      	add	r1, r0
 8003d42:	1850      	adds	r0, r2, r1
 8003d44:	4283      	cmp	r3, r0
 8003d46:	6011      	str	r1, [r2, #0]
 8003d48:	d1de      	bne.n	8003d08 <_free_r+0x24>
 8003d4a:	6818      	ldr	r0, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	4401      	add	r1, r0
 8003d50:	6011      	str	r1, [r2, #0]
 8003d52:	6053      	str	r3, [r2, #4]
 8003d54:	e7d8      	b.n	8003d08 <_free_r+0x24>
 8003d56:	d902      	bls.n	8003d5e <_free_r+0x7a>
 8003d58:	230c      	movs	r3, #12
 8003d5a:	602b      	str	r3, [r5, #0]
 8003d5c:	e7d4      	b.n	8003d08 <_free_r+0x24>
 8003d5e:	6820      	ldr	r0, [r4, #0]
 8003d60:	1821      	adds	r1, r4, r0
 8003d62:	428b      	cmp	r3, r1
 8003d64:	bf01      	itttt	eq
 8003d66:	6819      	ldreq	r1, [r3, #0]
 8003d68:	685b      	ldreq	r3, [r3, #4]
 8003d6a:	1809      	addeq	r1, r1, r0
 8003d6c:	6021      	streq	r1, [r4, #0]
 8003d6e:	6063      	str	r3, [r4, #4]
 8003d70:	6054      	str	r4, [r2, #4]
 8003d72:	e7c9      	b.n	8003d08 <_free_r+0x24>
 8003d74:	bd38      	pop	{r3, r4, r5, pc}
 8003d76:	bf00      	nop
 8003d78:	20000098 	.word	0x20000098

08003d7c <_malloc_r>:
 8003d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7e:	1ccd      	adds	r5, r1, #3
 8003d80:	f025 0503 	bic.w	r5, r5, #3
 8003d84:	3508      	adds	r5, #8
 8003d86:	2d0c      	cmp	r5, #12
 8003d88:	bf38      	it	cc
 8003d8a:	250c      	movcc	r5, #12
 8003d8c:	2d00      	cmp	r5, #0
 8003d8e:	4606      	mov	r6, r0
 8003d90:	db01      	blt.n	8003d96 <_malloc_r+0x1a>
 8003d92:	42a9      	cmp	r1, r5
 8003d94:	d903      	bls.n	8003d9e <_malloc_r+0x22>
 8003d96:	230c      	movs	r3, #12
 8003d98:	6033      	str	r3, [r6, #0]
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d9e:	f000 f87d 	bl	8003e9c <__malloc_lock>
 8003da2:	4921      	ldr	r1, [pc, #132]	; (8003e28 <_malloc_r+0xac>)
 8003da4:	680a      	ldr	r2, [r1, #0]
 8003da6:	4614      	mov	r4, r2
 8003da8:	b99c      	cbnz	r4, 8003dd2 <_malloc_r+0x56>
 8003daa:	4f20      	ldr	r7, [pc, #128]	; (8003e2c <_malloc_r+0xb0>)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	b923      	cbnz	r3, 8003dba <_malloc_r+0x3e>
 8003db0:	4621      	mov	r1, r4
 8003db2:	4630      	mov	r0, r6
 8003db4:	f000 f862 	bl	8003e7c <_sbrk_r>
 8003db8:	6038      	str	r0, [r7, #0]
 8003dba:	4629      	mov	r1, r5
 8003dbc:	4630      	mov	r0, r6
 8003dbe:	f000 f85d 	bl	8003e7c <_sbrk_r>
 8003dc2:	1c43      	adds	r3, r0, #1
 8003dc4:	d123      	bne.n	8003e0e <_malloc_r+0x92>
 8003dc6:	230c      	movs	r3, #12
 8003dc8:	4630      	mov	r0, r6
 8003dca:	6033      	str	r3, [r6, #0]
 8003dcc:	f000 f86c 	bl	8003ea8 <__malloc_unlock>
 8003dd0:	e7e3      	b.n	8003d9a <_malloc_r+0x1e>
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	1b5b      	subs	r3, r3, r5
 8003dd6:	d417      	bmi.n	8003e08 <_malloc_r+0x8c>
 8003dd8:	2b0b      	cmp	r3, #11
 8003dda:	d903      	bls.n	8003de4 <_malloc_r+0x68>
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	441c      	add	r4, r3
 8003de0:	6025      	str	r5, [r4, #0]
 8003de2:	e004      	b.n	8003dee <_malloc_r+0x72>
 8003de4:	6863      	ldr	r3, [r4, #4]
 8003de6:	42a2      	cmp	r2, r4
 8003de8:	bf0c      	ite	eq
 8003dea:	600b      	streq	r3, [r1, #0]
 8003dec:	6053      	strne	r3, [r2, #4]
 8003dee:	4630      	mov	r0, r6
 8003df0:	f000 f85a 	bl	8003ea8 <__malloc_unlock>
 8003df4:	f104 000b 	add.w	r0, r4, #11
 8003df8:	1d23      	adds	r3, r4, #4
 8003dfa:	f020 0007 	bic.w	r0, r0, #7
 8003dfe:	1ac2      	subs	r2, r0, r3
 8003e00:	d0cc      	beq.n	8003d9c <_malloc_r+0x20>
 8003e02:	1a1b      	subs	r3, r3, r0
 8003e04:	50a3      	str	r3, [r4, r2]
 8003e06:	e7c9      	b.n	8003d9c <_malloc_r+0x20>
 8003e08:	4622      	mov	r2, r4
 8003e0a:	6864      	ldr	r4, [r4, #4]
 8003e0c:	e7cc      	b.n	8003da8 <_malloc_r+0x2c>
 8003e0e:	1cc4      	adds	r4, r0, #3
 8003e10:	f024 0403 	bic.w	r4, r4, #3
 8003e14:	42a0      	cmp	r0, r4
 8003e16:	d0e3      	beq.n	8003de0 <_malloc_r+0x64>
 8003e18:	1a21      	subs	r1, r4, r0
 8003e1a:	4630      	mov	r0, r6
 8003e1c:	f000 f82e 	bl	8003e7c <_sbrk_r>
 8003e20:	3001      	adds	r0, #1
 8003e22:	d1dd      	bne.n	8003de0 <_malloc_r+0x64>
 8003e24:	e7cf      	b.n	8003dc6 <_malloc_r+0x4a>
 8003e26:	bf00      	nop
 8003e28:	20000098 	.word	0x20000098
 8003e2c:	2000009c 	.word	0x2000009c

08003e30 <_realloc_r>:
 8003e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e32:	4607      	mov	r7, r0
 8003e34:	4614      	mov	r4, r2
 8003e36:	460e      	mov	r6, r1
 8003e38:	b921      	cbnz	r1, 8003e44 <_realloc_r+0x14>
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e40:	f7ff bf9c 	b.w	8003d7c <_malloc_r>
 8003e44:	b922      	cbnz	r2, 8003e50 <_realloc_r+0x20>
 8003e46:	f7ff ff4d 	bl	8003ce4 <_free_r>
 8003e4a:	4625      	mov	r5, r4
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e50:	f000 f830 	bl	8003eb4 <_malloc_usable_size_r>
 8003e54:	42a0      	cmp	r0, r4
 8003e56:	d20f      	bcs.n	8003e78 <_realloc_r+0x48>
 8003e58:	4621      	mov	r1, r4
 8003e5a:	4638      	mov	r0, r7
 8003e5c:	f7ff ff8e 	bl	8003d7c <_malloc_r>
 8003e60:	4605      	mov	r5, r0
 8003e62:	2800      	cmp	r0, #0
 8003e64:	d0f2      	beq.n	8003e4c <_realloc_r+0x1c>
 8003e66:	4631      	mov	r1, r6
 8003e68:	4622      	mov	r2, r4
 8003e6a:	f7ff ff13 	bl	8003c94 <memcpy>
 8003e6e:	4631      	mov	r1, r6
 8003e70:	4638      	mov	r0, r7
 8003e72:	f7ff ff37 	bl	8003ce4 <_free_r>
 8003e76:	e7e9      	b.n	8003e4c <_realloc_r+0x1c>
 8003e78:	4635      	mov	r5, r6
 8003e7a:	e7e7      	b.n	8003e4c <_realloc_r+0x1c>

08003e7c <_sbrk_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	2300      	movs	r3, #0
 8003e80:	4d05      	ldr	r5, [pc, #20]	; (8003e98 <_sbrk_r+0x1c>)
 8003e82:	4604      	mov	r4, r0
 8003e84:	4608      	mov	r0, r1
 8003e86:	602b      	str	r3, [r5, #0]
 8003e88:	f7fc fe58 	bl	8000b3c <_sbrk>
 8003e8c:	1c43      	adds	r3, r0, #1
 8003e8e:	d102      	bne.n	8003e96 <_sbrk_r+0x1a>
 8003e90:	682b      	ldr	r3, [r5, #0]
 8003e92:	b103      	cbz	r3, 8003e96 <_sbrk_r+0x1a>
 8003e94:	6023      	str	r3, [r4, #0]
 8003e96:	bd38      	pop	{r3, r4, r5, pc}
 8003e98:	200004f8 	.word	0x200004f8

08003e9c <__malloc_lock>:
 8003e9c:	4801      	ldr	r0, [pc, #4]	; (8003ea4 <__malloc_lock+0x8>)
 8003e9e:	f000 b811 	b.w	8003ec4 <__retarget_lock_acquire_recursive>
 8003ea2:	bf00      	nop
 8003ea4:	20000500 	.word	0x20000500

08003ea8 <__malloc_unlock>:
 8003ea8:	4801      	ldr	r0, [pc, #4]	; (8003eb0 <__malloc_unlock+0x8>)
 8003eaa:	f000 b80c 	b.w	8003ec6 <__retarget_lock_release_recursive>
 8003eae:	bf00      	nop
 8003eb0:	20000500 	.word	0x20000500

08003eb4 <_malloc_usable_size_r>:
 8003eb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003eb8:	1f18      	subs	r0, r3, #4
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	bfbc      	itt	lt
 8003ebe:	580b      	ldrlt	r3, [r1, r0]
 8003ec0:	18c0      	addlt	r0, r0, r3
 8003ec2:	4770      	bx	lr

08003ec4 <__retarget_lock_acquire_recursive>:
 8003ec4:	4770      	bx	lr

08003ec6 <__retarget_lock_release_recursive>:
 8003ec6:	4770      	bx	lr

08003ec8 <_init>:
 8003ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eca:	bf00      	nop
 8003ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ece:	bc08      	pop	{r3}
 8003ed0:	469e      	mov	lr, r3
 8003ed2:	4770      	bx	lr

08003ed4 <_fini>:
 8003ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed6:	bf00      	nop
 8003ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eda:	bc08      	pop	{r3}
 8003edc:	469e      	mov	lr, r3
 8003ede:	4770      	bx	lr
