#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e6590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c5880 .scope module, "tb" "tb" 3 118;
 .timescale -12 -12;
L_0x17e9650 .functor NOT 1, L_0x1833150, C4<0>, C4<0>, C4<0>;
L_0x17e4a50 .functor XOR 3, L_0x1832c50, L_0x1832ea0, C4<000>, C4<000>;
L_0x17e50f0 .functor XOR 3, L_0x17e4a50, L_0x1832fe0, C4<000>, C4<000>;
v0x1820c60_0 .net *"_ivl_10", 2 0, L_0x1832fe0;  1 drivers
v0x1820d60_0 .net *"_ivl_12", 2 0, L_0x17e50f0;  1 drivers
v0x1820e40_0 .net *"_ivl_2", 2 0, L_0x1832bb0;  1 drivers
v0x1820f00_0 .net *"_ivl_4", 2 0, L_0x1832c50;  1 drivers
v0x1820fe0_0 .net *"_ivl_6", 2 0, L_0x1832ea0;  1 drivers
v0x1821110_0 .net *"_ivl_8", 2 0, L_0x17e4a50;  1 drivers
v0x18211f0_0 .net "aaah_dut", 0 0, v0x181fe40_0;  1 drivers
v0x1821290_0 .net "aaah_ref", 0 0, L_0x17e47f0;  1 drivers
v0x1821330_0 .net "areset", 0 0, L_0x17e45b0;  1 drivers
v0x1821460_0 .net "bump_left", 0 0, v0x181f430_0;  1 drivers
v0x1821500_0 .net "bump_right", 0 0, v0x181f4d0_0;  1 drivers
v0x18215a0_0 .var "clk", 0 0;
v0x1821640_0 .net "ground", 0 0, v0x181f610_0;  1 drivers
v0x18216e0_0 .var/2u "stats1", 287 0;
v0x1821780_0 .var/2u "strobe", 0 0;
v0x1821840_0 .net "tb_match", 0 0, L_0x1833150;  1 drivers
v0x18218e0_0 .net "tb_mismatch", 0 0, L_0x17e9650;  1 drivers
v0x1821a90_0 .net "walk_left_dut", 0 0, v0x18207d0_0;  1 drivers
v0x1821b30_0 .net "walk_left_ref", 0 0, L_0x18320b0;  1 drivers
v0x1821bd0_0 .net "walk_right_dut", 0 0, v0x1820890_0;  1 drivers
v0x1821ca0_0 .net "walk_right_ref", 0 0, L_0x1832380;  1 drivers
v0x1821d70_0 .net "wavedrom_enable", 0 0, v0x181f840_0;  1 drivers
v0x1821e40_0 .net "wavedrom_title", 511 0, v0x181f8e0_0;  1 drivers
L_0x1832bb0 .concat [ 1 1 1 0], L_0x17e47f0, L_0x1832380, L_0x18320b0;
L_0x1832c50 .concat [ 1 1 1 0], L_0x17e47f0, L_0x1832380, L_0x18320b0;
L_0x1832ea0 .concat [ 1 1 1 0], v0x181fe40_0, v0x1820890_0, v0x18207d0_0;
L_0x1832fe0 .concat [ 1 1 1 0], L_0x17e47f0, L_0x1832380, L_0x18320b0;
L_0x1833150 .cmp/eeq 3, L_0x1832bb0, L_0x17e50f0;
S_0x17c5a10 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x17c5880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0x17f6d50 .param/l "FALLL" 0 3 14, +C4<00000000000000000000000000000010>;
P_0x17f6d90 .param/l "FALLR" 0 3 14, +C4<00000000000000000000000000000011>;
P_0x17f6dd0 .param/l "WL" 0 3 14, +C4<00000000000000000000000000000000>;
P_0x17f6e10 .param/l "WR" 0 3 14, +C4<00000000000000000000000000000001>;
L_0x17e47f0 .functor OR 1, L_0x1832680, L_0x1832930, C4<0>, C4<0>;
v0x17e8ed0_0 .net *"_ivl_0", 31 0, L_0x1821f40;  1 drivers
L_0x7f947acfc0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17e93c0_0 .net *"_ivl_11", 29 0, L_0x7f947acfc0a8;  1 drivers
L_0x7f947acfc0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x17e9760_0 .net/2u *"_ivl_12", 31 0, L_0x7f947acfc0f0;  1 drivers
v0x17e4620_0 .net *"_ivl_16", 31 0, L_0x1832540;  1 drivers
L_0x7f947acfc138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17e4860_0 .net *"_ivl_19", 29 0, L_0x7f947acfc138;  1 drivers
L_0x7f947acfc180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x17e4ac0_0 .net/2u *"_ivl_20", 31 0, L_0x7f947acfc180;  1 drivers
v0x17e5240_0 .net *"_ivl_22", 0 0, L_0x1832680;  1 drivers
v0x181d670_0 .net *"_ivl_24", 31 0, L_0x1832800;  1 drivers
L_0x7f947acfc1c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181d750_0 .net *"_ivl_27", 29 0, L_0x7f947acfc1c8;  1 drivers
L_0x7f947acfc210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x181d830_0 .net/2u *"_ivl_28", 31 0, L_0x7f947acfc210;  1 drivers
L_0x7f947acfc018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181d910_0 .net *"_ivl_3", 29 0, L_0x7f947acfc018;  1 drivers
v0x181d9f0_0 .net *"_ivl_30", 0 0, L_0x1832930;  1 drivers
L_0x7f947acfc060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181dab0_0 .net/2u *"_ivl_4", 31 0, L_0x7f947acfc060;  1 drivers
v0x181db90_0 .net *"_ivl_8", 31 0, L_0x1832240;  1 drivers
v0x181dc70_0 .net "aaah", 0 0, L_0x17e47f0;  alias, 1 drivers
v0x181dd30_0 .net "areset", 0 0, L_0x17e45b0;  alias, 1 drivers
v0x181ddf0_0 .net "bump_left", 0 0, v0x181f430_0;  alias, 1 drivers
v0x181dfc0_0 .net "bump_right", 0 0, v0x181f4d0_0;  alias, 1 drivers
v0x181e080_0 .net "clk", 0 0, v0x18215a0_0;  1 drivers
v0x181e140_0 .net "ground", 0 0, v0x181f610_0;  alias, 1 drivers
v0x181e200_0 .var "next", 1 0;
v0x181e2e0_0 .var "state", 1 0;
v0x181e3c0_0 .net "walk_left", 0 0, L_0x18320b0;  alias, 1 drivers
v0x181e480_0 .net "walk_right", 0 0, L_0x1832380;  alias, 1 drivers
E_0x17c2680 .event posedge, v0x181dd30_0, v0x181e080_0;
E_0x17c1890 .event anyedge, v0x181e2e0_0, v0x181e140_0, v0x181ddf0_0, v0x181dfc0_0;
L_0x1821f40 .concat [ 2 30 0 0], v0x181e2e0_0, L_0x7f947acfc018;
L_0x18320b0 .cmp/eq 32, L_0x1821f40, L_0x7f947acfc060;
L_0x1832240 .concat [ 2 30 0 0], v0x181e2e0_0, L_0x7f947acfc0a8;
L_0x1832380 .cmp/eq 32, L_0x1832240, L_0x7f947acfc0f0;
L_0x1832540 .concat [ 2 30 0 0], v0x181e2e0_0, L_0x7f947acfc138;
L_0x1832680 .cmp/eq 32, L_0x1832540, L_0x7f947acfc180;
L_0x1832800 .concat [ 2 30 0 0], v0x181e2e0_0, L_0x7f947acfc1c8;
L_0x1832930 .cmp/eq 32, L_0x1832800, L_0x7f947acfc210;
S_0x181e640 .scope module, "stim1" "stimulus_gen" 3 164, 3 39 0, S_0x17c5880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0x17e45b0 .functor BUFZ 1, v0x181f700_0, C4<0>, C4<0>, C4<0>;
v0x181f390_0 .net "areset", 0 0, L_0x17e45b0;  alias, 1 drivers
v0x181f430_0 .var "bump_left", 0 0;
v0x181f4d0_0 .var "bump_right", 0 0;
v0x181f570_0 .net "clk", 0 0, v0x18215a0_0;  alias, 1 drivers
v0x181f610_0 .var "ground", 0 0;
v0x181f700_0 .var "reset", 0 0;
v0x181f7a0_0 .net "tb_match", 0 0, L_0x1833150;  alias, 1 drivers
v0x181f840_0 .var "wavedrom_enable", 0 0;
v0x181f8e0_0 .var "wavedrom_title", 511 0;
E_0x17c1ae0/0 .event negedge, v0x181e080_0;
E_0x17c1ae0/1 .event posedge, v0x181e080_0;
E_0x17c1ae0 .event/or E_0x17c1ae0/0, E_0x17c1ae0/1;
S_0x181e970 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x181e640;
 .timescale -12 -12;
v0x181ebd0_0 .var/2u "arfail", 0 0;
v0x181ecb0_0 .var "async", 0 0;
v0x181ed70_0 .var/2u "datafail", 0 0;
v0x181ee10_0 .var/2u "srfail", 0 0;
E_0x17a3a20 .event posedge, v0x181e080_0;
E_0x18006d0 .event negedge, v0x181e080_0;
TD_tb.stim1.reset_test ;
    %wait E_0x17a3a20;
    %wait E_0x17a3a20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181f700_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18006d0;
    %load/vec4 v0x181f7a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x181ed70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x181f700_0, 0;
    %wait E_0x17a3a20;
    %load/vec4 v0x181f7a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x181ebd0_0, 0, 1;
    %wait E_0x17a3a20;
    %load/vec4 v0x181f7a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x181ee10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181f700_0, 0;
    %load/vec4 v0x181ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x181ebd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x181ecb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x181ed70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x181ecb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x181eed0 .scope task, "wavedrom_start" "wavedrom_start" 3 79, 3 79 0, S_0x181e640;
 .timescale -12 -12;
v0x181f0d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x181f1b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 82, 3 82 0, S_0x181e640;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x181fa60 .scope module, "top_module1" "top_module" 3 181, 4 1 0, S_0x17c5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
enum0x17a59c0 .enum2/s (32)
   "WALK_LEFT" 0,
   "WALK_RIGHT" 1,
   "FALL" 2
 ;
v0x181fe40_0 .var "aaah", 0 0;
v0x181ff20_0 .net "areset", 0 0, L_0x17e45b0;  alias, 1 drivers
v0x1820030_0 .net "bump_left", 0 0, v0x181f430_0;  alias, 1 drivers
v0x1820120_0 .net "bump_right", 0 0, v0x181f4d0_0;  alias, 1 drivers
v0x1820210_0 .net "clk", 0 0, v0x18215a0_0;  alias, 1 drivers
v0x1820350_0 .var "current_state", 1 0;
v0x18203f0_0 .net "ground", 0 0, v0x181f610_0;  alias, 1 drivers
v0x18204e0_0 .var "next_state", 1 0;
v0x18205c0_0 .var "next_walk_left", 0 0;
v0x1820710_0 .var "next_walk_right", 0 0;
v0x18207d0_0 .var "walk_left", 0 0;
v0x1820890_0 .var "walk_right", 0 0;
E_0x18009f0/0 .event anyedge, v0x1820350_0, v0x181ddf0_0, v0x181dfc0_0, v0x181e140_0;
E_0x18009f0/1 .event anyedge, v0x18207d0_0, v0x1820890_0;
E_0x18009f0 .event/or E_0x18009f0/0, E_0x18009f0/1;
E_0x181fdc0 .event posedge, v0x181dd30_0;
S_0x1820a50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 193, 3 193 0, S_0x17c5880;
 .timescale -12 -12;
E_0x1820be0 .event anyedge, v0x1821780_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1821780_0;
    %nor/r;
    %assign/vec4 v0x1821780_0, 0;
    %wait E_0x1820be0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181e640;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x181f700_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181f610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181f4d0_0, 0;
    %assign/vec4 v0x181f430_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181ecb0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x181e970;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x181f430_0, 0;
    %assign/vec4 v0x181f4d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3a20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181f610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181f430_0, 0;
    %assign/vec4 v0x181f4d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3a20;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181f610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181f430_0, 0;
    %assign/vec4 v0x181f4d0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3a20;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181f610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181f430_0, 0;
    %assign/vec4 v0x181f4d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3a20;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181f610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181f430_0, 0;
    %assign/vec4 v0x181f4d0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3a20;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x181f1b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x181f700_0, 0;
    %wait E_0x17a3a20;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c1ae0;
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x181f430_0, 0;
    %assign/vec4 v0x181f4d0_0, 0;
    %vpi_func 3 109 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x181f610_0, 0;
    %vpi_func 3 110 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x181f700_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17c5a10;
T_5 ;
Ewait_0 .event/or E_0x17c1890, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x181e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x181e140_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v0x181ddf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x181e200_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x181e140_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0x181dfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x181e200_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x181e140_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v0x181e200_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x181e140_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v0x181e200_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x17c5a10;
T_6 ;
    %wait E_0x17c2680;
    %load/vec4 v0x181dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x181e2e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x181e200_0;
    %assign/vec4 v0x181e2e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x181fa60;
T_7 ;
    %wait E_0x181fdc0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1820350_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x181fa60;
T_8 ;
    %wait E_0x17a3a20;
    %load/vec4 v0x18204e0_0;
    %assign/vec4 v0x1820350_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x181fa60;
T_9 ;
    %wait E_0x18009f0;
    %load/vec4 v0x1820350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1820710_0, 0, 1;
    %load/vec4 v0x1820030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x1820120_0;
    %nor/r;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1820030_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0x1820120_0;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x1820030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.12, 9;
    %load/vec4 v0x1820120_0;
    %and;
T_9.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x18203f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
T_9.14 ;
T_9.11 ;
T_9.8 ;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18205c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1820710_0, 0, 1;
    %load/vec4 v0x1820030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.17, 9;
    %load/vec4 v0x1820120_0;
    %nor/r;
    %and;
T_9.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x1820030_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.20, 9;
    %load/vec4 v0x1820120_0;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x1820030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.23, 9;
    %load/vec4 v0x1820120_0;
    %and;
T_9.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0x18203f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
T_9.25 ;
T_9.22 ;
T_9.19 ;
T_9.16 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x18207d0_0;
    %store/vec4 v0x18205c0_0, 0, 1;
    %load/vec4 v0x1820890_0;
    %store/vec4 v0x1820710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181fe40_0, 0, 1;
    %load/vec4 v0x18203f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %load/vec4 v0x18207d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.28, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.29, 8;
T_9.28 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.29, 8;
 ; End of false expr.
    %blend;
T_9.29;
    %pad/s 2;
    %store/vec4 v0x18204e0_0, 0, 2;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18204e0_0, 0, 2;
T_9.27 ;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x181fa60;
T_10 ;
    %wait E_0x17a3a20;
    %load/vec4 v0x18205c0_0;
    %assign/vec4 v0x18207d0_0, 0;
    %load/vec4 v0x1820710_0;
    %assign/vec4 v0x1820890_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x17c5880;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18215a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1821780_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x17c5880;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x18215a0_0;
    %inv;
    %store/vec4 v0x18215a0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x17c5880;
T_13 ;
    %vpi_call/w 3 156 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 157 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181f570_0, v0x18218e0_0, v0x18215a0_0, v0x1821330_0, v0x1821460_0, v0x1821500_0, v0x1821640_0, v0x1821b30_0, v0x1821a90_0, v0x1821ca0_0, v0x1821bd0_0, v0x1821290_0, v0x18211f0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x17c5880;
T_14 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 203 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_14.1 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 204 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 205 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_14.3 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 206 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 207 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_14.5 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 209 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 210 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 211 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x17c5880;
T_15 ;
    %wait E_0x17c1ae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18216e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
    %load/vec4 v0x1821840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 222 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18216e0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x1821b30_0;
    %load/vec4 v0x1821b30_0;
    %load/vec4 v0x1821a90_0;
    %xor;
    %load/vec4 v0x1821b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x1821ca0_0;
    %load/vec4 v0x1821ca0_0;
    %load/vec4 v0x1821bd0_0;
    %xor;
    %load/vec4 v0x1821ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.8 ;
    %load/vec4 v0x1821290_0;
    %load/vec4 v0x1821290_0;
    %load/vec4 v0x18211f0_0;
    %xor;
    %load/vec4 v0x1821290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 232 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.14 ;
    %load/vec4 v0x18216e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18216e0_0, 4, 32;
T_15.12 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings2/lemmings2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/lemmings2/iter0/response22/top_module.sv";
