# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do hw4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw4 {C:/Users/there/OneDrive - UW/CSE 371/hw4/shiftlne.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Feb 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw4" C:/Users/there/OneDrive - UW/CSE 371/hw4/shiftlne.sv 
# -- Compiling module shiftlne
# -- Compiling module shiftlne_testbench
# 
# Top level modules:
# 	shiftlne_testbench
# End time: 14:59:03 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw4 {C:/Users/there/OneDrive - UW/CSE 371/hw4/regne.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:04 on Feb 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw4" C:/Users/there/OneDrive - UW/CSE 371/hw4/regne.sv 
# -- Compiling module regne
# 
# Top level modules:
# 	regne
# End time: 14:59:04 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw4 {C:/Users/there/OneDrive - UW/CSE 371/hw4/muxdff.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:04 on Feb 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw4" C:/Users/there/OneDrive - UW/CSE 371/hw4/muxdff.sv 
# -- Compiling module muxdff
# 
# Top level modules:
# 	muxdff
# End time: 14:59:04 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw4 {C:/Users/there/OneDrive - UW/CSE 371/hw4/downcount.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:04 on Feb 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw4" C:/Users/there/OneDrive - UW/CSE 371/hw4/downcount.sv 
# -- Compiling module downcount
# -- Compiling module downcount_testbench
# 
# Top level modules:
# 	downcount_testbench
# End time: 14:59:04 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw4 {C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:04 on Feb 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw4" C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv 
# -- Compiling module divider
# -- Compiling module divider_testbench
# 
# Top level modules:
# 	divider_testbench
# End time: 14:59:04 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.divider_testbench
# vsim work.divider_testbench 
# Start time: 14:59:07 on Feb 20,2023
# Loading sv_std.std
# Loading work.divider_testbench
# Loading work.divider
# Loading work.regne
# Loading work.shiftlne
# Loading work.muxdff
# Loading work.downcount
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv(162)
#    Time: 3050 ps  Iteration: 1  Instance: /divider_testbench
# Break in Module divider_testbench at C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv line 162
add wave -position end  sim:/divider_testbench/n
add wave -position end  sim:/divider_testbench/CLOCK_PERIOD
add wave -position end  sim:/divider_testbench/Clock
add wave -position end  sim:/divider_testbench/Resetn
add wave -position end  sim:/divider_testbench/s
add wave -position end  sim:/divider_testbench/Done
add wave -position end  sim:/divider_testbench/clk
add wave -position end  sim:/divider_testbench/DataA
add wave -position end  sim:/divider_testbench/DataB
add wave -position end  sim:/divider_testbench/R
add wave -position end  sim:/divider_testbench/Q
run -all
# Break key hit
# Simulation stop requested.
restart -f
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv(162)
#    Time: 3050 ps  Iteration: 1  Instance: /divider_testbench
# Break in Module divider_testbench at C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv line 162
# End time: 15:01:18 on Feb 20,2023, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
