
smarthome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800caac  0800caac  0000daac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cea8  0800cea8  0000e19c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cea8  0800cea8  0000dea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceb0  0800ceb0  0000e19c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceb0  0800ceb0  0000deb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ceb4  0800ceb4  0000deb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  0800ceb8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000578  200001a0  0800d054  0000e1a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  0800d054  0000e718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e19c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aad5  00000000  00000000  0000e1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ac5  00000000  00000000  00028ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  0002c768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001115  00000000  00000000  0002dd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b9f  00000000  00000000  0002ee5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dcb3  00000000  00000000  000579fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7848  00000000  00000000  000756af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016cef7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006368  00000000  00000000  0016cf3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001732a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001a0 	.word	0x200001a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ca94 	.word	0x0800ca94

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001a4 	.word	0x200001a4
 800020c:	0800ca94 	.word	0x0800ca94

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_d2uiz>:
 8000bdc:	004a      	lsls	r2, r1, #1
 8000bde:	d211      	bcs.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be4:	d211      	bcs.n	8000c0a <__aeabi_d2uiz+0x2e>
 8000be6:	d50d      	bpl.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf0:	d40e      	bmi.n	8000c10 <__aeabi_d2uiz+0x34>
 8000bf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000c02:	4770      	bx	lr
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0e:	d102      	bne.n	8000c16 <__aeabi_d2uiz+0x3a>
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	4770      	bx	lr
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	4770      	bx	lr

08000c1c <__aeabi_d2f>:
 8000c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c24:	bf24      	itt	cs
 8000c26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2e:	d90d      	bls.n	8000c4c <__aeabi_d2f+0x30>
 8000c30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c44:	bf08      	it	eq
 8000c46:	f020 0001 	biceq.w	r0, r0, #1
 8000c4a:	4770      	bx	lr
 8000c4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c50:	d121      	bne.n	8000c96 <__aeabi_d2f+0x7a>
 8000c52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c56:	bfbc      	itt	lt
 8000c58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	4770      	bxlt	lr
 8000c5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c66:	f1c2 0218 	rsb	r2, r2, #24
 8000c6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c72:	fa20 f002 	lsr.w	r0, r0, r2
 8000c76:	bf18      	it	ne
 8000c78:	f040 0001 	orrne.w	r0, r0, #1
 8000c7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c88:	ea40 000c 	orr.w	r0, r0, ip
 8000c8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c94:	e7cc      	b.n	8000c30 <__aeabi_d2f+0x14>
 8000c96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9a:	d107      	bne.n	8000cac <__aeabi_d2f+0x90>
 8000c9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca0:	bf1e      	ittt	ne
 8000ca2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000caa:	4770      	bxne	lr
 8000cac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__aeabi_uldivmod>:
 8000cbc:	b953      	cbnz	r3, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cbe:	b94a      	cbnz	r2, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cc0:	2900      	cmp	r1, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	2800      	cmpeq	r0, #0
 8000cc6:	bf1c      	itt	ne
 8000cc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000ccc:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd0:	f000 b96a 	b.w	8000fa8 <__aeabi_idiv0>
 8000cd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cdc:	f000 f806 	bl	8000cec <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr

08000cec <__udivmoddi4>:
 8000cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf0:	9d08      	ldr	r5, [sp, #32]
 8000cf2:	460c      	mov	r4, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14e      	bne.n	8000d96 <__udivmoddi4+0xaa>
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	458c      	cmp	ip, r1
 8000cfc:	4686      	mov	lr, r0
 8000cfe:	fab2 f282 	clz	r2, r2
 8000d02:	d962      	bls.n	8000dca <__udivmoddi4+0xde>
 8000d04:	b14a      	cbz	r2, 8000d1a <__udivmoddi4+0x2e>
 8000d06:	f1c2 0320 	rsb	r3, r2, #32
 8000d0a:	4091      	lsls	r1, r2
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d14:	4319      	orrs	r1, r3
 8000d16:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f f68c 	uxth.w	r6, ip
 8000d22:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d26:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d2a:	fb07 1114 	mls	r1, r7, r4, r1
 8000d2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d32:	fb04 f106 	mul.w	r1, r4, r6
 8000d36:	4299      	cmp	r1, r3
 8000d38:	d90a      	bls.n	8000d50 <__udivmoddi4+0x64>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d42:	f080 8112 	bcs.w	8000f6a <__udivmoddi4+0x27e>
 8000d46:	4299      	cmp	r1, r3
 8000d48:	f240 810f 	bls.w	8000f6a <__udivmoddi4+0x27e>
 8000d4c:	3c02      	subs	r4, #2
 8000d4e:	4463      	add	r3, ip
 8000d50:	1a59      	subs	r1, r3, r1
 8000d52:	fa1f f38e 	uxth.w	r3, lr
 8000d56:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5a:	fb07 1110 	mls	r1, r7, r0, r1
 8000d5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d62:	fb00 f606 	mul.w	r6, r0, r6
 8000d66:	429e      	cmp	r6, r3
 8000d68:	d90a      	bls.n	8000d80 <__udivmoddi4+0x94>
 8000d6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d72:	f080 80fc 	bcs.w	8000f6e <__udivmoddi4+0x282>
 8000d76:	429e      	cmp	r6, r3
 8000d78:	f240 80f9 	bls.w	8000f6e <__udivmoddi4+0x282>
 8000d7c:	4463      	add	r3, ip
 8000d7e:	3802      	subs	r0, #2
 8000d80:	1b9b      	subs	r3, r3, r6
 8000d82:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d86:	2100      	movs	r1, #0
 8000d88:	b11d      	cbz	r5, 8000d92 <__udivmoddi4+0xa6>
 8000d8a:	40d3      	lsrs	r3, r2
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d905      	bls.n	8000da6 <__udivmoddi4+0xba>
 8000d9a:	b10d      	cbz	r5, 8000da0 <__udivmoddi4+0xb4>
 8000d9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000da0:	2100      	movs	r1, #0
 8000da2:	4608      	mov	r0, r1
 8000da4:	e7f5      	b.n	8000d92 <__udivmoddi4+0xa6>
 8000da6:	fab3 f183 	clz	r1, r3
 8000daa:	2900      	cmp	r1, #0
 8000dac:	d146      	bne.n	8000e3c <__udivmoddi4+0x150>
 8000dae:	42a3      	cmp	r3, r4
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xcc>
 8000db2:	4290      	cmp	r0, r2
 8000db4:	f0c0 80f0 	bcc.w	8000f98 <__udivmoddi4+0x2ac>
 8000db8:	1a86      	subs	r6, r0, r2
 8000dba:	eb64 0303 	sbc.w	r3, r4, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	d0e6      	beq.n	8000d92 <__udivmoddi4+0xa6>
 8000dc4:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc8:	e7e3      	b.n	8000d92 <__udivmoddi4+0xa6>
 8000dca:	2a00      	cmp	r2, #0
 8000dcc:	f040 8090 	bne.w	8000ef0 <__udivmoddi4+0x204>
 8000dd0:	eba1 040c 	sub.w	r4, r1, ip
 8000dd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd8:	fa1f f78c 	uxth.w	r7, ip
 8000ddc:	2101      	movs	r1, #1
 8000dde:	fbb4 f6f8 	udiv	r6, r4, r8
 8000de2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de6:	fb08 4416 	mls	r4, r8, r6, r4
 8000dea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dee:	fb07 f006 	mul.w	r0, r7, r6
 8000df2:	4298      	cmp	r0, r3
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x11c>
 8000df6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfa:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0x11a>
 8000e00:	4298      	cmp	r0, r3
 8000e02:	f200 80cd 	bhi.w	8000fa0 <__udivmoddi4+0x2b4>
 8000e06:	4626      	mov	r6, r4
 8000e08:	1a1c      	subs	r4, r3, r0
 8000e0a:	fa1f f38e 	uxth.w	r3, lr
 8000e0e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e12:	fb08 4410 	mls	r4, r8, r0, r4
 8000e16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1a:	fb00 f707 	mul.w	r7, r0, r7
 8000e1e:	429f      	cmp	r7, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x148>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x146>
 8000e2c:	429f      	cmp	r7, r3
 8000e2e:	f200 80b0 	bhi.w	8000f92 <__udivmoddi4+0x2a6>
 8000e32:	4620      	mov	r0, r4
 8000e34:	1bdb      	subs	r3, r3, r7
 8000e36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e3a:	e7a5      	b.n	8000d88 <__udivmoddi4+0x9c>
 8000e3c:	f1c1 0620 	rsb	r6, r1, #32
 8000e40:	408b      	lsls	r3, r1
 8000e42:	fa22 f706 	lsr.w	r7, r2, r6
 8000e46:	431f      	orrs	r7, r3
 8000e48:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e4c:	fa04 f301 	lsl.w	r3, r4, r1
 8000e50:	ea43 030c 	orr.w	r3, r3, ip
 8000e54:	40f4      	lsrs	r4, r6
 8000e56:	fa00 f801 	lsl.w	r8, r0, r1
 8000e5a:	0c38      	lsrs	r0, r7, #16
 8000e5c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e60:	fbb4 fef0 	udiv	lr, r4, r0
 8000e64:	fa1f fc87 	uxth.w	ip, r7
 8000e68:	fb00 441e 	mls	r4, r0, lr, r4
 8000e6c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e70:	fb0e f90c 	mul.w	r9, lr, ip
 8000e74:	45a1      	cmp	r9, r4
 8000e76:	fa02 f201 	lsl.w	r2, r2, r1
 8000e7a:	d90a      	bls.n	8000e92 <__udivmoddi4+0x1a6>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e82:	f080 8084 	bcs.w	8000f8e <__udivmoddi4+0x2a2>
 8000e86:	45a1      	cmp	r9, r4
 8000e88:	f240 8081 	bls.w	8000f8e <__udivmoddi4+0x2a2>
 8000e8c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e90:	443c      	add	r4, r7
 8000e92:	eba4 0409 	sub.w	r4, r4, r9
 8000e96:	fa1f f983 	uxth.w	r9, r3
 8000e9a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e9e:	fb00 4413 	mls	r4, r0, r3, r4
 8000ea2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eaa:	45a4      	cmp	ip, r4
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x1d2>
 8000eae:	193c      	adds	r4, r7, r4
 8000eb0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eb4:	d267      	bcs.n	8000f86 <__udivmoddi4+0x29a>
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d965      	bls.n	8000f86 <__udivmoddi4+0x29a>
 8000eba:	3b02      	subs	r3, #2
 8000ebc:	443c      	add	r4, r7
 8000ebe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ec2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ec6:	eba4 040c 	sub.w	r4, r4, ip
 8000eca:	429c      	cmp	r4, r3
 8000ecc:	46ce      	mov	lr, r9
 8000ece:	469c      	mov	ip, r3
 8000ed0:	d351      	bcc.n	8000f76 <__udivmoddi4+0x28a>
 8000ed2:	d04e      	beq.n	8000f72 <__udivmoddi4+0x286>
 8000ed4:	b155      	cbz	r5, 8000eec <__udivmoddi4+0x200>
 8000ed6:	ebb8 030e 	subs.w	r3, r8, lr
 8000eda:	eb64 040c 	sbc.w	r4, r4, ip
 8000ede:	fa04 f606 	lsl.w	r6, r4, r6
 8000ee2:	40cb      	lsrs	r3, r1
 8000ee4:	431e      	orrs	r6, r3
 8000ee6:	40cc      	lsrs	r4, r1
 8000ee8:	e9c5 6400 	strd	r6, r4, [r5]
 8000eec:	2100      	movs	r1, #0
 8000eee:	e750      	b.n	8000d92 <__udivmoddi4+0xa6>
 8000ef0:	f1c2 0320 	rsb	r3, r2, #32
 8000ef4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	fa24 f303 	lsr.w	r3, r4, r3
 8000f00:	4094      	lsls	r4, r2
 8000f02:	430c      	orrs	r4, r1
 8000f04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f08:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f0c:	fa1f f78c 	uxth.w	r7, ip
 8000f10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f14:	fb08 3110 	mls	r1, r8, r0, r3
 8000f18:	0c23      	lsrs	r3, r4, #16
 8000f1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f1e:	fb00 f107 	mul.w	r1, r0, r7
 8000f22:	4299      	cmp	r1, r3
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x24c>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f2e:	d22c      	bcs.n	8000f8a <__udivmoddi4+0x29e>
 8000f30:	4299      	cmp	r1, r3
 8000f32:	d92a      	bls.n	8000f8a <__udivmoddi4+0x29e>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4463      	add	r3, ip
 8000f38:	1a5b      	subs	r3, r3, r1
 8000f3a:	b2a4      	uxth	r4, r4
 8000f3c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f40:	fb08 3311 	mls	r3, r8, r1, r3
 8000f44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f48:	fb01 f307 	mul.w	r3, r1, r7
 8000f4c:	42a3      	cmp	r3, r4
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x276>
 8000f50:	eb1c 0404 	adds.w	r4, ip, r4
 8000f54:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f58:	d213      	bcs.n	8000f82 <__udivmoddi4+0x296>
 8000f5a:	42a3      	cmp	r3, r4
 8000f5c:	d911      	bls.n	8000f82 <__udivmoddi4+0x296>
 8000f5e:	3902      	subs	r1, #2
 8000f60:	4464      	add	r4, ip
 8000f62:	1ae4      	subs	r4, r4, r3
 8000f64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f68:	e739      	b.n	8000dde <__udivmoddi4+0xf2>
 8000f6a:	4604      	mov	r4, r0
 8000f6c:	e6f0      	b.n	8000d50 <__udivmoddi4+0x64>
 8000f6e:	4608      	mov	r0, r1
 8000f70:	e706      	b.n	8000d80 <__udivmoddi4+0x94>
 8000f72:	45c8      	cmp	r8, r9
 8000f74:	d2ae      	bcs.n	8000ed4 <__udivmoddi4+0x1e8>
 8000f76:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f7a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f7e:	3801      	subs	r0, #1
 8000f80:	e7a8      	b.n	8000ed4 <__udivmoddi4+0x1e8>
 8000f82:	4631      	mov	r1, r6
 8000f84:	e7ed      	b.n	8000f62 <__udivmoddi4+0x276>
 8000f86:	4603      	mov	r3, r0
 8000f88:	e799      	b.n	8000ebe <__udivmoddi4+0x1d2>
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	e7d4      	b.n	8000f38 <__udivmoddi4+0x24c>
 8000f8e:	46d6      	mov	lr, sl
 8000f90:	e77f      	b.n	8000e92 <__udivmoddi4+0x1a6>
 8000f92:	4463      	add	r3, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e74d      	b.n	8000e34 <__udivmoddi4+0x148>
 8000f98:	4606      	mov	r6, r0
 8000f9a:	4623      	mov	r3, r4
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e70f      	b.n	8000dc0 <__udivmoddi4+0xd4>
 8000fa0:	3e02      	subs	r6, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	e730      	b.n	8000e08 <__udivmoddi4+0x11c>
 8000fa6:	bf00      	nop

08000fa8 <__aeabi_idiv0>:
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <Read16>:
uint16_t ina219_calibrationValue;
int16_t ina219_currentDivider_mA;
int16_t ina219_powerMultiplier_mW;

uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af04      	add	r7, sp, #16
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc4:	9302      	str	r3, [sp, #8]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	f107 030c 	add.w	r3, r7, #12
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	2180      	movs	r1, #128	@ 0x80
 8000fd4:	f005 faea 	bl	80065ac <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 8000fd8:	7b3b      	ldrb	r3, [r7, #12]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	7b7b      	ldrb	r3, [r7, #13]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	b29b      	uxth	r3, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <Write16>:


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 8001000:	883b      	ldrh	r3, [r7, #0]
 8001002:	0a1b      	lsrs	r3, r3, #8
 8001004:	b29b      	uxth	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 800100a:	883b      	ldrh	r3, [r7, #0]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	b29a      	uxth	r2, r3
 8001018:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101c:	9302      	str	r3, [sp, #8]
 800101e:	2302      	movs	r3, #2
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2301      	movs	r3, #1
 800102a:	2180      	movs	r1, #128	@ 0x80
 800102c:	f005 f9aa 	bl	8006384 <HAL_I2C_Mem_Write>
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <INA219_ReadBusVoltage>:

uint16_t INA219_ReadBusVoltage(INA219_t *ina219)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_BUSVOLTAGE);
 8001040:	2102      	movs	r1, #2
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffb2 	bl	8000fac <Read16>
 8001048:	4603      	mov	r3, r0
 800104a:	81fb      	strh	r3, [r7, #14]

	return ((result >> 3  ) * 4);
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	08db      	lsrs	r3, r3, #3
 8001050:	b29b      	uxth	r3, r3
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	b29b      	uxth	r3, r3

}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <INA219_ReadCurrent_raw>:

int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b084      	sub	sp, #16
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8001066:	2104      	movs	r1, #4
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ff9f 	bl	8000fac <Read16>
 800106e:	4603      	mov	r3, r0
 8001070:	81fb      	strh	r3, [r7, #14]

	return (result );
 8001072:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <INA219_ReadCurrent>:

int16_t INA219_ReadCurrent(INA219_t *ina219)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	int16_t result = INA219_ReadCurrent_raw(ina219);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ffe8 	bl	800105e <INA219_ReadCurrent_raw>
 800108e:	4603      	mov	r3, r0
 8001090:	81fb      	strh	r3, [r7, #14]

	return (result / ina219_currentDivider_mA );
 8001092:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001096:	4a05      	ldr	r2, [pc, #20]	@ (80010ac <INA219_ReadCurrent+0x2c>)
 8001098:	f9b2 2000 	ldrsh.w	r2, [r2]
 800109c:	fb93 f3f2 	sdiv	r3, r3, r2
 80010a0:	b21b      	sxth	r3, r3
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200001be 	.word	0x200001be

080010b0 <INA219_ReadShuntVolage>:

uint16_t INA219_ReadShuntVolage(INA219_t *ina219)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_SHUNTVOLTAGE);
 80010b8:	2101      	movs	r1, #1
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ff76 	bl	8000fac <Read16>
 80010c0:	4603      	mov	r3, r0
 80010c2:	81fb      	strh	r3, [r7, #14]

	return (result * 0.01 );
 80010c4:	89fb      	ldrh	r3, [r7, #14]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fa5c 	bl	8000584 <__aeabi_i2d>
 80010cc:	a308      	add	r3, pc, #32	@ (adr r3, 80010f0 <INA219_ReadShuntVolage+0x40>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fac1 	bl	8000658 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fd7d 	bl	8000bdc <__aeabi_d2uiz>
 80010e2:	4603      	mov	r3, r0
 80010e4:	b29b      	uxth	r3, r3
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	47ae147b 	.word	0x47ae147b
 80010f4:	3f847ae1 	.word	0x3f847ae1

080010f8 <INA219_Reset>:

void INA219_Reset(INA219_t *ina219)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 8001100:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001104:	2100      	movs	r1, #0
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff72 	bl	8000ff0 <Write16>
	HAL_Delay(1);
 800110c:	2001      	movs	r0, #1
 800110e:	f004 fcc5 	bl	8005a9c <HAL_Delay>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 8001126:	887b      	ldrh	r3, [r7, #2]
 8001128:	461a      	mov	r2, r3
 800112a:	2105      	movs	r1, #5
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff5f 	bl	8000ff0 <Write16>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	460b      	mov	r3, r1
 8001144:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 8001146:	887b      	ldrh	r3, [r7, #2]
 8001148:	461a      	mov	r2, r3
 800114a:	2100      	movs	r1, #0
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f7ff ff4f 	bl	8000ff0 <Write16>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <INA219_setCalibration_16V_400mA>:
	INA219_setCalibration(ina219, ina219_calibrationValue);
	INA219_setConfig(ina219, config);
}

void INA219_setCalibration_16V_400mA(INA219_t *ina219)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_16V |
 8001164:	f240 139f 	movw	r3, #415	@ 0x19f
 8001168:	81fb      	strh	r3, [r7, #14]
	                    INA219_CONFIG_GAIN_1_40MV | INA219_CONFIG_BADCRES_12BIT |
	                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
	                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 8192;
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <INA219_setCalibration_16V_400mA+0x40>)
 800116c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001170:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 20;    // Current LSB = 50uA per bit (1000/50 = 20)
 8001172:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <INA219_setCalibration_16V_400mA+0x44>)
 8001174:	2214      	movs	r2, #20
 8001176:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 1.0f; // Power LSB = 1mW per bit
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <INA219_setCalibration_16V_400mA+0x48>)
 800117a:	2201      	movs	r2, #1
 800117c:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 800117e:	4b07      	ldr	r3, [pc, #28]	@ (800119c <INA219_setCalibration_16V_400mA+0x40>)
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ffc8 	bl	800111a <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 800118a:	89fb      	ldrh	r3, [r7, #14]
 800118c:	4619      	mov	r1, r3
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff ffd3 	bl	800113a <INA219_setConfig>
}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001bc 	.word	0x200001bc
 80011a0:	200001be 	.word	0x200001be
 80011a4:	200001c0 	.word	0x200001c0

080011a8 <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	4613      	mov	r3, r2
 80011b4:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	68ba      	ldr	r2, [r7, #8]
 80011ba:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <INA219_Init+0x5c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <INA219_Init+0x60>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	b299      	uxth	r1, r3
 80011d6:	2302      	movs	r3, #2
 80011d8:	2203      	movs	r2, #3
 80011da:	68b8      	ldr	r0, [r7, #8]
 80011dc:	f005 fb00 	bl	80067e0 <HAL_I2C_IsDeviceReady>
 80011e0:	4603      	mov	r3, r0
 80011e2:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d107      	bne.n	80011fa <INA219_Init+0x52>
	{

		INA219_Reset(ina219);
 80011ea:	68f8      	ldr	r0, [r7, #12]
 80011ec:	f7ff ff84 	bl	80010f8 <INA219_Reset>
		INA219_setCalibration_16V_400mA(ina219);
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f7ff ffb3 	bl	800115c <INA219_setCalibration_16V_400mA>

		return 1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e000      	b.n	80011fc <INA219_Init+0x54>
	}

	else
	{
		return 0;
 80011fa:	2300      	movs	r3, #0
	}
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200001be 	.word	0x200001be
 8001208:	200001c0 	.word	0x200001c0

0800120c <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f000 fa47 	bl	80016a8 <null_ptr_check>
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 800121e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d117      	bne.n	8001256 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	20d0      	movs	r0, #208	@ 0xd0
 800122e:	f000 f818 	bl	8001262 <bmp2_get_regs>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8001236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d10b      	bne.n	8001256 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b58      	cmp	r3, #88	@ 0x58
 8001244:	d105      	bne.n	8001252 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f000 fa79 	bl	800173e <get_calib_param>
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	e001      	b.n	8001256 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8001252:	23fc      	movs	r3, #252	@ 0xfc
 8001254:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8001256:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8001262:	b590      	push	{r4, r7, lr}
 8001264:	b087      	sub	sp, #28
 8001266:	af00      	add	r7, sp, #0
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	4603      	mov	r3, r0
 8001270:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001272:	6838      	ldr	r0, [r7, #0]
 8001274:	f000 fa18 	bl	80016a8 <null_ptr_check>
 8001278:	4603      	mov	r3, r0
 800127a:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 800127c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d11e      	bne.n	80012c2 <bmp2_get_regs+0x60>
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d01b      	beq.n	80012c2 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	785b      	ldrb	r3, [r3, #1]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d103      	bne.n	800129a <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001298:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	68dc      	ldr	r4, [r3, #12]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	7bf8      	ldrb	r0, [r7, #15]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	68b9      	ldr	r1, [r7, #8]
 80012a8:	47a0      	blx	r4
 80012aa:	4603      	mov	r3, r0
 80012ac:	461a      	mov	r2, r3
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80012bc:	23fe      	movs	r3, #254	@ 0xfe
 80012be:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80012c0:	e001      	b.n	80012c6 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012c2:	23ff      	movs	r3, #255	@ 0xff
 80012c4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	371c      	adds	r7, #28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}

080012d2 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80012d2:	b590      	push	{r4, r7, lr}
 80012d4:	b08b      	sub	sp, #44	@ 0x2c
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	60f8      	str	r0, [r7, #12]
 80012da:	60b9      	str	r1, [r7, #8]
 80012dc:	607a      	str	r2, [r7, #4]
 80012de:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d901      	bls.n	80012ea <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80012e6:	2304      	movs	r3, #4
 80012e8:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 80012ea:	6838      	ldr	r0, [r7, #0]
 80012ec:	f000 f9dc 	bl	80016a8 <null_ptr_check>
 80012f0:	4603      	mov	r3, r0
 80012f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80012f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d150      	bne.n	80013a0 <bmp2_set_regs+0xce>
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d04d      	beq.n	80013a0 <bmp2_set_regs+0xce>
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d04a      	beq.n	80013a0 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d043      	beq.n	8001398 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	785b      	ldrb	r3, [r3, #1]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d114      	bne.n	8001348 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800131e:	2300      	movs	r3, #0
 8001320:	77fb      	strb	r3, [r7, #31]
 8001322:	e00d      	b.n	8001340 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001324:	7ffb      	ldrb	r3, [r7, #31]
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	4413      	add	r3, r2
 800132a:	781a      	ldrb	r2, [r3, #0]
 800132c:	7ffb      	ldrb	r3, [r7, #31]
 800132e:	68f9      	ldr	r1, [r7, #12]
 8001330:	440b      	add	r3, r1
 8001332:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800133a:	7ffb      	ldrb	r3, [r7, #31]
 800133c:	3301      	adds	r3, #1
 800133e:	77fb      	strb	r3, [r7, #31]
 8001340:	7ffb      	ldrb	r3, [r7, #31]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	429a      	cmp	r2, r3
 8001346:	d8ed      	bhi.n	8001324 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d90b      	bls.n	8001366 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 800134e:	f107 0114 	add.w	r1, r7, #20
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68ba      	ldr	r2, [r7, #8]
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f000 f9c6 	bl	80016e8 <interleave_data>
                temp_len = ((len * 2) - 1);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	3b01      	subs	r3, #1
 8001362:	623b      	str	r3, [r7, #32]
 8001364:	e001      	b.n	800136a <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	691c      	ldr	r4, [r3, #16]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	7818      	ldrb	r0, [r3, #0]
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f107 0114 	add.w	r1, r7, #20
 800137a:	6a3a      	ldr	r2, [r7, #32]
 800137c:	47a0      	blx	r4
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d00b      	beq.n	80013a8 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8001390:	23fe      	movs	r3, #254	@ 0xfe
 8001392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001396:	e007      	b.n	80013a8 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001398:	23fd      	movs	r3, #253	@ 0xfd
 800139a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800139e:	e003      	b.n	80013a8 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80013a0:	23ff      	movs	r3, #255	@ 0xff
 80013a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013a6:	e000      	b.n	80013aa <bmp2_set_regs+0xd8>
        if (len > 0)
 80013a8:	bf00      	nop
    }

    return rslt;
 80013aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	372c      	adds	r7, #44	@ 0x2c
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd90      	pop	{r4, r7, pc}

080013b6 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b084      	sub	sp, #16
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80013be:	23e0      	movs	r3, #224	@ 0xe0
 80013c0:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80013c2:	23b6      	movs	r3, #182	@ 0xb6
 80013c4:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80013c6:	f107 010d 	add.w	r1, r7, #13
 80013ca:	f107 000e 	add.w	r0, r7, #14
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f7ff ff7e 	bl	80012d2 <bmp2_set_regs>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80013da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b084      	sub	sp, #16
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80013f0:	2300      	movs	r3, #0
 80013f2:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d02d      	beq.n	8001456 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80013fa:	f107 010c 	add.w	r1, r7, #12
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	2202      	movs	r2, #2
 8001402:	20f4      	movs	r0, #244	@ 0xf4
 8001404:	f7ff ff2d 	bl	8001262 <bmp2_get_regs>
 8001408:	4603      	mov	r3, r0
 800140a:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 800140c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d122      	bne.n	800145a <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001414:	7b3b      	ldrb	r3, [r7, #12]
 8001416:	095b      	lsrs	r3, r3, #5
 8001418:	b2da      	uxtb	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800141e:	7b3b      	ldrb	r3, [r7, #12]
 8001420:	109b      	asrs	r3, r3, #2
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	b2da      	uxtb	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800142e:	7b7b      	ldrb	r3, [r7, #13]
 8001430:	095b      	lsrs	r3, r3, #5
 8001432:	b2da      	uxtb	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001438:	7b7b      	ldrb	r3, [r7, #13]
 800143a:	109b      	asrs	r3, r3, #2
 800143c:	b2db      	uxtb	r3, r3
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	b2da      	uxtb	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001448:	7b7b      	ldrb	r3, [r7, #13]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	b2da      	uxtb	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	715a      	strb	r2, [r3, #5]
 8001454:	e001      	b.n	800145a <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001456:	23ff      	movs	r3, #255	@ 0xff
 8001458:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800145a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
 800146e:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	2000      	movs	r0, #0
 8001476:	f000 f9fd 	bl	8001874 <conf_sensor>
 800147a:	4603      	mov	r3, r0
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d01b      	beq.n	80014cc <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001494:	f107 010e 	add.w	r1, r7, #14
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	2201      	movs	r2, #1
 800149c:	20f3      	movs	r0, #243	@ 0xf3
 800149e:	f7ff fee0 	bl	8001262 <bmp2_get_regs>
 80014a2:	4603      	mov	r3, r0
 80014a4:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80014a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d110      	bne.n	80014d0 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80014ae:	7bbb      	ldrb	r3, [r7, #14]
 80014b0:	10db      	asrs	r3, r3, #3
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	705a      	strb	r2, [r3, #1]
 80014ca:	e001      	b.n	80014d0 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014cc:	23ff      	movs	r3, #255	@ 0xff
 80014ce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	68b9      	ldr	r1, [r7, #8]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 f9bf 	bl	8001874 <conf_sensor>
 80014f6:	4603      	mov	r3, r0
 80014f8:	75fb      	strb	r3, [r7, #23]

    return rslt;
 80014fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001510:	2300      	movs	r3, #0
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	2300      	movs	r3, #0
 8001516:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001518:	f107 0308 	add.w	r3, r7, #8
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d024      	beq.n	8001572 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001528:	f107 0110 	add.w	r1, r7, #16
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	2206      	movs	r2, #6
 8001530:	20f7      	movs	r0, #247	@ 0xf7
 8001532:	f7ff fe96 	bl	8001262 <bmp2_get_regs>
 8001536:	4603      	mov	r3, r0
 8001538:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 800153a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d119      	bne.n	8001576 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8001542:	f107 0208 	add.w	r2, r7, #8
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	4611      	mov	r1, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f000 fab9 	bl	8001ac4 <parse_sensor_data>
 8001552:	4603      	mov	r3, r0
 8001554:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001556:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10b      	bne.n	8001576 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	4618      	mov	r0, r3
 8001568:	f000 f80b 	bl	8001582 <bmp2_compensate_data>
 800156c:	4603      	mov	r3, r0
 800156e:	75fb      	strb	r3, [r7, #23]
 8001570:	e001      	b.n	8001576 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001572:	23ff      	movs	r3, #255	@ 0xff
 8001574:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001576:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b086      	sub	sp, #24
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 f88a 	bl	80016a8 <null_ptr_check>
 8001594:	4603      	mov	r3, r0
 8001596:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001598:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d129      	bne.n	80015f4 <bmp2_compensate_data+0x72>
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d026      	beq.n	80015f4 <bmp2_compensate_data+0x72>
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d023      	beq.n	80015f4 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80015ba:	68b9      	ldr	r1, [r7, #8]
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	3308      	adds	r3, #8
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	68f9      	ldr	r1, [r7, #12]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 fabb 	bl	8001b4c <compensate_temperature>
 80015d6:	4603      	mov	r3, r0
 80015d8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80015da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10a      	bne.n	80015f8 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	68f9      	ldr	r1, [r7, #12]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 fba5 	bl	8001d38 <compensate_pressure>
 80015ee:	4603      	mov	r3, r0
 80015f0:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 80015f2:	e001      	b.n	80015f8 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80015f4:	23ff      	movs	r3, #255	@ 0xff
 80015f6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80015f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001604:	b5b0      	push	{r4, r5, r7, lr}
 8001606:	b092      	sub	sp, #72	@ 0x48
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001610:	4b23      	ldr	r3, [pc, #140]	@ (80016a0 <bmp2_compute_meas_time+0x9c>)
 8001612:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001616:	461d      	mov	r5, r3
 8001618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161c:	682b      	ldr	r3, [r5, #0]
 800161e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001620:	4b20      	ldr	r3, [pc, #128]	@ (80016a4 <bmp2_compute_meas_time+0xa0>)
 8001622:	f107 0410 	add.w	r4, r7, #16
 8001626:	461d      	mov	r5, r3
 8001628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001630:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f000 f837 	bl	80016a8 <null_ptr_check>
 800163a:	4603      	mov	r3, r0
 800163c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001640:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8001644:	2b00      	cmp	r3, #0
 8001646:	d122      	bne.n	800168e <bmp2_compute_meas_time+0x8a>
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d01f      	beq.n	800168e <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7e1b      	ldrb	r3, [r3, #24]
 8001652:	2b03      	cmp	r3, #3
 8001654:	d111      	bne.n	800167a <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	78db      	ldrb	r3, [r3, #3]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	3348      	adds	r3, #72	@ 0x48
 800165e:	443b      	add	r3, r7
 8001660:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	789b      	ldrb	r3, [r3, #2]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	3348      	adds	r3, #72	@ 0x48
 800166c:	443b      	add	r3, r7
 800166e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8001672:	441a      	add	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001678:	e00c      	b.n	8001694 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	78db      	ldrb	r3, [r3, #3]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	3348      	adds	r3, #72	@ 0x48
 8001682:	443b      	add	r3, r7
 8001684:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800168c:	e002      	b.n	8001694 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800168e:	23ff      	movs	r3, #255	@ 0xff
 8001690:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8001694:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001698:	4618      	mov	r0, r3
 800169a:	3748      	adds	r7, #72	@ 0x48
 800169c:	46bd      	mov	sp, r7
 800169e:	bdb0      	pop	{r4, r5, r7, pc}
 80016a0:	0800caac 	.word	0x0800caac
 80016a4:	0800cac0 	.word	0x0800cac0

080016a8 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d00b      	beq.n	80016ce <null_ptr_check+0x26>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d007      	beq.n	80016ce <null_ptr_check+0x26>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <null_ptr_check+0x26>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d102      	bne.n	80016d4 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80016ce:	23ff      	movs	r3, #255	@ 0xff
 80016d0:	73fb      	strb	r3, [r7, #15]
 80016d2:	e001      	b.n	80016d8 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80016d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b087      	sub	sp, #28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
 80016f4:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80016f6:	2301      	movs	r3, #1
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e015      	b.n	8001728 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	441a      	add	r2, r3
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	3b01      	subs	r3, #1
 8001708:	68b9      	ldr	r1, [r7, #8]
 800170a:	440b      	add	r3, r1
 800170c:	7812      	ldrb	r2, [r2, #0]
 800170e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	441a      	add	r2, r3
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	68b9      	ldr	r1, [r7, #8]
 800171c:	440b      	add	r3, r1
 800171e:	7812      	ldrb	r2, [r2, #0]
 8001720:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d3e5      	bcc.n	80016fc <interleave_data+0x14>
    }
}
 8001730:	bf00      	nop
 8001732:	bf00      	nop
 8001734:	371c      	adds	r7, #28
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b08a      	sub	sp, #40	@ 0x28
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	f107 0310 	add.w	r3, r7, #16
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]
 800175a:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 800175c:	f107 010c 	add.w	r1, r7, #12
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2219      	movs	r2, #25
 8001764:	2088      	movs	r0, #136	@ 0x88
 8001766:	f7ff fd7c 	bl	8001262 <bmp2_get_regs>
 800176a:	4603      	mov	r3, r0
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001770:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001774:	2b00      	cmp	r3, #0
 8001776:	d177      	bne.n	8001868 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001778:	7b7b      	ldrb	r3, [r7, #13]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	b21a      	sxth	r2, r3
 800177e:	7b3b      	ldrb	r3, [r7, #12]
 8001780:	b21b      	sxth	r3, r3
 8001782:	4313      	orrs	r3, r2
 8001784:	b21b      	sxth	r3, r3
 8001786:	b29a      	uxth	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	021b      	lsls	r3, r3, #8
 8001790:	b21a      	sxth	r2, r3
 8001792:	7bbb      	ldrb	r3, [r7, #14]
 8001794:	b21b      	sxth	r3, r3
 8001796:	4313      	orrs	r3, r2
 8001798:	b21a      	sxth	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800179e:	7c7b      	ldrb	r3, [r7, #17]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	7c3b      	ldrb	r3, [r7, #16]
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	4313      	orrs	r3, r2
 80017aa:	b21a      	sxth	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80017b0:	7cfb      	ldrb	r3, [r7, #19]
 80017b2:	021b      	lsls	r3, r3, #8
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	7cbb      	ldrb	r3, [r7, #18]
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	4313      	orrs	r3, r2
 80017bc:	b21b      	sxth	r3, r3
 80017be:	b29a      	uxth	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80017c4:	7d7b      	ldrb	r3, [r7, #21]
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	7d3b      	ldrb	r3, [r7, #20]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b21a      	sxth	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
 80017d8:	021b      	lsls	r3, r3, #8
 80017da:	b21a      	sxth	r2, r3
 80017dc:	7dbb      	ldrb	r3, [r7, #22]
 80017de:	b21b      	sxth	r3, r3
 80017e0:	4313      	orrs	r3, r2
 80017e2:	b21a      	sxth	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 80017e8:	7e7b      	ldrb	r3, [r7, #25]
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	7e3b      	ldrb	r3, [r7, #24]
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	b21a      	sxth	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 80017fa:	7efb      	ldrb	r3, [r7, #27]
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	b21a      	sxth	r2, r3
 8001800:	7ebb      	ldrb	r3, [r7, #26]
 8001802:	b21b      	sxth	r3, r3
 8001804:	4313      	orrs	r3, r2
 8001806:	b21a      	sxth	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 800180c:	7f7b      	ldrb	r3, [r7, #29]
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	b21a      	sxth	r2, r3
 8001812:	7f3b      	ldrb	r3, [r7, #28]
 8001814:	b21b      	sxth	r3, r3
 8001816:	4313      	orrs	r3, r2
 8001818:	b21a      	sxth	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 800181e:	7ffb      	ldrb	r3, [r7, #31]
 8001820:	021b      	lsls	r3, r3, #8
 8001822:	b21a      	sxth	r2, r3
 8001824:	7fbb      	ldrb	r3, [r7, #30]
 8001826:	b21b      	sxth	r3, r3
 8001828:	4313      	orrs	r3, r2
 800182a:	b21a      	sxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001830:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	b21a      	sxth	r2, r3
 8001838:	f897 3020 	ldrb.w	r3, [r7, #32]
 800183c:	b21b      	sxth	r3, r3
 800183e:	4313      	orrs	r3, r2
 8001840:	b21a      	sxth	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001846:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800184a:	021b      	lsls	r3, r3, #8
 800184c:	b21a      	sxth	r2, r3
 800184e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001852:	b21b      	sxth	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b21a      	sxth	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 800185c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001860:	b25a      	sxtb	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001868:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800186c:	4618      	mov	r0, r3
 800186e:	3728      	adds	r7, #40	@ 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
 8001880:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001882:	2300      	movs	r3, #0
 8001884:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001886:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 800188a:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d074      	beq.n	800197c <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001892:	f107 0114 	add.w	r1, r7, #20
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2202      	movs	r2, #2
 800189a:	20f4      	movs	r0, #244	@ 0xf4
 800189c:	f7ff fce1 	bl	8001262 <bmp2_get_regs>
 80018a0:	4603      	mov	r3, r0
 80018a2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80018a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d169      	bne.n	8001980 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff fd82 	bl	80013b6 <bmp2_soft_reset>
 80018b2:	4603      	mov	r3, r0
 80018b4:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80018b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d160      	bne.n	8001980 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f000 f861 	bl	800198c <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80018ca:	7d7b      	ldrb	r3, [r7, #21]
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	b25a      	sxtb	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	789b      	ldrb	r3, [r3, #2]
 80018d8:	015b      	lsls	r3, r3, #5
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b25b      	sxtb	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80018e4:	7d7b      	ldrb	r3, [r7, #21]
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	f023 031c 	bic.w	r3, r3, #28
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	791b      	ldrb	r3, [r3, #4]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	f003 031c 	and.w	r3, r3, #28
 80018fa:	b25b      	sxtb	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b25b      	sxtb	r3, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001904:	7d7b      	ldrb	r3, [r7, #21]
 8001906:	b25b      	sxtb	r3, r3
 8001908:	f023 0301 	bic.w	r3, r3, #1
 800190c:	b25a      	sxtb	r2, r3
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	795b      	ldrb	r3, [r3, #5]
 8001912:	b25b      	sxtb	r3, r3
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	b25b      	sxtb	r3, r3
 800191a:	4313      	orrs	r3, r2
 800191c:	b25b      	sxtb	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8001922:	f107 0114 	add.w	r1, r7, #20
 8001926:	f107 0010 	add.w	r0, r7, #16
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2202      	movs	r2, #2
 800192e:	f7ff fcd0 	bl	80012d2 <bmp2_set_regs>
 8001932:	4603      	mov	r3, r0
 8001934:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001936:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d120      	bne.n	8001980 <conf_sensor+0x10c>
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d01d      	beq.n	8001980 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	7bfa      	ldrb	r2, [r7, #15]
 8001948:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 800194a:	7d3b      	ldrb	r3, [r7, #20]
 800194c:	b25b      	sxtb	r3, r3
 800194e:	f023 0303 	bic.w	r3, r3, #3
 8001952:	b25a      	sxtb	r2, r3
 8001954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	b25b      	sxtb	r3, r3
 800195e:	4313      	orrs	r3, r2
 8001960:	b25b      	sxtb	r3, r3
 8001962:	b2db      	uxtb	r3, r3
 8001964:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001966:	f107 0114 	add.w	r1, r7, #20
 800196a:	f107 0010 	add.w	r0, r7, #16
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2201      	movs	r2, #1
 8001972:	f7ff fcae 	bl	80012d2 <bmp2_set_regs>
 8001976:	4603      	mov	r3, r0
 8001978:	75fb      	strb	r3, [r7, #23]
 800197a:	e001      	b.n	8001980 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800197c:	23ff      	movs	r3, #255	@ 0xff
 800197e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001980:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	78db      	ldrb	r3, [r3, #3]
 800199a:	2b04      	cmp	r3, #4
 800199c:	f200 808b 	bhi.w	8001ab6 <set_os_mode+0x12a>
 80019a0:	a201      	add	r2, pc, #4	@ (adr r2, 80019a8 <set_os_mode+0x1c>)
 80019a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a6:	bf00      	nop
 80019a8:	080019bd 	.word	0x080019bd
 80019ac:	080019ef 	.word	0x080019ef
 80019b0:	08001a21 	.word	0x08001a21
 80019b4:	08001a53 	.word	0x08001a53
 80019b8:	08001a85 	.word	0x08001a85
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	f003 031f 	and.w	r3, r3, #31
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	f043 0320 	orr.w	r3, r3, #32
 80019cc:	b25b      	sxtb	r3, r3
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f023 031c 	bic.w	r3, r3, #28
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	f043 0304 	orr.w	r3, r3, #4
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	701a      	strb	r2, [r3, #0]
            break;
 80019ec:	e064      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	f003 031f 	and.w	r3, r3, #31
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	f043 0320 	orr.w	r3, r3, #32
 80019fe:	b25b      	sxtb	r3, r3
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	b25b      	sxtb	r3, r3
 8001a0c:	f023 031c 	bic.w	r3, r3, #28
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	f043 0308 	orr.w	r3, r3, #8
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	701a      	strb	r2, [r3, #0]
            break;
 8001a1e:	e04b      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b25b      	sxtb	r3, r3
 8001a26:	f003 031f 	and.w	r3, r3, #31
 8001a2a:	b25b      	sxtb	r3, r3
 8001a2c:	f043 0320 	orr.w	r3, r3, #32
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	f023 031c 	bic.w	r3, r3, #28
 8001a42:	b25b      	sxtb	r3, r3
 8001a44:	f043 030c 	orr.w	r3, r3, #12
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	701a      	strb	r2, [r3, #0]
            break;
 8001a50:	e032      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	f003 031f 	and.w	r3, r3, #31
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	f043 0320 	orr.w	r3, r3, #32
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	b25b      	sxtb	r3, r3
 8001a70:	f023 031c 	bic.w	r3, r3, #28
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	f043 0310 	orr.w	r3, r3, #16
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	701a      	strb	r2, [r3, #0]
            break;
 8001a82:	e019      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	b25b      	sxtb	r3, r3
 8001a8a:	f003 031f 	and.w	r3, r3, #31
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	f023 031c 	bic.w	r3, r3, #28
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	f043 0314 	orr.w	r3, r3, #20
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	701a      	strb	r2, [r3, #0]
            break;
 8001ab4:	e000      	b.n	8001ab8 <set_os_mode+0x12c>
        default:
            break;
 8001ab6:	bf00      	nop
    }
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	031b      	lsls	r3, r3, #12
 8001ad4:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3302      	adds	r3, #2
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	091b      	lsrs	r3, r3, #4
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	431a      	orrs	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	431a      	orrs	r2, r3
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	3303      	adds	r3, #3
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	031b      	lsls	r3, r3, #12
 8001b02:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3304      	adds	r3, #4
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3305      	adds	r3, #5
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	461a      	mov	r2, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	4619      	mov	r1, r3
 8001b34:	4610      	mov	r0, r2
 8001b36:	f000 fae3 	bl	8002100 <st_check_boundaries>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001b3e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001b4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b50:	b08c      	sub	sp, #48	@ 0x30
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	60f8      	str	r0, [r7, #12]
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fd0d 	bl	8000584 <__aeabi_i2d>
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001d20 <compensate_temperature+0x1d4>)
 8001b70:	f7fe fe9c 	bl	80008ac <__aeabi_ddiv>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4614      	mov	r4, r2
 8001b7a:	461d      	mov	r5, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	8b9b      	ldrh	r3, [r3, #28]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7fe fcef 	bl	8000564 <__aeabi_ui2d>
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	4b66      	ldr	r3, [pc, #408]	@ (8001d24 <compensate_temperature+0x1d8>)
 8001b8c:	f7fe fe8e 	bl	80008ac <__aeabi_ddiv>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4620      	mov	r0, r4
 8001b96:	4629      	mov	r1, r5
 8001b98:	f7fe fba6 	bl	80002e8 <__aeabi_dsub>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4614      	mov	r4, r2
 8001ba2:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fcea 	bl	8000584 <__aeabi_i2d>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	f7fe fd4e 	bl	8000658 <__aeabi_dmul>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcdb 	bl	8000584 <__aeabi_i2d>
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001bd6:	f7fe fe69 	bl	80008ac <__aeabi_ddiv>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	4614      	mov	r4, r2
 8001be0:	461d      	mov	r5, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	8b9b      	ldrh	r3, [r3, #28]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fcbc 	bl	8000564 <__aeabi_ui2d>
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	4b4d      	ldr	r3, [pc, #308]	@ (8001d28 <compensate_temperature+0x1dc>)
 8001bf2:	f7fe fe5b 	bl	80008ac <__aeabi_ddiv>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	f7fe fb73 	bl	80002e8 <__aeabi_dsub>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4614      	mov	r4, r2
 8001c08:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe fcb8 	bl	8000584 <__aeabi_i2d>
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001c1c:	f7fe fe46 	bl	80008ac <__aeabi_ddiv>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4690      	mov	r8, r2
 8001c26:	4699      	mov	r9, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	8b9b      	ldrh	r3, [r3, #28]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fc99 	bl	8000564 <__aeabi_ui2d>
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	4b3c      	ldr	r3, [pc, #240]	@ (8001d28 <compensate_temperature+0x1dc>)
 8001c38:	f7fe fe38 	bl	80008ac <__aeabi_ddiv>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4640      	mov	r0, r8
 8001c42:	4649      	mov	r1, r9
 8001c44:	f7fe fb50 	bl	80002e8 <__aeabi_dsub>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe fd02 	bl	8000658 <__aeabi_dmul>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4614      	mov	r4, r2
 8001c5a:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc8e 	bl	8000584 <__aeabi_i2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
    var2 =
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	4629      	mov	r1, r5
 8001c70:	f7fe fcf2 	bl	8000658 <__aeabi_dmul>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001c7c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c84:	f7fe fb32 	bl	80002ec <__adddf3>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f7fe ff7c 	bl	8000b8c <__aeabi_d2iz>
 8001c94:	4602      	mov	r2, r0
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001c9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ca2:	f7fe fb23 	bl	80002ec <__adddf3>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4610      	mov	r0, r2
 8001cac:	4619      	mov	r1, r3
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <compensate_temperature+0x1e0>)
 8001cb4:	f7fe fdfa 	bl	80008ac <__aeabi_ddiv>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001cc0:	f04f 0200 	mov.w	r2, #0
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <compensate_temperature+0x1e4>)
 8001cc6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001cca:	f7fe ff37 	bl	8000b3c <__aeabi_dcmplt>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d007      	beq.n	8001ce4 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <compensate_temperature+0x1e4>)
 8001cda:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <compensate_temperature+0x1e8>)
 8001cea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001cee:	f7fe ff43 	bl	8000b78 <__aeabi_dcmpgt>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d007      	beq.n	8001d08 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <compensate_temperature+0x1e8>)
 8001cfe:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001d08:	68f9      	ldr	r1, [r7, #12]
 8001d0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d0e:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001d12:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3730      	adds	r7, #48	@ 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d20:	40d00000 	.word	0x40d00000
 8001d24:	40900000 	.word	0x40900000
 8001d28:	40c00000 	.word	0x40c00000
 8001d2c:	40b40000 	.word	0x40b40000
 8001d30:	c0440000 	.word	0xc0440000
 8001d34:	40554000 	.word	0x40554000

08001d38 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001d38:	b5b0      	push	{r4, r5, r7, lr}
 8001d3a:	b08c      	sub	sp, #48	@ 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fc12 	bl	8000584 <__aeabi_i2d>
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d68:	f7fe fda0 	bl	80008ac <__aeabi_ddiv>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	4610      	mov	r0, r2
 8001d72:	4619      	mov	r1, r3
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	4bcb      	ldr	r3, [pc, #812]	@ (80020a8 <compensate_pressure+0x370>)
 8001d7a:	f7fe fab5 	bl	80002e8 <__aeabi_dsub>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001d86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d8e:	f7fe fc63 	bl	8000658 <__aeabi_dmul>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4614      	mov	r4, r2
 8001d98:	461d      	mov	r5, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fbef 	bl	8000584 <__aeabi_i2d>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	4620      	mov	r0, r4
 8001dac:	4629      	mov	r1, r5
 8001dae:	f7fe fc53 	bl	8000658 <__aeabi_dmul>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4610      	mov	r0, r2
 8001db8:	4619      	mov	r1, r3
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	4bbb      	ldr	r3, [pc, #748]	@ (80020ac <compensate_pressure+0x374>)
 8001dc0:	f7fe fd74 	bl	80008ac <__aeabi_ddiv>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7fe fbd6 	bl	8000584 <__aeabi_i2d>
 8001dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ddc:	f7fe fc3c 	bl	8000658 <__aeabi_dmul>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4619      	mov	r1, r3
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	f7fe fa7e 	bl	80002ec <__adddf3>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001df8:	f7fe fa78 	bl	80002ec <__adddf3>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	4ba9      	ldr	r3, [pc, #676]	@ (80020b0 <compensate_pressure+0x378>)
 8001e0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e0e:	f7fe fd4d 	bl	80008ac <__aeabi_ddiv>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4614      	mov	r4, r2
 8001e18:	461d      	mov	r5, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fbaf 	bl	8000584 <__aeabi_i2d>
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	4ba2      	ldr	r3, [pc, #648]	@ (80020b4 <compensate_pressure+0x37c>)
 8001e2c:	f7fe fc14 	bl	8000658 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4620      	mov	r0, r4
 8001e36:	4629      	mov	r1, r5
 8001e38:	f7fe fa58 	bl	80002ec <__adddf3>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fb9a 	bl	8000584 <__aeabi_i2d>
 8001e50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e54:	f7fe fc00 	bl	8000658 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4610      	mov	r0, r2
 8001e5e:	4619      	mov	r1, r3
 8001e60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e64:	f7fe fbf8 	bl	8000658 <__aeabi_dmul>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	4b90      	ldr	r3, [pc, #576]	@ (80020b8 <compensate_pressure+0x380>)
 8001e76:	f7fe fd19 	bl	80008ac <__aeabi_ddiv>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4614      	mov	r4, r2
 8001e80:	461d      	mov	r5, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb7b 	bl	8000584 <__aeabi_i2d>
 8001e8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e92:	f7fe fbe1 	bl	8000658 <__aeabi_dmul>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	4629      	mov	r1, r5
 8001e9e:	f7fe fa25 	bl	80002ec <__adddf3>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	4b82      	ldr	r3, [pc, #520]	@ (80020b8 <compensate_pressure+0x380>)
 8001eb0:	f7fe fcfc 	bl	80008ac <__aeabi_ddiv>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	4b7a      	ldr	r3, [pc, #488]	@ (80020ac <compensate_pressure+0x374>)
 8001ec2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ec6:	f7fe fcf1 	bl	80008ac <__aeabi_ddiv>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	4b79      	ldr	r3, [pc, #484]	@ (80020bc <compensate_pressure+0x384>)
 8001ed8:	f7fe fa08 	bl	80002ec <__adddf3>
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	4614      	mov	r4, r2
 8001ee2:	461d      	mov	r5, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fb3b 	bl	8000564 <__aeabi_ui2d>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f7fe fbaf 	bl	8000658 <__aeabi_dmul>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f0e:	f7fe fe15 	bl	8000b3c <__aeabi_dcmplt>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10b      	bne.n	8001f30 <compensate_pressure+0x1f8>
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	f04f 0300 	mov.w	r3, #0
 8001f20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f24:	f7fe fe28 	bl	8000b78 <__aeabi_dcmpgt>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80de 	beq.w	80020ec <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe fb15 	bl	8000564 <__aeabi_ui2d>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	f04f 0000 	mov.w	r0, #0
 8001f42:	495f      	ldr	r1, [pc, #380]	@ (80020c0 <compensate_pressure+0x388>)
 8001f44:	f7fe f9d0 	bl	80002e8 <__aeabi_dsub>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	4b5b      	ldr	r3, [pc, #364]	@ (80020c4 <compensate_pressure+0x38c>)
 8001f56:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f5a:	f7fe fca7 	bl	80008ac <__aeabi_ddiv>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f66:	f7fe f9bf 	bl	80002e8 <__aeabi_dsub>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	a347      	add	r3, pc, #284	@ (adr r3, 8002090 <compensate_pressure+0x358>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	f7fe fb6e 	bl	8000658 <__aeabi_dmul>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4610      	mov	r0, r2
 8001f82:	4619      	mov	r1, r3
 8001f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f88:	f7fe fc90 	bl	80008ac <__aeabi_ddiv>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe faf2 	bl	8000584 <__aeabi_i2d>
 8001fa0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fa4:	f7fe fb58 	bl	8000658 <__aeabi_dmul>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4610      	mov	r0, r2
 8001fae:	4619      	mov	r1, r3
 8001fb0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fb4:	f7fe fb50 	bl	8000658 <__aeabi_dmul>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 0200 	mov.w	r2, #0
 8001fc4:	4b40      	ldr	r3, [pc, #256]	@ (80020c8 <compensate_pressure+0x390>)
 8001fc6:	f7fe fc71 	bl	80008ac <__aeabi_ddiv>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7fe fad3 	bl	8000584 <__aeabi_i2d>
 8001fde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fe2:	f7fe fb39 	bl	8000658 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80020ac <compensate_pressure+0x374>)
 8001ff4:	f7fe fc5a 	bl	80008ac <__aeabi_ddiv>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8002000:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002004:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002008:	f7fe f970 	bl	80002ec <__adddf3>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4614      	mov	r4, r2
 8002012:	461d      	mov	r5, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800201a:	4618      	mov	r0, r3
 800201c:	f7fe fab2 	bl	8000584 <__aeabi_i2d>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4620      	mov	r0, r4
 8002026:	4629      	mov	r1, r5
 8002028:	f7fe f960 	bl	80002ec <__adddf3>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	4b24      	ldr	r3, [pc, #144]	@ (80020cc <compensate_pressure+0x394>)
 800203a:	f7fe fc37 	bl	80008ac <__aeabi_ddiv>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002046:	f7fe f951 	bl	80002ec <__adddf3>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8002052:	a311      	add	r3, pc, #68	@ (adr r3, 8002098 <compensate_pressure+0x360>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800205c:	f7fe fd6e 	bl	8000b3c <__aeabi_dcmplt>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d007      	beq.n	8002076 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8002066:	a30c      	add	r3, pc, #48	@ (adr r3, 8002098 <compensate_pressure+0x360>)
 8002068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8002070:	2303      	movs	r3, #3
 8002072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8002076:	a30a      	add	r3, pc, #40	@ (adr r3, 80020a0 <compensate_pressure+0x368>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002080:	f7fe fd7a 	bl	8000b78 <__aeabi_dcmpgt>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	e022      	b.n	80020d0 <compensate_pressure+0x398>
 800208a:	bf00      	nop
 800208c:	f3af 8000 	nop.w
 8002090:	00000000 	.word	0x00000000
 8002094:	40b86a00 	.word	0x40b86a00
 8002098:	00000000 	.word	0x00000000
 800209c:	40dd4c00 	.word	0x40dd4c00
 80020a0:	00000000 	.word	0x00000000
 80020a4:	40fadb00 	.word	0x40fadb00
 80020a8:	40ef4000 	.word	0x40ef4000
 80020ac:	40e00000 	.word	0x40e00000
 80020b0:	40100000 	.word	0x40100000
 80020b4:	40f00000 	.word	0x40f00000
 80020b8:	41200000 	.word	0x41200000
 80020bc:	3ff00000 	.word	0x3ff00000
 80020c0:	41300000 	.word	0x41300000
 80020c4:	40b00000 	.word	0x40b00000
 80020c8:	41e00000 	.word	0x41e00000
 80020cc:	40300000 	.word	0x40300000
 80020d0:	d007      	beq.n	80020e2 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 80020d2:	a309      	add	r3, pc, #36	@ (adr r3, 80020f8 <compensate_pressure+0x3c0>)
 80020d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d8:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 80020dc:	2304      	movs	r3, #4
 80020de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 80020e2:	68f9      	ldr	r1, [r7, #12]
 80020e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020e8:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 80020ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3730      	adds	r7, #48	@ 0x30
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bdb0      	pop	{r4, r5, r7, pc}
 80020f8:	00000000 	.word	0x00000000
 80020fc:	40fadb00 	.word	0x40fadb00

08002100 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	db03      	blt.n	800211c <st_check_boundaries+0x1c>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4a1c      	ldr	r2, [pc, #112]	@ (8002188 <st_check_boundaries+0x88>)
 8002118:	4293      	cmp	r3, r2
 800211a:	dd09      	ble.n	8002130 <st_check_boundaries+0x30>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	db06      	blt.n	8002130 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a18      	ldr	r2, [pc, #96]	@ (8002188 <st_check_boundaries+0x88>)
 8002126:	4293      	cmp	r3, r2
 8002128:	dc02      	bgt.n	8002130 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 800212a:	23fa      	movs	r3, #250	@ 0xfa
 800212c:	73fb      	strb	r3, [r7, #15]
 800212e:	e023      	b.n	8002178 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	db03      	blt.n	800213e <st_check_boundaries+0x3e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a13      	ldr	r2, [pc, #76]	@ (8002188 <st_check_boundaries+0x88>)
 800213a:	4293      	cmp	r3, r2
 800213c:	dd09      	ble.n	8002152 <st_check_boundaries+0x52>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	db06      	blt.n	8002152 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	4a10      	ldr	r2, [pc, #64]	@ (8002188 <st_check_boundaries+0x88>)
 8002148:	4293      	cmp	r3, r2
 800214a:	dc02      	bgt.n	8002152 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 800214c:	23fb      	movs	r3, #251	@ 0xfb
 800214e:	73fb      	strb	r3, [r7, #15]
 8002150:	e012      	b.n	8002178 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db03      	blt.n	8002160 <st_check_boundaries+0x60>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	4a0b      	ldr	r2, [pc, #44]	@ (8002188 <st_check_boundaries+0x88>)
 800215c:	4293      	cmp	r3, r2
 800215e:	dd09      	ble.n	8002174 <st_check_boundaries+0x74>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	db03      	blt.n	800216e <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a07      	ldr	r2, [pc, #28]	@ (8002188 <st_check_boundaries+0x88>)
 800216a:	4293      	cmp	r3, r2
 800216c:	dd02      	ble.n	8002174 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800216e:	23f9      	movs	r3, #249	@ 0xf9
 8002170:	73fb      	strb	r3, [r7, #15]
 8002172:	e001      	b.n	8002178 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002178:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	000ffff0 	.word	0x000ffff0

0800218c <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff f839 	bl	800120c <bmp2_init>
 800219a:	4603      	mov	r3, r0
 800219c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 800219e:	f107 0308 	add.w	r3, r7, #8
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff f91e 	bl	80013e6 <bmp2_get_config>
 80021aa:	4603      	mov	r3, r0
 80021ac:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 80021ae:	2303      	movs	r3, #3
 80021b0:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 80021b2:	2300      	movs	r3, #0
 80021b4:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 80021b6:	2303      	movs	r3, #3
 80021b8:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 80021ba:	f107 0308 	add.w	r3, r7, #8
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff f950 	bl	8001466 <bmp2_set_config>
 80021c6:	4603      	mov	r3, r0
 80021c8:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 80021ca:	f107 0308 	add.w	r3, r7, #8
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4619      	mov	r1, r3
 80021d2:	2003      	movs	r0, #3
 80021d4:	f7ff f982 	bl	80014dc <bmp2_set_power_mode>
 80021d8:	4603      	mov	r3, r0
 80021da:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 80021dc:	f107 0108 	add.w	r1, r7, #8
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fa0c 	bl	8001604 <bmp2_compute_meas_time>
 80021ec:	4603      	mov	r3, r0
 80021ee:	75fb      	strb	r3, [r7, #23]

  return rslt;
 80021f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	4603      	mov	r3, r0
 800220a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002210:	2300      	movs	r3, #0
 8002212:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	6858      	ldr	r0, [r3, #4]
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	891b      	ldrh	r3, [r3, #8]
 8002220:	2200      	movs	r2, #0
 8002222:	4619      	mov	r1, r3
 8002224:	f003 ffc6 	bl	80061b4 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	6818      	ldr	r0, [r3, #0]
 800222c:	f107 010f 	add.w	r1, r7, #15
 8002230:	2305      	movs	r3, #5
 8002232:	2201      	movs	r2, #1
 8002234:	f006 f883 	bl	800833e <HAL_SPI_Transmit>
 8002238:	4603      	mov	r3, r0
 800223a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	b29a      	uxth	r2, r3
 8002244:	2305      	movs	r3, #5
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	f006 f9e7 	bl	800861a <HAL_SPI_Receive>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	7dbb      	ldrb	r3, [r7, #22]
 8002252:	4413      	add	r3, r2
 8002254:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	6858      	ldr	r0, [r3, #4]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	891b      	ldrh	r3, [r3, #8]
 800225e:	2201      	movs	r2, #1
 8002260:	4619      	mov	r1, r3
 8002262:	f003 ffa7 	bl	80061b4 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002266:	7dbb      	ldrb	r3, [r7, #22]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <bmp2_spi_read+0x74>
    iError = -1;
 800226c:	23ff      	movs	r3, #255	@ 0xff
 800226e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002270:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	607a      	str	r2, [r7, #4]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	4603      	mov	r3, r0
 800228a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002290:	2300      	movs	r3, #0
 8002292:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	6858      	ldr	r0, [r3, #4]
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	891b      	ldrh	r3, [r3, #8]
 80022a0:	2200      	movs	r2, #0
 80022a2:	4619      	mov	r1, r3
 80022a4:	f003 ff86 	bl	80061b4 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	f107 010f 	add.w	r1, r7, #15
 80022b0:	2305      	movs	r3, #5
 80022b2:	2201      	movs	r2, #1
 80022b4:	f006 f843 	bl	800833e <HAL_SPI_Transmit>
 80022b8:	4603      	mov	r3, r0
 80022ba:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	2305      	movs	r3, #5
 80022c6:	68b9      	ldr	r1, [r7, #8]
 80022c8:	f006 f839 	bl	800833e <HAL_SPI_Transmit>
 80022cc:	4603      	mov	r3, r0
 80022ce:	461a      	mov	r2, r3
 80022d0:	7dbb      	ldrb	r3, [r7, #22]
 80022d2:	4413      	add	r3, r2
 80022d4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	6858      	ldr	r0, [r3, #4]
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	891b      	ldrh	r3, [r3, #8]
 80022de:	2201      	movs	r2, #1
 80022e0:	4619      	mov	r1, r3
 80022e2:	f003 ff67 	bl	80061b4 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80022e6:	7dbb      	ldrb	r3, [r7, #22]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <bmp2_spi_write+0x74>
    iError = -1;
 80022ec:	23ff      	movs	r3, #255	@ 0xff
 80022ee:	75fb      	strb	r3, [r7, #23]

  return iError;
 80022f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <bmp2_delay_us+0x24>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	099b      	lsrs	r3, r3, #6
 8002310:	4618      	mov	r0, r3
 8002312:	f003 fbc3 	bl	8005a9c <HAL_Delay>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	10624dd3 	.word	0x10624dd3

08002324 <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 8002324:	b590      	push	{r4, r7, lr}
 8002326:	b08b      	sub	sp, #44	@ 0x2c
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8002330:	23ff      	movs	r3, #255	@ 0xff
 8002332:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	899b      	ldrh	r3, [r3, #12]
 800233c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002344:	68f9      	ldr	r1, [r7, #12]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff f89c 	bl	8001484 <bmp2_get_status>
 800234c:	4603      	mov	r3, r0
 800234e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	68f9      	ldr	r1, [r7, #12]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff f8d4 	bl	8001506 <bmp2_get_sensor_data>
 800235e:	4603      	mov	r3, r0
 8002360:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 8002364:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 800236e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	4b1c      	ldr	r3, [pc, #112]	@ (80023e8 <BMP2_ReadData+0xc4>)
 8002378:	f7fe fa98 	bl	80008ac <__aeabi_ddiv>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 8002386:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800238a:	b2db      	uxtb	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b2db      	uxtb	r3, r3
 8002390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002394:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <BMP2_ReadData+0x80>
 800239c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	dccd      	bgt.n	8002340 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023aa:	68f9      	ldr	r1, [r7, #12]
 80023ac:	684c      	ldr	r4, [r1, #4]
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	f7fe fc33 	bl	8000c1c <__aeabi_d2f>
 80023b6:	4603      	mov	r3, r0
 80023b8:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c0:	68f9      	ldr	r1, [r7, #12]
 80023c2:	684c      	ldr	r4, [r1, #4]
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	f7fe fc28 	bl	8000c1c <__aeabi_d2f>
 80023cc:	4603      	mov	r3, r0
 80023ce:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023d8:	729a      	strb	r2, [r3, #10]

  return rslt;
 80023da:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 80023de:	4618      	mov	r0, r3
 80023e0:	372c      	adds	r7, #44	@ 0x2c
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd90      	pop	{r4, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40590000 	.word	0x40590000

080023ec <MX_GPIO_Init>:
        * EXTI
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08e      	sub	sp, #56	@ 0x38
 80023f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	60da      	str	r2, [r3, #12]
 8002400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002402:	4b82      	ldr	r3, [pc, #520]	@ (800260c <MX_GPIO_Init+0x220>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	4a81      	ldr	r2, [pc, #516]	@ (800260c <MX_GPIO_Init+0x220>)
 8002408:	f043 0310 	orr.w	r3, r3, #16
 800240c:	6313      	str	r3, [r2, #48]	@ 0x30
 800240e:	4b7f      	ldr	r3, [pc, #508]	@ (800260c <MX_GPIO_Init+0x220>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	623b      	str	r3, [r7, #32]
 8002418:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b7c      	ldr	r3, [pc, #496]	@ (800260c <MX_GPIO_Init+0x220>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	4a7b      	ldr	r2, [pc, #492]	@ (800260c <MX_GPIO_Init+0x220>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6313      	str	r3, [r2, #48]	@ 0x30
 8002426:	4b79      	ldr	r3, [pc, #484]	@ (800260c <MX_GPIO_Init+0x220>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002432:	4b76      	ldr	r3, [pc, #472]	@ (800260c <MX_GPIO_Init+0x220>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a75      	ldr	r2, [pc, #468]	@ (800260c <MX_GPIO_Init+0x220>)
 8002438:	f043 0320 	orr.w	r3, r3, #32
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b73      	ldr	r3, [pc, #460]	@ (800260c <MX_GPIO_Init+0x220>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0320 	and.w	r3, r3, #32
 8002446:	61bb      	str	r3, [r7, #24]
 8002448:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800244a:	4b70      	ldr	r3, [pc, #448]	@ (800260c <MX_GPIO_Init+0x220>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244e:	4a6f      	ldr	r2, [pc, #444]	@ (800260c <MX_GPIO_Init+0x220>)
 8002450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002454:	6313      	str	r3, [r2, #48]	@ 0x30
 8002456:	4b6d      	ldr	r3, [pc, #436]	@ (800260c <MX_GPIO_Init+0x220>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002462:	4b6a      	ldr	r3, [pc, #424]	@ (800260c <MX_GPIO_Init+0x220>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a69      	ldr	r2, [pc, #420]	@ (800260c <MX_GPIO_Init+0x220>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b67      	ldr	r3, [pc, #412]	@ (800260c <MX_GPIO_Init+0x220>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800247a:	4b64      	ldr	r3, [pc, #400]	@ (800260c <MX_GPIO_Init+0x220>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a63      	ldr	r2, [pc, #396]	@ (800260c <MX_GPIO_Init+0x220>)
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b61      	ldr	r3, [pc, #388]	@ (800260c <MX_GPIO_Init+0x220>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002492:	4b5e      	ldr	r3, [pc, #376]	@ (800260c <MX_GPIO_Init+0x220>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	4a5d      	ldr	r2, [pc, #372]	@ (800260c <MX_GPIO_Init+0x220>)
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	6313      	str	r3, [r2, #48]	@ 0x30
 800249e:	4b5b      	ldr	r3, [pc, #364]	@ (800260c <MX_GPIO_Init+0x220>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80024aa:	4b58      	ldr	r3, [pc, #352]	@ (800260c <MX_GPIO_Init+0x220>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a57      	ldr	r2, [pc, #348]	@ (800260c <MX_GPIO_Init+0x220>)
 80024b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b55      	ldr	r3, [pc, #340]	@ (800260c <MX_GPIO_Init+0x220>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP2_CSB_Pin|Alarm_LED_Pin, GPIO_PIN_RESET);
 80024c2:	2200      	movs	r2, #0
 80024c4:	f248 0110 	movw	r1, #32784	@ 0x8010
 80024c8:	4851      	ldr	r0, [pc, #324]	@ (8002610 <MX_GPIO_Init+0x224>)
 80024ca:	f003 fe73 	bl	80061b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Battery_Pin|Output_Pin, GPIO_PIN_RESET);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2128      	movs	r1, #40	@ 0x28
 80024d2:	4850      	ldr	r0, [pc, #320]	@ (8002614 <MX_GPIO_Init+0x228>)
 80024d4:	f003 fe6e 	bl	80061b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PowerSupply_GPIO_Port, PowerSupply_Pin, GPIO_PIN_RESET);
 80024d8:	2200      	movs	r2, #0
 80024da:	2108      	movs	r1, #8
 80024dc:	484e      	ldr	r0, [pc, #312]	@ (8002618 <MX_GPIO_Init+0x22c>)
 80024de:	f003 fe69 	bl	80061b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80024e2:	2200      	movs	r2, #0
 80024e4:	2140      	movs	r1, #64	@ 0x40
 80024e6:	484d      	ldr	r0, [pc, #308]	@ (800261c <MX_GPIO_Init+0x230>)
 80024e8:	f003 fe64 	bl	80061b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2180      	movs	r1, #128	@ 0x80
 80024f0:	484b      	ldr	r0, [pc, #300]	@ (8002620 <MX_GPIO_Init+0x234>)
 80024f2:	f003 fe5f 	bl	80061b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BMP2_CSB_Pin|Alarm_LED_Pin;
 80024f6:	f248 0310 	movw	r3, #32784	@ 0x8010
 80024fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024fc:	2301      	movs	r3, #1
 80024fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2300      	movs	r3, #0
 8002502:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002504:	2300      	movs	r3, #0
 8002506:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800250c:	4619      	mov	r1, r3
 800250e:	4840      	ldr	r0, [pc, #256]	@ (8002610 <MX_GPIO_Init+0x224>)
 8002510:	f003 fc8c 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002518:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800251a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800251e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002528:	4619      	mov	r1, r3
 800252a:	483e      	ldr	r0, [pc, #248]	@ (8002624 <MX_GPIO_Init+0x238>)
 800252c:	f003 fc7e 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = Battery_Pin|Output_Pin;
 8002530:	2328      	movs	r3, #40	@ 0x28
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002534:	2301      	movs	r3, #1
 8002536:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253c:	2300      	movs	r3, #0
 800253e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002540:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002544:	4619      	mov	r1, r3
 8002546:	4833      	ldr	r0, [pc, #204]	@ (8002614 <MX_GPIO_Init+0x228>)
 8002548:	f003 fc70 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PowerSupply_Pin;
 800254c:	2308      	movs	r3, #8
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(PowerSupply_GPIO_Port, &GPIO_InitStruct);
 800255c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002560:	4619      	mov	r1, r3
 8002562:	482d      	ldr	r0, [pc, #180]	@ (8002618 <MX_GPIO_Init+0x22c>)
 8002564:	f003 fc62 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PIR_Livingroom_Pin|PIR_Garage_Pin|PIR_Kitchen_Pin;
 8002568:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 800256c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800257a:	4619      	mov	r1, r3
 800257c:	4824      	ldr	r0, [pc, #144]	@ (8002610 <MX_GPIO_Init+0x224>)
 800257e:	f003 fc55 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002582:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002588:	2302      	movs	r3, #2
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800258c:	2301      	movs	r3, #1
 800258e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002590:	2303      	movs	r3, #3
 8002592:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002594:	2307      	movs	r3, #7
 8002596:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002598:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800259c:	4619      	mov	r1, r3
 800259e:	4822      	ldr	r0, [pc, #136]	@ (8002628 <MX_GPIO_Init+0x23c>)
 80025a0:	f003 fc44 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80025a4:	2340      	movs	r3, #64	@ 0x40
 80025a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a8:	2301      	movs	r3, #1
 80025aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b0:	2300      	movs	r3, #0
 80025b2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80025b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025b8:	4619      	mov	r1, r3
 80025ba:	4818      	ldr	r0, [pc, #96]	@ (800261c <MX_GPIO_Init+0x230>)
 80025bc:	f003 fc36 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80025c0:	2380      	movs	r3, #128	@ 0x80
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c4:	2300      	movs	r3, #0
 80025c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025d0:	4619      	mov	r1, r3
 80025d2:	4812      	ldr	r0, [pc, #72]	@ (800261c <MX_GPIO_Init+0x230>)
 80025d4:	f003 fc2a 	bl	8005e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80025d8:	2380      	movs	r3, #128	@ 0x80
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025dc:	2301      	movs	r3, #1
 80025de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e4:	2300      	movs	r3, #0
 80025e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80025e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ec:	4619      	mov	r1, r3
 80025ee:	480c      	ldr	r0, [pc, #48]	@ (8002620 <MX_GPIO_Init+0x234>)
 80025f0:	f003 fc1c 	bl	8005e2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025f4:	2200      	movs	r2, #0
 80025f6:	2100      	movs	r1, #0
 80025f8:	2028      	movs	r0, #40	@ 0x28
 80025fa:	f003 fb4e 	bl	8005c9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025fe:	2028      	movs	r0, #40	@ 0x28
 8002600:	f003 fb67 	bl	8005cd2 <HAL_NVIC_EnableIRQ>

}
 8002604:	bf00      	nop
 8002606:	3738      	adds	r7, #56	@ 0x38
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40023800 	.word	0x40023800
 8002610:	40021000 	.word	0x40021000
 8002614:	40021400 	.word	0x40021400
 8002618:	40020000 	.word	0x40020000
 800261c:	40021800 	.word	0x40021800
 8002620:	40020400 	.word	0x40020400
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00

0800262c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002630:	4b1b      	ldr	r3, [pc, #108]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002632:	4a1c      	ldr	r2, [pc, #112]	@ (80026a4 <MX_I2C1_Init+0x78>)
 8002634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8002636:	4b1a      	ldr	r3, [pc, #104]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002638:	4a1b      	ldr	r2, [pc, #108]	@ (80026a8 <MX_I2C1_Init+0x7c>)
 800263a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800263c:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002642:	4b17      	ldr	r3, [pc, #92]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002644:	2201      	movs	r2, #1
 8002646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002648:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800264a:	2200      	movs	r2, #0
 800264c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800264e:	4b14      	ldr	r3, [pc, #80]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002650:	2200      	movs	r2, #0
 8002652:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002656:	2200      	movs	r2, #0
 8002658:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800265a:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800265c:	2200      	movs	r2, #0
 800265e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002660:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002662:	2200      	movs	r2, #0
 8002664:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002666:	480e      	ldr	r0, [pc, #56]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002668:	f003 fdfc 	bl	8006264 <HAL_I2C_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002672:	f002 fb15 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002676:	2100      	movs	r1, #0
 8002678:	4809      	ldr	r0, [pc, #36]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800267a:	f004 fc53 	bl	8006f24 <HAL_I2CEx_ConfigAnalogFilter>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002684:	f002 fb0c 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002688:	2100      	movs	r1, #0
 800268a:	4805      	ldr	r0, [pc, #20]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800268c:	f004 fc95 	bl	8006fba <HAL_I2CEx_ConfigDigitalFilter>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002696:	f002 fb03 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200001c4 	.word	0x200001c4
 80026a4:	40005400 	.word	0x40005400
 80026a8:	00808cd2 	.word	0x00808cd2

080026ac <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002724 <MX_I2C2_Init+0x78>)
 80026b4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00808CD2;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002728 <MX_I2C2_Init+0x7c>)
 80026ba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80026bc:	4b18      	ldr	r3, [pc, #96]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026be:	2200      	movs	r2, #0
 80026c0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026c2:	4b17      	ldr	r3, [pc, #92]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026c8:	4b15      	ldr	r3, [pc, #84]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80026ce:	4b14      	ldr	r3, [pc, #80]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026d4:	4b12      	ldr	r3, [pc, #72]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026da:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026dc:	2200      	movs	r2, #0
 80026de:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80026e6:	480e      	ldr	r0, [pc, #56]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026e8:	f003 fdbc 	bl	8006264 <HAL_I2C_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80026f2:	f002 fad5 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026f6:	2100      	movs	r1, #0
 80026f8:	4809      	ldr	r0, [pc, #36]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026fa:	f004 fc13 	bl	8006f24 <HAL_I2CEx_ConfigAnalogFilter>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002704:	f002 facc 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002708:	2100      	movs	r1, #0
 800270a:	4805      	ldr	r0, [pc, #20]	@ (8002720 <MX_I2C2_Init+0x74>)
 800270c:	f004 fc55 	bl	8006fba <HAL_I2CEx_ConfigDigitalFilter>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002716:	f002 fac3 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000218 	.word	0x20000218
 8002724:	40005800 	.word	0x40005800
 8002728:	00808cd2 	.word	0x00808cd2

0800272c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b0ac      	sub	sp, #176	@ 0xb0
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002744:	f107 0318 	add.w	r3, r7, #24
 8002748:	2284      	movs	r2, #132	@ 0x84
 800274a:	2100      	movs	r1, #0
 800274c:	4618      	mov	r0, r3
 800274e:	f009 fc5f 	bl	800c010 <memset>
  if(i2cHandle->Instance==I2C1)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a43      	ldr	r2, [pc, #268]	@ (8002864 <HAL_I2C_MspInit+0x138>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d13d      	bne.n	80027d8 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800275c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002760:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002762:	2300      	movs	r3, #0
 8002764:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002766:	f107 0318 	add.w	r3, r7, #24
 800276a:	4618      	mov	r0, r3
 800276c:	f005 f94c 	bl	8007a08 <HAL_RCCEx_PeriphCLKConfig>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002776:	f002 fa93 	bl	8004ca0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800277a:	4b3b      	ldr	r3, [pc, #236]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	4a3a      	ldr	r2, [pc, #232]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002780:	f043 0302 	orr.w	r3, r3, #2
 8002784:	6313      	str	r3, [r2, #48]	@ 0x30
 8002786:	4b38      	ldr	r3, [pc, #224]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_INA219_Solar_Pin|I2C1_SDA_INA219_Solar_Pin;
 8002792:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002796:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800279a:	2312      	movs	r3, #18
 800279c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a0:	2300      	movs	r3, #0
 80027a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027ac:	2304      	movs	r3, #4
 80027ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80027b6:	4619      	mov	r1, r3
 80027b8:	482c      	ldr	r0, [pc, #176]	@ (800286c <HAL_I2C_MspInit+0x140>)
 80027ba:	f003 fb37 	bl	8005e2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027be:	4b2a      	ldr	r3, [pc, #168]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	4a29      	ldr	r2, [pc, #164]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 80027c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ca:	4b27      	ldr	r3, [pc, #156]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80027d6:	e041      	b.n	800285c <HAL_I2C_MspInit+0x130>
  else if(i2cHandle->Instance==I2C2)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a24      	ldr	r2, [pc, #144]	@ (8002870 <HAL_I2C_MspInit+0x144>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d13c      	bne.n	800285c <HAL_I2C_MspInit+0x130>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80027e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80027e8:	2300      	movs	r3, #0
 80027ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ee:	f107 0318 	add.w	r3, r7, #24
 80027f2:	4618      	mov	r0, r3
 80027f4:	f005 f908 	bl	8007a08 <HAL_RCCEx_PeriphCLKConfig>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80027fe:	f002 fa4f 	bl	8004ca0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002802:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	4a18      	ldr	r2, [pc, #96]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002808:	f043 0320 	orr.w	r3, r3, #32
 800280c:	6313      	str	r3, [r2, #48]	@ 0x30
 800280e:	4b16      	ldr	r3, [pc, #88]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	f003 0320 	and.w	r3, r3, #32
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SDA_INA219_Output_Pin|I2C2_SCL_Output_Pin;
 800281a:	2303      	movs	r3, #3
 800281c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002820:	2312      	movs	r3, #18
 8002822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282c:	2303      	movs	r3, #3
 800282e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002832:	2304      	movs	r3, #4
 8002834:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002838:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800283c:	4619      	mov	r1, r3
 800283e:	480d      	ldr	r0, [pc, #52]	@ (8002874 <HAL_I2C_MspInit+0x148>)
 8002840:	f003 faf4 	bl	8005e2c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002844:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002848:	4a07      	ldr	r2, [pc, #28]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 800284a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800284e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002850:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	68bb      	ldr	r3, [r7, #8]
}
 800285c:	bf00      	nop
 800285e:	37b0      	adds	r7, #176	@ 0xb0
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40005400 	.word	0x40005400
 8002868:	40023800 	.word	0x40023800
 800286c:	40020400 	.word	0x40020400
 8002870:	40005800 	.word	0x40005800
 8002874:	40021400 	.word	0x40021400

08002878 <keypad_config>:

const char Rows[4]={R1, R2, R3, R4};
const char Cols[4]={C1, C2, C3, C4};

void keypad_config(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	@ 0x28
 800287c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  if (KEYPAD_4x4_GPIO == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE(); else
  if (KEYPAD_4x4_GPIO == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE(); else
  if (KEYPAD_4x4_GPIO == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE(); else
  if (KEYPAD_4x4_GPIO == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE(); else
 800287e:	4b16      	ldr	r3, [pc, #88]	@ (80028d8 <keypad_config+0x60>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	4a15      	ldr	r2, [pc, #84]	@ (80028d8 <keypad_config+0x60>)
 8002884:	f043 0308 	orr.w	r3, r3, #8
 8002888:	6313      	str	r3, [r2, #48]	@ 0x30
 800288a:	4b13      	ldr	r3, [pc, #76]	@ (80028d8 <keypad_config+0x60>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	607b      	str	r3, [r7, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
  if (KEYPAD_4x4_GPIO == GPIOE) __HAL_RCC_GPIOE_CLK_ENABLE();


  GPIO_InitStruct.Pin = R1 | R2 | R3 | R4;
 8002896:	230f      	movs	r3, #15
 8002898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289a:	2301      	movs	r3, #1
 800289c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a2:	2300      	movs	r3, #0
 80028a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEYPAD_4x4_GPIO, &GPIO_InitStruct);
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4619      	mov	r1, r3
 80028ac:	480b      	ldr	r0, [pc, #44]	@ (80028dc <keypad_config+0x64>)
 80028ae:	f003 fabd 	bl	8005e2c <HAL_GPIO_Init>


  GPIO_InitStruct.Pin = C1 | C2 | C3 | C4;
 80028b2:	23f0      	movs	r3, #240	@ 0xf0
 80028b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEYPAD_4x4_GPIO, &GPIO_InitStruct);
 80028c2:	f107 0314 	add.w	r3, r7, #20
 80028c6:	4619      	mov	r1, r3
 80028c8:	4804      	ldr	r0, [pc, #16]	@ (80028dc <keypad_config+0x64>)
 80028ca:	f003 faaf 	bl	8005e2c <HAL_GPIO_Init>

}
 80028ce:	bf00      	nop
 80028d0:	3728      	adds	r7, #40	@ 0x28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020c00 	.word	0x40020c00

080028e0 <keypad_readkey>:

char keypad_readkey(void)
{ //returns ASCII code of a pressed key
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
  unsigned char r, c;
  char pressedKey=0x00;
 80028e6:	2300      	movs	r3, #0
 80028e8:	717b      	strb	r3, [r7, #5]

  r=0;
 80028ea:	2300      	movs	r3, #0
 80028ec:	71fb      	strb	r3, [r7, #7]
  while (r<4) {
 80028ee:	e02d      	b.n	800294c <keypad_readkey+0x6c>
    HAL_GPIO_WritePin(KEYPAD_4x4_GPIO, Rows[r], GPIO_PIN_SET);        //activate row
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	4a1a      	ldr	r2, [pc, #104]	@ (800295c <keypad_readkey+0x7c>)
 80028f4:	5cd3      	ldrb	r3, [r2, r3]
 80028f6:	2201      	movs	r2, #1
 80028f8:	4619      	mov	r1, r3
 80028fa:	4819      	ldr	r0, [pc, #100]	@ (8002960 <keypad_readkey+0x80>)
 80028fc:	f003 fc5a 	bl	80061b4 <HAL_GPIO_WritePin>
    c=0;
 8002900:	2300      	movs	r3, #0
 8002902:	71bb      	strb	r3, [r7, #6]
    while (c<4) {
 8002904:	e014      	b.n	8002930 <keypad_readkey+0x50>
      if (HAL_GPIO_ReadPin(KEYPAD_4x4_GPIO, Cols[c])==GPIO_PIN_SET){  //check columns
 8002906:	79bb      	ldrb	r3, [r7, #6]
 8002908:	4a16      	ldr	r2, [pc, #88]	@ (8002964 <keypad_readkey+0x84>)
 800290a:	5cd3      	ldrb	r3, [r2, r3]
 800290c:	4619      	mov	r1, r3
 800290e:	4814      	ldr	r0, [pc, #80]	@ (8002960 <keypad_readkey+0x80>)
 8002910:	f003 fc38 	bl	8006184 <HAL_GPIO_ReadPin>
 8002914:	4603      	mov	r3, r0
 8002916:	2b01      	cmp	r3, #1
 8002918:	d107      	bne.n	800292a <keypad_readkey+0x4a>
        pressedKey=KeyMap[r][c];                                   //if column active - find key value
 800291a:	79fa      	ldrb	r2, [r7, #7]
 800291c:	79bb      	ldrb	r3, [r7, #6]
 800291e:	4912      	ldr	r1, [pc, #72]	@ (8002968 <keypad_readkey+0x88>)
 8002920:	0092      	lsls	r2, r2, #2
 8002922:	440a      	add	r2, r1
 8002924:	4413      	add	r3, r2
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	717b      	strb	r3, [r7, #5]
      }
      c++;
 800292a:	79bb      	ldrb	r3, [r7, #6]
 800292c:	3301      	adds	r3, #1
 800292e:	71bb      	strb	r3, [r7, #6]
    while (c<4) {
 8002930:	79bb      	ldrb	r3, [r7, #6]
 8002932:	2b03      	cmp	r3, #3
 8002934:	d9e7      	bls.n	8002906 <keypad_readkey+0x26>
    }
    HAL_GPIO_WritePin(KEYPAD_4x4_GPIO, Rows[r], GPIO_PIN_RESET);      //deactivate row
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	4a08      	ldr	r2, [pc, #32]	@ (800295c <keypad_readkey+0x7c>)
 800293a:	5cd3      	ldrb	r3, [r2, r3]
 800293c:	2200      	movs	r2, #0
 800293e:	4619      	mov	r1, r3
 8002940:	4807      	ldr	r0, [pc, #28]	@ (8002960 <keypad_readkey+0x80>)
 8002942:	f003 fc37 	bl	80061b4 <HAL_GPIO_WritePin>
    r++;
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	3301      	adds	r3, #1
 800294a:	71fb      	strb	r3, [r7, #7]
  while (r<4) {
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d9ce      	bls.n	80028f0 <keypad_readkey+0x10>
  }
  return pressedKey;                                               //return ASCII key value
 8002952:	797b      	ldrb	r3, [r7, #5]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	0800cd54 	.word	0x0800cd54
 8002960:	40020c00 	.word	0x40020c00
 8002964:	0800cd58 	.word	0x0800cd58
 8002968:	0800cd44 	.word	0x0800cd44

0800296c <LCD_WriteNibble>:

GPIO_InitTypeDef GPIO_InitStruct;

//-----------------------------------------------------------------------------
void LCD_WriteNibble(char nibbleToWrite)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_SET);
 8002976:	2201      	movs	r2, #1
 8002978:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800297c:	4818      	ldr	r0, [pc, #96]	@ (80029e0 <LCD_WriteNibble+0x74>)
 800297e:	f003 fc19 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D4, (GPIO_PinState)(nibbleToWrite & 0x01));
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	b2db      	uxtb	r3, r3
 800298a:	461a      	mov	r2, r3
 800298c:	2108      	movs	r1, #8
 800298e:	4814      	ldr	r0, [pc, #80]	@ (80029e0 <LCD_WriteNibble+0x74>)
 8002990:	f003 fc10 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D5, (GPIO_PinState)(nibbleToWrite & 0x02));
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	2104      	movs	r1, #4
 80029a0:	480f      	ldr	r0, [pc, #60]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029a2:	f003 fc07 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D6, (GPIO_PinState)(nibbleToWrite & 0x04));
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	461a      	mov	r2, r3
 80029b0:	2140      	movs	r1, #64	@ 0x40
 80029b2:	480b      	ldr	r0, [pc, #44]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029b4:	f003 fbfe 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D7, (GPIO_PinState)(nibbleToWrite & 0x08));
 80029b8:	79fb      	ldrb	r3, [r7, #7]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	2101      	movs	r1, #1
 80029c4:	4806      	ldr	r0, [pc, #24]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029c6:	f003 fbf5 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_RESET);
 80029ca:	2200      	movs	r2, #0
 80029cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029d0:	4803      	ldr	r0, [pc, #12]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029d2:	f003 fbef 	bl	80061b4 <HAL_GPIO_WritePin>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40020800 	.word	0x40020800

080029e4 <LCD_ReadNibble>:


//-----------------------------------------------------------------------------
unsigned char LCD_ReadNibble(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
  unsigned char tmp = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_SET);
 80029ee:	2201      	movs	r2, #1
 80029f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029f4:	481e      	ldr	r0, [pc, #120]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 80029f6:	f003 fbdd 	bl	80061b4 <HAL_GPIO_WritePin>
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D4) << 0);
 80029fa:	2108      	movs	r1, #8
 80029fc:	481c      	ldr	r0, [pc, #112]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 80029fe:	f003 fbc1 	bl	8006184 <HAL_GPIO_ReadPin>
 8002a02:	4603      	mov	r3, r0
 8002a04:	b25a      	sxtb	r2, r3
 8002a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	71fb      	strb	r3, [r7, #7]
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D5) << 1);
 8002a10:	2104      	movs	r1, #4
 8002a12:	4817      	ldr	r0, [pc, #92]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a14:	f003 fbb6 	bl	8006184 <HAL_GPIO_ReadPin>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	b25a      	sxtb	r2, r3
 8002a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	b25b      	sxtb	r3, r3
 8002a26:	71fb      	strb	r3, [r7, #7]
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D6) << 2);
 8002a28:	2140      	movs	r1, #64	@ 0x40
 8002a2a:	4811      	ldr	r0, [pc, #68]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a2c:	f003 fbaa 	bl	8006184 <HAL_GPIO_ReadPin>
 8002a30:	4603      	mov	r3, r0
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	b25a      	sxtb	r2, r3
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	b25b      	sxtb	r3, r3
 8002a3e:	71fb      	strb	r3, [r7, #7]
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D7) << 3);
 8002a40:	2101      	movs	r1, #1
 8002a42:	480b      	ldr	r0, [pc, #44]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a44:	f003 fb9e 	bl	8006184 <HAL_GPIO_ReadPin>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	b25a      	sxtb	r2, r3
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_RESET);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a5e:	4804      	ldr	r0, [pc, #16]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a60:	f003 fba8 	bl	80061b4 <HAL_GPIO_WritePin>
  return tmp;
 8002a64:	79fb      	ldrb	r3, [r7, #7]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40020800 	.word	0x40020800

08002a74 <LCD_ReadStatus>:


//-----------------------------------------------------------------------------
unsigned char LCD_ReadStatus(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
  unsigned char status = 0;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	71fb      	strb	r3, [r7, #7]
  
  GPIO_InitStruct.Pin =  LCD_D4 | LCD_D5 | LCD_D6 | LCD_D7;
 8002a7e:	4b21      	ldr	r3, [pc, #132]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a80:	224d      	movs	r2, #77	@ 0x4d
 8002a82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a84:	4b1f      	ldr	r3, [pc, #124]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002a90:	4b1c      	ldr	r3, [pc, #112]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a96:	491b      	ldr	r1, [pc, #108]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a98:	481b      	ldr	r0, [pc, #108]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002a9a:	f003 f9c7 	bl	8005e2c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RW, GPIO_PIN_SET);
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002aa4:	4818      	ldr	r0, [pc, #96]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002aa6:	f003 fb85 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RS, GPIO_PIN_RESET);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ab0:	4815      	ldr	r0, [pc, #84]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002ab2:	f003 fb7f 	bl	80061b4 <HAL_GPIO_WritePin>
  
  status |= (LCD_ReadNibble() << 4);
 8002ab6:	f7ff ff95 	bl	80029e4 <LCD_ReadNibble>
 8002aba:	4603      	mov	r3, r0
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	b25a      	sxtb	r2, r3
 8002ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	b25b      	sxtb	r3, r3
 8002ac8:	71fb      	strb	r3, [r7, #7]
  status |= LCD_ReadNibble();
 8002aca:	f7ff ff8b 	bl	80029e4 <LCD_ReadNibble>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	71fb      	strb	r3, [r7, #7]
  

  GPIO_InitStruct.Pin = LCD_D4|LCD_D5|LCD_D6|LCD_D7;
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002ada:	224d      	movs	r2, #77	@ 0x4d
 8002adc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ade:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae4:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002af0:	4904      	ldr	r1, [pc, #16]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002af2:	4805      	ldr	r0, [pc, #20]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002af4:	f003 f99a 	bl	8005e2c <HAL_GPIO_Init>

  return status;
 8002af8:	79fb      	ldrb	r3, [r7, #7]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	2000026c 	.word	0x2000026c
 8002b08:	40020800 	.word	0x40020800

08002b0c <LCD_WriteData>:


//-----------------------------------------------------------------------------
void LCD_WriteData(char dataToWrite)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RW, GPIO_PIN_RESET);
 8002b16:	2200      	movs	r2, #0
 8002b18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b1c:	4810      	ldr	r0, [pc, #64]	@ (8002b60 <LCD_WriteData+0x54>)
 8002b1e:	f003 fb49 	bl	80061b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RS, GPIO_PIN_SET);
 8002b22:	2201      	movs	r2, #1
 8002b24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b28:	480d      	ldr	r0, [pc, #52]	@ (8002b60 <LCD_WriteData+0x54>)
 8002b2a:	f003 fb43 	bl	80061b4 <HAL_GPIO_WritePin>
  
  LCD_WriteNibble(dataToWrite >> 4);
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ff19 	bl	800296c <LCD_WriteNibble>
  LCD_WriteNibble(dataToWrite & 0x0F);
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	f003 030f 	and.w	r3, r3, #15
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff ff12 	bl	800296c <LCD_WriteNibble>
  
  while(LCD_ReadStatus() & 0x80);
 8002b48:	bf00      	nop
 8002b4a:	f7ff ff93 	bl	8002a74 <LCD_ReadStatus>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	b25b      	sxtb	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	dbf9      	blt.n	8002b4a <LCD_WriteData+0x3e>
}
 8002b56:	bf00      	nop
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40020800 	.word	0x40020800

08002b64 <LCD_WriteCommand>:


//-----------------------------------------------------------------------------
void LCD_WriteCommand(char commandToWrite)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RW | LCD_RS, GPIO_PIN_RESET);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002b74:	480d      	ldr	r0, [pc, #52]	@ (8002bac <LCD_WriteCommand+0x48>)
 8002b76:	f003 fb1d 	bl	80061b4 <HAL_GPIO_WritePin>
  LCD_WriteNibble(commandToWrite >> 4);
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	091b      	lsrs	r3, r3, #4
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff fef3 	bl	800296c <LCD_WriteNibble>
  LCD_WriteNibble(commandToWrite & 0x0F);
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	f003 030f 	and.w	r3, r3, #15
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff feec 	bl	800296c <LCD_WriteNibble>
  
  while(LCD_ReadStatus() & 0x80);
 8002b94:	bf00      	nop
 8002b96:	f7ff ff6d 	bl	8002a74 <LCD_ReadStatus>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	b25b      	sxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	dbf9      	blt.n	8002b96 <LCD_WriteCommand+0x32>
}
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40020800 	.word	0x40020800

08002bb0 <LCD_WriteText>:


//-----------------------------------------------------------------------------
void LCD_WriteText(char * text)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  while(*text)
 8002bb8:	e006      	b.n	8002bc8 <LCD_WriteText+0x18>
    LCD_WriteData(*text++);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff ffa2 	bl	8002b0c <LCD_WriteData>
  while(*text)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1f4      	bne.n	8002bba <LCD_WriteText+0xa>
}
 8002bd0:	bf00      	nop
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <LCD_GoTo>:


//-----------------------------------------------------------------------------
void LCD_GoTo(unsigned char x, unsigned char y)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	4603      	mov	r3, r0
 8002be2:	460a      	mov	r2, r1
 8002be4:	71fb      	strb	r3, [r7, #7]
 8002be6:	4613      	mov	r3, r2
 8002be8:	71bb      	strb	r3, [r7, #6]
  LCD_WriteCommand(HD44780_DDRAM_SET | (x + (0x40 * y)));
 8002bea:	79bb      	ldrb	r3, [r7, #6]
 8002bec:	019b      	lsls	r3, r3, #6
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	b25b      	sxtb	r3, r3
 8002bf8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002bfc:	b25b      	sxtb	r3, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ffaf 	bl	8002b64 <LCD_WriteCommand>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <LCD_WriteTextXY>:


//-----------------------------------------------------------------------------
void LCD_WriteTextXY(char * text, unsigned char x, unsigned char y)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	460b      	mov	r3, r1
 8002c18:	70fb      	strb	r3, [r7, #3]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	70bb      	strb	r3, [r7, #2]
  LCD_GoTo(x,y);
 8002c1e:	78ba      	ldrb	r2, [r7, #2]
 8002c20:	78fb      	ldrb	r3, [r7, #3]
 8002c22:	4611      	mov	r1, r2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ffd8 	bl	8002bda <LCD_GoTo>
  while(*text)
 8002c2a:	e006      	b.n	8002c3a <LCD_WriteTextXY+0x2c>
    LCD_WriteData(*text++);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff ff69 	bl	8002b0c <LCD_WriteData>
  while(*text)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1f4      	bne.n	8002c2c <LCD_WriteTextXY+0x1e>
}
 8002c42:	bf00      	nop
 8002c44:	bf00      	nop
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <LCD_Initialize>:
}


//-----------------------------------------------------------------------------
void LCD_Initialize(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af00      	add	r7, sp, #0
  volatile unsigned char i = 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	77fb      	strb	r3, [r7, #31]
  volatile unsigned int delayCnt = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61bb      	str	r3, [r7, #24]
  
  if (LCD_GPIO == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE(); else
  if (LCD_GPIO == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE(); else
  if (LCD_GPIO == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE(); else
 8002c5a:	4b34      	ldr	r3, [pc, #208]	@ (8002d2c <LCD_Initialize+0xe0>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	4a33      	ldr	r2, [pc, #204]	@ (8002d2c <LCD_Initialize+0xe0>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c66:	4b31      	ldr	r3, [pc, #196]	@ (8002d2c <LCD_Initialize+0xe0>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
  if (LCD_GPIO == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE(); else
  if (LCD_GPIO == GPIOE) __HAL_RCC_GPIOE_CLK_ENABLE();


  GPIO_InitStruct.Pin = LCD_D4|LCD_D5|LCD_D6|LCD_D7|LCD_RS|LCD_RW|LCD_EN;
 8002c72:	4b2f      	ldr	r3, [pc, #188]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c74:	f641 424d 	movw	r2, #7245	@ 0x1c4d
 8002c78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	4b2b      	ldr	r3, [pc, #172]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002c86:	4b2a      	ldr	r3, [pc, #168]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LCD_GPIO, &GPIO_InitStruct);
 8002c8c:	4928      	ldr	r1, [pc, #160]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c8e:	4829      	ldr	r0, [pc, #164]	@ (8002d34 <LCD_Initialize+0xe8>)
 8002c90:	f003 f8cc 	bl	8005e2c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RS | LCD_EN | LCD_RW, GPIO_PIN_RESET);
 8002c94:	2200      	movs	r2, #0
 8002c96:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8002c9a:	4826      	ldr	r0, [pc, #152]	@ (8002d34 <LCD_Initialize+0xe8>)
 8002c9c:	f003 fa8a 	bl	80061b4 <HAL_GPIO_WritePin>
  

  for(delayCnt = 0; delayCnt < 300000; delayCnt++);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	e002      	b.n	8002cac <LCD_Initialize+0x60>
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	4a22      	ldr	r2, [pc, #136]	@ (8002d38 <LCD_Initialize+0xec>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d9f8      	bls.n	8002ca6 <LCD_Initialize+0x5a>

  for(i = 0; i < 3; i++) {
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	77fb      	strb	r3, [r7, #31]
 8002cb8:	e012      	b.n	8002ce0 <LCD_Initialize+0x94>
    LCD_WriteNibble(0x03);            
 8002cba:	2003      	movs	r0, #3
 8002cbc:	f7ff fe56 	bl	800296c <LCD_WriteNibble>
    for(delayCnt = 0; delayCnt < 30000; delayCnt++);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61bb      	str	r3, [r7, #24]
 8002cc4:	e002      	b.n	8002ccc <LCD_Initialize+0x80>
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	61bb      	str	r3, [r7, #24]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	f247 522f 	movw	r2, #29999	@ 0x752f
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d9f7      	bls.n	8002cc6 <LCD_Initialize+0x7a>
  for(i = 0; i < 3; i++) {
 8002cd6:	7ffb      	ldrb	r3, [r7, #31]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	3301      	adds	r3, #1
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	77fb      	strb	r3, [r7, #31]
 8002ce0:	7ffb      	ldrb	r3, [r7, #31]
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d9e8      	bls.n	8002cba <LCD_Initialize+0x6e>
  }
  
  LCD_WriteNibble(0x02);             
 8002ce8:	2002      	movs	r0, #2
 8002cea:	f7ff fe3f 	bl	800296c <LCD_WriteNibble>
  
  for(delayCnt = 0; delayCnt < 6000; delayCnt++);
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61bb      	str	r3, [r7, #24]
 8002cf2:	e002      	b.n	8002cfa <LCD_Initialize+0xae>
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	61bb      	str	r3, [r7, #24]
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	f241 726f 	movw	r2, #5999	@ 0x176f
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d9f7      	bls.n	8002cf4 <LCD_Initialize+0xa8>
     
  LCD_WriteCommand(HD44780_FUNCTION_SET | 
 8002d04:	2028      	movs	r0, #40	@ 0x28
 8002d06:	f7ff ff2d 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_FONT5x7 | 
                   HD44780_TWO_LINE | 
                   HD44780_4_BIT);
  
  LCD_WriteCommand(HD44780_DISPLAY_ONOFF | 
 8002d0a:	2008      	movs	r0, #8
 8002d0c:	f7ff ff2a 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_DISPLAY_OFF); 
  
  LCD_WriteCommand(HD44780_CLEAR); 
 8002d10:	2001      	movs	r0, #1
 8002d12:	f7ff ff27 	bl	8002b64 <LCD_WriteCommand>
  
  LCD_WriteCommand(HD44780_ENTRY_MODE | 
 8002d16:	2006      	movs	r0, #6
 8002d18:	f7ff ff24 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_EM_SHIFT_CURSOR | 
                   HD44780_EM_INCREMENT);
  
  LCD_WriteCommand(HD44780_DISPLAY_ONOFF | 
 8002d1c:	200c      	movs	r0, #12
 8002d1e:	f7ff ff21 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_DISPLAY_ON |
                   HD44780_CURSOR_OFF | 
                   HD44780_CURSOR_NOBLINK);
}
 8002d22:	bf00      	nop
 8002d24:	3720      	adds	r7, #32
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	2000026c 	.word	0x2000026c
 8002d34:	40020800 	.word	0x40020800
 8002d38:	000493df 	.word	0x000493df

08002d3c <move_menu>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void move_menu(char *a[])
  {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
	symbol[0] = keypad_readkey();
 8002d44:	f7ff fdcc 	bl	80028e0 <keypad_readkey>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b29      	ldr	r3, [pc, #164]	@ (8002df4 <move_menu+0xb8>)
 8002d4e:	701a      	strb	r2, [r3, #0]
	  if (symbol[0] == 'B' && (position<max_pos)) {
 8002d50:	4b28      	ldr	r3, [pc, #160]	@ (8002df4 <move_menu+0xb8>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b42      	cmp	r3, #66	@ 0x42
 8002d56:	d10e      	bne.n	8002d76 <move_menu+0x3a>
 8002d58:	4b27      	ldr	r3, [pc, #156]	@ (8002df8 <move_menu+0xbc>)
 8002d5a:	781a      	ldrb	r2, [r3, #0]
 8002d5c:	4b27      	ldr	r3, [pc, #156]	@ (8002dfc <move_menu+0xc0>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d208      	bcs.n	8002d76 <move_menu+0x3a>
	  	   	  position++;
 8002d64:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <move_menu+0xbc>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	4b22      	ldr	r3, [pc, #136]	@ (8002df8 <move_menu+0xbc>)
 8002d6e:	701a      	strb	r2, [r3, #0]
	  	   	  refreshLCD=true;
 8002d70:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <move_menu+0xc4>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]
	  	   	}

	  	   	if (symbol[0] == 'A' && (position>1)) {
 8002d76:	4b1f      	ldr	r3, [pc, #124]	@ (8002df4 <move_menu+0xb8>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b41      	cmp	r3, #65	@ 0x41
 8002d7c:	d10c      	bne.n	8002d98 <move_menu+0x5c>
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002df8 <move_menu+0xbc>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d908      	bls.n	8002d98 <move_menu+0x5c>
	  	   	  position--;
 8002d86:	4b1c      	ldr	r3, [pc, #112]	@ (8002df8 <move_menu+0xbc>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002df8 <move_menu+0xbc>)
 8002d90:	701a      	strb	r2, [r3, #0]
	  	   	  refreshLCD=true;
 8002d92:	4b1b      	ldr	r3, [pc, #108]	@ (8002e00 <move_menu+0xc4>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	701a      	strb	r2, [r3, #0]
	  	   	}
	  	  if (refreshLCD){                           //Odswiezanie LCD tylko przy zmiane zawartosci - usuwa problem "migotania" LCD
 8002d98:	4b19      	ldr	r3, [pc, #100]	@ (8002e00 <move_menu+0xc4>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d024      	beq.n	8002dea <move_menu+0xae>
	   	  LCD_WriteCommand(HD44780_CLEAR);
 8002da0:	2001      	movs	r0, #1
 8002da2:	f7ff fedf 	bl	8002b64 <LCD_WriteCommand>
	   	  LCD_WriteText("->");
 8002da6:	4817      	ldr	r0, [pc, #92]	@ (8002e04 <move_menu+0xc8>)
 8002da8:	f7ff ff02 	bl	8002bb0 <LCD_WriteText>
	   	  LCD_WriteText(a[position-1]);
 8002dac:	4b12      	ldr	r3, [pc, #72]	@ (8002df8 <move_menu+0xbc>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff fef5 	bl	8002bb0 <LCD_WriteText>
	   	  if (position<4){
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <move_menu+0xbc>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d80a      	bhi.n	8002de4 <move_menu+0xa8>
	   		LCD_WriteTextXY(a[position-1+1],2,1);
 8002dce:	4b0a      	ldr	r3, [pc, #40]	@ (8002df8 <move_menu+0xbc>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	2102      	movs	r1, #2
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff ff15 	bl	8002c0e <LCD_WriteTextXY>
	   	  }
	   	  refreshLCD=false;
 8002de4:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <move_menu+0xc4>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	701a      	strb	r2, [r3, #0]
	   	}
  }
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000280 	.word	0x20000280
 8002df8:	20000054 	.word	0x20000054
 8002dfc:	20000055 	.word	0x20000055
 8002e00:	200002b1 	.word	0x200002b1
 8002e04:	0800cba8 	.word	0x0800cba8

08002e08 <roundToTwoDecimals>:

double roundToTwoDecimals(double value) {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	ed87 0b00 	vstr	d0, [r7]
	return floor(value * 100.0 + 0.5) / 100.0;
 8002e12:	f04f 0200 	mov.w	r2, #0
 8002e16:	4b15      	ldr	r3, [pc, #84]	@ (8002e6c <roundToTwoDecimals+0x64>)
 8002e18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e1c:	f7fd fc1c 	bl	8000658 <__aeabi_dmul>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	4610      	mov	r0, r2
 8002e26:	4619      	mov	r1, r3
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	4b10      	ldr	r3, [pc, #64]	@ (8002e70 <roundToTwoDecimals+0x68>)
 8002e2e:	f7fd fa5d 	bl	80002ec <__adddf3>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	ec43 2b17 	vmov	d7, r2, r3
 8002e3a:	eeb0 0a47 	vmov.f32	s0, s14
 8002e3e:	eef0 0a67 	vmov.f32	s1, s15
 8002e42:	f009 fd65 	bl	800c910 <floor>
 8002e46:	ec51 0b10 	vmov	r0, r1, d0
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	4b07      	ldr	r3, [pc, #28]	@ (8002e6c <roundToTwoDecimals+0x64>)
 8002e50:	f7fd fd2c 	bl	80008ac <__aeabi_ddiv>
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	ec43 2b17 	vmov	d7, r2, r3
}
 8002e5c:	eeb0 0a47 	vmov.f32	s0, s14
 8002e60:	eef0 0a67 	vmov.f32	s1, s15
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40590000 	.word	0x40590000
 8002e70:	3fe00000 	.word	0x3fe00000

08002e74 <calculate_discrete_pi>:

//PI controller

float_t calculate_discrete_pi(pi_t* pi, float_t setpoint, float_t measured)
{
 8002e74:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e82:	edc7 0a01 	vstr	s1, [r7, #4]
    // Obliczenie bdu
    error = setpoint - measured;
 8002e86:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e92:	4b6b      	ldr	r3, [pc, #428]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8002e94:	edc3 7a00 	vstr	s15, [r3]

    // Cz proporcjonalna
    P = pi->p.Kp * error;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	ed93 7a00 	vldr	s14, [r3]
 8002e9e:	4b68      	ldr	r3, [pc, #416]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8002ea0:	edd3 7a00 	vldr	s15, [r3]
 8002ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea8:	4b66      	ldr	r3, [pc, #408]	@ (8003044 <calculate_discrete_pi+0x1d0>)
 8002eaa:	edc3 7a00 	vstr	s15, [r3]

    // Cz cakujca
    integral = pi->previous_intergral + (error + pi->previous_error);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	ed93 7a04 	vldr	s14, [r3, #16]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	edd3 6a03 	vldr	s13, [r3, #12]
 8002eba:	4b61      	ldr	r3, [pc, #388]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8002ebc:	edd3 7a00 	vldr	s15, [r3]
 8002ec0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ec8:	4b5f      	ldr	r3, [pc, #380]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002eca:	edc3 7a00 	vstr	s15, [r3]

    // Anty-windup: korekta integratora w przypadku nasycenia
    float_t U_temp = P + pi->p.Ki * integral * (pi->p.dt / 2.0);
 8002ece:	4b5d      	ldr	r3, [pc, #372]	@ (8003044 <calculate_discrete_pi+0x1d0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fd fb68 	bl	80005a8 <__aeabi_f2d>
 8002ed8:	4604      	mov	r4, r0
 8002eda:	460d      	mov	r5, r1
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ee2:	4b59      	ldr	r3, [pc, #356]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002ee4:	edd3 7a00 	vldr	s15, [r3]
 8002ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eec:	ee17 0a90 	vmov	r0, s15
 8002ef0:	f7fd fb5a 	bl	80005a8 <__aeabi_f2d>
 8002ef4:	4680      	mov	r8, r0
 8002ef6:	4689      	mov	r9, r1
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fd fb53 	bl	80005a8 <__aeabi_f2d>
 8002f02:	f04f 0200 	mov.w	r2, #0
 8002f06:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002f0a:	f7fd fccf 	bl	80008ac <__aeabi_ddiv>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	4640      	mov	r0, r8
 8002f14:	4649      	mov	r1, r9
 8002f16:	f7fd fb9f 	bl	8000658 <__aeabi_dmul>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4620      	mov	r0, r4
 8002f20:	4629      	mov	r1, r5
 8002f22:	f7fd f9e3 	bl	80002ec <__adddf3>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	f7fd fe75 	bl	8000c1c <__aeabi_d2f>
 8002f32:	4603      	mov	r3, r0
 8002f34:	617b      	str	r3, [r7, #20]
    if (U_temp > 1.0) {
 8002f36:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f46:	dd07      	ble.n	8002f58 <calculate_discrete_pi+0xe4>
        U_temp = 1.0;
 8002f48:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f4c:	617b      	str	r3, [r7, #20]
        integral = pi->previous_intergral;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	4a3d      	ldr	r2, [pc, #244]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e012      	b.n	8002f7e <calculate_discrete_pi+0x10a>
    } else if (U_temp < 0.0) {
 8002f58:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	d507      	bpl.n	8002f76 <calculate_discrete_pi+0x102>
        U_temp = 0.0;
 8002f66:	f04f 0300 	mov.w	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
        integral = pi->previous_intergral;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4a35      	ldr	r2, [pc, #212]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	e003      	b.n	8002f7e <calculate_discrete_pi+0x10a>
    } else {
        pi->previous_intergral = integral;
 8002f76:	4b34      	ldr	r3, [pc, #208]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	611a      	str	r2, [r3, #16]
    }

    // Cz cakujca
    I = pi->p.Ki * integral * (pi->p.dt / 2.0);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f84:	4b30      	ldr	r3, [pc, #192]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f86:	edd3 7a00 	vldr	s15, [r3]
 8002f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f8e:	ee17 0a90 	vmov	r0, s15
 8002f92:	f7fd fb09 	bl	80005a8 <__aeabi_f2d>
 8002f96:	4604      	mov	r4, r0
 8002f98:	460d      	mov	r5, r1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fd fb02 	bl	80005a8 <__aeabi_f2d>
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002fac:	f7fd fc7e 	bl	80008ac <__aeabi_ddiv>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	4629      	mov	r1, r5
 8002fb8:	f7fd fb4e 	bl	8000658 <__aeabi_dmul>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4610      	mov	r0, r2
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	f7fd fe2a 	bl	8000c1c <__aeabi_d2f>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	4a20      	ldr	r2, [pc, #128]	@ (800304c <calculate_discrete_pi+0x1d8>)
 8002fcc:	6013      	str	r3, [r2, #0]

    // Suma czci PI
    U = P + I;
 8002fce:	4b1d      	ldr	r3, [pc, #116]	@ (8003044 <calculate_discrete_pi+0x1d0>)
 8002fd0:	ed93 7a00 	vldr	s14, [r3]
 8002fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800304c <calculate_discrete_pi+0x1d8>)
 8002fd6:	edd3 7a00 	vldr	s15, [r3]
 8002fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fde:	4b1c      	ldr	r3, [pc, #112]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8002fe0:	edc3 7a00 	vstr	s15, [r3]

    U = (U > 1.0) ? 1.0 : U;
 8002fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	dd02      	ble.n	8002ffe <calculate_discrete_pi+0x18a>
 8002ff8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002ffc:	e001      	b.n	8003002 <calculate_discrete_pi+0x18e>
 8002ffe:	4b14      	ldr	r3, [pc, #80]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a13      	ldr	r2, [pc, #76]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003004:	6013      	str	r3, [r2, #0]
    U = (U < 0.0) ? 0.0 : U;
 8003006:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003014:	d502      	bpl.n	800301c <calculate_discrete_pi+0x1a8>
 8003016:	f04f 0300 	mov.w	r3, #0
 800301a:	e001      	b.n	8003020 <calculate_discrete_pi+0x1ac>
 800301c:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a0b      	ldr	r2, [pc, #44]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003022:	6013      	str	r3, [r2, #0]

    pi->previous_error = error;
 8003024:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	60da      	str	r2, [r3, #12]

    return U;
 800302c:	4b08      	ldr	r3, [pc, #32]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	ee07 3a90 	vmov	s15, r3
};
 8003034:	eeb0 0a67 	vmov.f32	s0, s15
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003040:	200002d0 	.word	0x200002d0
 8003044:	200002c8 	.word	0x200002c8
 8003048:	200002d4 	.word	0x200002d4
 800304c:	200002cc 	.word	0x200002cc
 8003050:	200002c4 	.word	0x200002c4

08003054 <PowerSupply_SetState>:

//ENERGY SYSTEM

// Wy/W PowerSupply
void PowerSupply_SetState(GPIO_PinState state) {
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(PowerSupply_GPIO_Port, PowerSupply_Pin, state);
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	461a      	mov	r2, r3
 8003062:	2108      	movs	r1, #8
 8003064:	4803      	ldr	r0, [pc, #12]	@ (8003074 <PowerSupply_SetState+0x20>)
 8003066:	f003 f8a5 	bl	80061b4 <HAL_GPIO_WritePin>
}
 800306a:	bf00      	nop
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40020000 	.word	0x40020000

08003078 <PowerSupply_Off>:

bool PowerSupply_Off(void) {
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
    PowerSupply_SetState(GPIO_PIN_SET);
 800307c:	2001      	movs	r0, #1
 800307e:	f7ff ffe9 	bl	8003054 <PowerSupply_SetState>
    sendBluetoothData("PS00");
 8003082:	4805      	ldr	r0, [pc, #20]	@ (8003098 <PowerSupply_Off+0x20>)
 8003084:	f000 f8a8 	bl	80031d8 <sendBluetoothData>
    return PowerSupply = false;
 8003088:	4b04      	ldr	r3, [pc, #16]	@ (800309c <PowerSupply_Off+0x24>)
 800308a:	2200      	movs	r2, #0
 800308c:	701a      	strb	r2, [r3, #0]
 800308e:	4b03      	ldr	r3, [pc, #12]	@ (800309c <PowerSupply_Off+0x24>)
 8003090:	781b      	ldrb	r3, [r3, #0]
}
 8003092:	4618      	mov	r0, r3
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	0800cbac 	.word	0x0800cbac
 800309c:	20000328 	.word	0x20000328

080030a0 <PowerSupply_On>:

bool PowerSupply_On(void) {
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
    PowerSupply_SetState(GPIO_PIN_RESET);
 80030a4:	2000      	movs	r0, #0
 80030a6:	f7ff ffd5 	bl	8003054 <PowerSupply_SetState>
    sendBluetoothData("PS01");
 80030aa:	4805      	ldr	r0, [pc, #20]	@ (80030c0 <PowerSupply_On+0x20>)
 80030ac:	f000 f894 	bl	80031d8 <sendBluetoothData>
    return PowerSupply = true;
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <PowerSupply_On+0x24>)
 80030b2:	2201      	movs	r2, #1
 80030b4:	701a      	strb	r2, [r3, #0]
 80030b6:	4b03      	ldr	r3, [pc, #12]	@ (80030c4 <PowerSupply_On+0x24>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	0800cbb4 	.word	0x0800cbb4
 80030c4:	20000328 	.word	0x20000328

080030c8 <Battery_SetState>:

// Wy/W baterie
void Battery_SetState(GPIO_PinState state) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Battery_GPIO_Port, Battery_Pin, state);
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	461a      	mov	r2, r3
 80030d6:	2108      	movs	r1, #8
 80030d8:	4803      	ldr	r0, [pc, #12]	@ (80030e8 <Battery_SetState+0x20>)
 80030da:	f003 f86b 	bl	80061b4 <HAL_GPIO_WritePin>
}
 80030de:	bf00      	nop
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40021400 	.word	0x40021400

080030ec <Battery_Off>:

bool Battery_Off(void) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
    Battery_SetState(GPIO_PIN_SET);
 80030f0:	2001      	movs	r0, #1
 80030f2:	f7ff ffe9 	bl	80030c8 <Battery_SetState>
    sendBluetoothData("BT00");
 80030f6:	4805      	ldr	r0, [pc, #20]	@ (800310c <Battery_Off+0x20>)
 80030f8:	f000 f86e 	bl	80031d8 <sendBluetoothData>
    return Battery = false;
 80030fc:	4b04      	ldr	r3, [pc, #16]	@ (8003110 <Battery_Off+0x24>)
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]
 8003102:	4b03      	ldr	r3, [pc, #12]	@ (8003110 <Battery_Off+0x24>)
 8003104:	781b      	ldrb	r3, [r3, #0]
}
 8003106:	4618      	mov	r0, r3
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	0800cbbc 	.word	0x0800cbbc
 8003110:	20000329 	.word	0x20000329

08003114 <Battery_On>:

bool Battery_On(void) {
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
    Battery_SetState(GPIO_PIN_RESET);
 8003118:	2000      	movs	r0, #0
 800311a:	f7ff ffd5 	bl	80030c8 <Battery_SetState>
    sendBluetoothData("BT01");
 800311e:	4805      	ldr	r0, [pc, #20]	@ (8003134 <Battery_On+0x20>)
 8003120:	f000 f85a 	bl	80031d8 <sendBluetoothData>
    return Battery = true;
 8003124:	4b04      	ldr	r3, [pc, #16]	@ (8003138 <Battery_On+0x24>)
 8003126:	2201      	movs	r2, #1
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	4b03      	ldr	r3, [pc, #12]	@ (8003138 <Battery_On+0x24>)
 800312c:	781b      	ldrb	r3, [r3, #0]
}
 800312e:	4618      	mov	r0, r3
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	0800cbc4 	.word	0x0800cbc4
 8003138:	20000329 	.word	0x20000329

0800313c <Output_SetState>:

// Wy/W wyjcie
void Output_SetState(GPIO_PinState state) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Output_GPIO_Port, Output_Pin, state);
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	461a      	mov	r2, r3
 800314a:	2120      	movs	r1, #32
 800314c:	4803      	ldr	r0, [pc, #12]	@ (800315c <Output_SetState+0x20>)
 800314e:	f003 f831 	bl	80061b4 <HAL_GPIO_WritePin>
}
 8003152:	bf00      	nop
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40021400 	.word	0x40021400

08003160 <Output_Off>:

bool Output_Off(void) {
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
    Output_SetState(GPIO_PIN_SET);
 8003164:	2001      	movs	r0, #1
 8003166:	f7ff ffe9 	bl	800313c <Output_SetState>
    return Output = false;
 800316a:	4b03      	ldr	r3, [pc, #12]	@ (8003178 <Output_Off+0x18>)
 800316c:	2200      	movs	r2, #0
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	4b01      	ldr	r3, [pc, #4]	@ (8003178 <Output_Off+0x18>)
 8003172:	781b      	ldrb	r3, [r3, #0]
}
 8003174:	4618      	mov	r0, r3
 8003176:	bd80      	pop	{r7, pc}
 8003178:	2000032a 	.word	0x2000032a

0800317c <Output_On>:

bool Output_On(void) {
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
    Output_SetState(GPIO_PIN_RESET);
 8003180:	2000      	movs	r0, #0
 8003182:	f7ff ffdb 	bl	800313c <Output_SetState>
    return Output = true;
 8003186:	4b03      	ldr	r3, [pc, #12]	@ (8003194 <Output_On+0x18>)
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
 800318c:	4b01      	ldr	r3, [pc, #4]	@ (8003194 <Output_On+0x18>)
 800318e:	781b      	ldrb	r3, [r3, #0]
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}
 8003194:	2000032a 	.word	0x2000032a

08003198 <Solar_On>:

bool Solar_On(void) {
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
	sendBluetoothData("SP01");
 800319c:	4804      	ldr	r0, [pc, #16]	@ (80031b0 <Solar_On+0x18>)
 800319e:	f000 f81b 	bl	80031d8 <sendBluetoothData>
    return Solar = true;
 80031a2:	4b04      	ldr	r3, [pc, #16]	@ (80031b4 <Solar_On+0x1c>)
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	4b02      	ldr	r3, [pc, #8]	@ (80031b4 <Solar_On+0x1c>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	0800cbcc 	.word	0x0800cbcc
 80031b4:	2000032b 	.word	0x2000032b

080031b8 <Solar_Off>:

bool Solar_Off(void) {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
	sendBluetoothData("SP00");
 80031bc:	4804      	ldr	r0, [pc, #16]	@ (80031d0 <Solar_Off+0x18>)
 80031be:	f000 f80b 	bl	80031d8 <sendBluetoothData>
    return Solar = false;
 80031c2:	4b04      	ldr	r3, [pc, #16]	@ (80031d4 <Solar_Off+0x1c>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	701a      	strb	r2, [r3, #0]
 80031c8:	4b02      	ldr	r3, [pc, #8]	@ (80031d4 <Solar_Off+0x1c>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	0800cbd4 	.word	0x0800cbd4
 80031d4:	2000032b 	.word	0x2000032b

080031d8 <sendBluetoothData>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void sendBluetoothData(const char* data){
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
	snprintf(buffer, sizeof(buffer), "%s\n", data);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003214 <sendBluetoothData+0x3c>)
 80031e4:	210a      	movs	r1, #10
 80031e6:	480c      	ldr	r0, [pc, #48]	@ (8003218 <sendBluetoothData+0x40>)
 80031e8:	f008 febe 	bl	800bf68 <sniprintf>
	HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80031ec:	480a      	ldr	r0, [pc, #40]	@ (8003218 <sendBluetoothData+0x40>)
 80031ee:	f7fd f819 	bl	8000224 <strlen>
 80031f2:	4603      	mov	r3, r0
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	f04f 33ff 	mov.w	r3, #4294967295
 80031fa:	4907      	ldr	r1, [pc, #28]	@ (8003218 <sendBluetoothData+0x40>)
 80031fc:	4807      	ldr	r0, [pc, #28]	@ (800321c <sendBluetoothData+0x44>)
 80031fe:	f007 fb9d 	bl	800a93c <HAL_UART_Transmit>
	HAL_Delay(500);
 8003202:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003206:	f002 fc49 	bl	8005a9c <HAL_Delay>
}
 800320a:	bf00      	nop
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	0800cbdc 	.word	0x0800cbdc
 8003218:	2000028c 	.word	0x2000028c
 800321c:	20000544 	.word	0x20000544

08003220 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6) {
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a0e      	ldr	r2, [pc, #56]	@ (8003268 <HAL_UART_RxCpltCallback+0x48>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d116      	bne.n	8003260 <HAL_UART_RxCpltCallback+0x40>
        rxIndex++;
 8003232:	4b0e      	ldr	r3, [pc, #56]	@ (800326c <HAL_UART_RxCpltCallback+0x4c>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	3301      	adds	r3, #1
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <HAL_UART_RxCpltCallback+0x4c>)
 800323c:	701a      	strb	r2, [r3, #0]

        if (rxIndex >= RX_BUFFER_SIZE) {
 800323e:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <HAL_UART_RxCpltCallback+0x4c>)
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	2b03      	cmp	r3, #3
 8003244:	d902      	bls.n	800324c <HAL_UART_RxCpltCallback+0x2c>
            rxIndex = 0;
 8003246:	4b09      	ldr	r3, [pc, #36]	@ (800326c <HAL_UART_RxCpltCallback+0x4c>)
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(huart, &rxBuffer[rxIndex], 1);
 800324c:	4b07      	ldr	r3, [pc, #28]	@ (800326c <HAL_UART_RxCpltCallback+0x4c>)
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	461a      	mov	r2, r3
 8003252:	4b07      	ldr	r3, [pc, #28]	@ (8003270 <HAL_UART_RxCpltCallback+0x50>)
 8003254:	4413      	add	r3, r2
 8003256:	2201      	movs	r2, #1
 8003258:	4619      	mov	r1, r3
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f007 fbf1 	bl	800aa42 <HAL_UART_Receive_IT>
    }
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40011400 	.word	0x40011400
 800326c:	200002a2 	.word	0x200002a2
 8003270:	20000298 	.word	0x20000298

08003274 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	ed2d 8b02 	vpush	{d8}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(htim == &htim2)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a31      	ldr	r2, [pc, #196]	@ (8003348 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d12d      	bne.n	80032e4 <HAL_TIM_PeriodElapsedCallback+0x70>
  {
	  if((PIR_Garage == true || PIR_Kitchen == true || PIR_Livingroom == true) && alarm == true)
 8003288:	4b30      	ldr	r3, [pc, #192]	@ (800334c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d107      	bne.n	80032a0 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8003290:	4b2f      	ldr	r3, [pc, #188]	@ (8003350 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d103      	bne.n	80032a0 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8003298:	4b2e      	ldr	r3, [pc, #184]	@ (8003354 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d009      	beq.n	80032b4 <HAL_TIM_PeriodElapsedCallback+0x40>
 80032a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003358 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <HAL_TIM_PeriodElapsedCallback+0x40>
	  {
		  PIR_detected = true, alarmLED = true;
 80032a8:	4b2c      	ldr	r3, [pc, #176]	@ (800335c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	701a      	strb	r2, [r3, #0]
 80032ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003360 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	701a      	strb	r2, [r3, #0]
	  }

	  if(alarmLED == true && PIR_detected == true)
 80032b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003360 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00d      	beq.n	80032d8 <HAL_TIM_PeriodElapsedCallback+0x64>
 80032bc:	4b27      	ldr	r3, [pc, #156]	@ (800335c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d009      	beq.n	80032d8 <HAL_TIM_PeriodElapsedCallback+0x64>
	  {
		  HAL_GPIO_TogglePin(Alarm_LED_GPIO_Port, Alarm_LED_Pin);
 80032c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032c8:	4826      	ldr	r0, [pc, #152]	@ (8003364 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80032ca:	f002 ff8c 	bl	80061e6 <HAL_GPIO_TogglePin>
		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80032ce:	2108      	movs	r1, #8
 80032d0:	481d      	ldr	r0, [pc, #116]	@ (8003348 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80032d2:	f006 f95d 	bl	8009590 <HAL_TIM_PWM_Start>
 80032d6:	e005      	b.n	80032e4 <HAL_TIM_PeriodElapsedCallback+0x70>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(Alarm_LED_GPIO_Port, Alarm_LED_Pin, GPIO_PIN_RESET);
 80032d8:	2200      	movs	r2, #0
 80032da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032de:	4821      	ldr	r0, [pc, #132]	@ (8003364 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80032e0:	f002 ff68 	bl	80061b4 <HAL_GPIO_WritePin>
	  };
  }
    if(htim->Instance == TIM4)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003368 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d125      	bne.n	800333a <HAL_TIM_PeriodElapsedCallback+0xc6>
    {
        BMP2_ReadData(&bmp2dev, &press, &temp);
 80032ee:	4a1f      	ldr	r2, [pc, #124]	@ (800336c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80032f0:	491f      	ldr	r1, [pc, #124]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80032f2:	4820      	ldr	r0, [pc, #128]	@ (8003374 <HAL_TIM_PeriodElapsedCallback+0x100>)
 80032f4:	f7ff f816 	bl	8002324 <BMP2_ReadData>
        PI_output = calculate_discrete_pi(&my_PI, setpoint, temp);
 80032f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003378 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80032fa:	ed93 8a00 	vldr	s16, [r3]
 80032fe:	4b1b      	ldr	r3, [pc, #108]	@ (800336c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003304:	4610      	mov	r0, r2
 8003306:	4619      	mov	r1, r3
 8003308:	f7fd fc88 	bl	8000c1c <__aeabi_d2f>
 800330c:	4603      	mov	r3, r0
 800330e:	ee00 3a90 	vmov	s1, r3
 8003312:	eeb0 0a48 	vmov.f32	s0, s16
 8003316:	4819      	ldr	r0, [pc, #100]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003318:	f7ff fdac 	bl	8002e74 <calculate_discrete_pi>
 800331c:	eef0 7a40 	vmov.f32	s15, s0
 8003320:	4b17      	ldr	r3, [pc, #92]	@ (8003380 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003322:	edc3 7a00 	vstr	s15, [r3]
        my_PI.previous_measured = temp;
 8003326:	4b11      	ldr	r3, [pc, #68]	@ (800336c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332c:	4610      	mov	r0, r2
 800332e:	4619      	mov	r1, r3
 8003330:	f7fd fc74 	bl	8000c1c <__aeabi_d2f>
 8003334:	4603      	mov	r3, r0
 8003336:	4a11      	ldr	r2, [pc, #68]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003338:	6153      	str	r3, [r2, #20]
    }
}
 800333a:	bf00      	nop
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	ecbd 8b02 	vpop	{d8}
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	20000460 	.word	0x20000460
 800334c:	200002b4 	.word	0x200002b4
 8003350:	200002b6 	.word	0x200002b6
 8003354:	200002b5 	.word	0x200002b5
 8003358:	200002b2 	.word	0x200002b2
 800335c:	200002b7 	.word	0x200002b7
 8003360:	200002b3 	.word	0x200002b3
 8003364:	40021000 	.word	0x40021000
 8003368:	40000800 	.word	0x40000800
 800336c:	200002e0 	.word	0x200002e0
 8003370:	200002e8 	.word	0x200002e8
 8003374:	20000018 	.word	0x20000018
 8003378:	20000120 	.word	0x20000120
 800337c:	20000124 	.word	0x20000124
 8003380:	200002d8 	.word	0x200002d8
 8003384:	00000000 	.word	0x00000000

08003388 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800338e:	f002 fb28 	bl	80059e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003392:	f001 fc1d 	bl	8004bd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003396:	f7ff f829 	bl	80023ec <MX_GPIO_Init>
  MX_TIM2_Init();
 800339a:	f001 ff4d 	bl	8005238 <MX_TIM2_Init>
  MX_TIM3_Init();
 800339e:	f001 ffdd 	bl	800535c <MX_TIM3_Init>
  MX_TIM4_Init();
 80033a2:	f002 f85d 	bl	8005460 <MX_TIM4_Init>
  MX_SPI4_Init();
 80033a6:	f001 fcbd 	bl	8004d24 <MX_SPI4_Init>
  MX_I2C1_Init();
 80033aa:	f7ff f93f 	bl	800262c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 80033ae:	f002 fa57 	bl	8005860 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 80033b2:	f001 fe71 	bl	8005098 <MX_TIM1_Init>
  MX_I2C2_Init();
 80033b6:	f7ff f979 	bl	80026ac <MX_I2C2_Init>
  MX_SPI2_Init();
 80033ba:	f001 fc77 	bl	8004cac <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  //LOAD CONFIG
  keypad_config();
 80033be:	f7ff fa5b 	bl	8002878 <keypad_config>
  LCD_Initialize();
 80033c2:	f7ff fc43 	bl	8002c4c <LCD_Initialize>
 //TIMERS AND INTERRUPTS
  HAL_TIM_Base_Start_IT(&htim2);
 80033c6:	48a2      	ldr	r0, [pc, #648]	@ (8003650 <main+0x2c8>)
 80033c8:	f005 ffda 	bl	8009380 <HAL_TIM_Base_Start_IT>
  BMP2_Init(&bmp2dev);
 80033cc:	48a1      	ldr	r0, [pc, #644]	@ (8003654 <main+0x2cc>)
 80033ce:	f7fe fedd 	bl	800218c <BMP2_Init>
  HAL_TIM_Base_Start_IT(&htim4);
 80033d2:	48a1      	ldr	r0, [pc, #644]	@ (8003658 <main+0x2d0>)
 80033d4:	f005 ffd4 	bl	8009380 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80033d8:	2108      	movs	r1, #8
 80033da:	489f      	ldr	r0, [pc, #636]	@ (8003658 <main+0x2d0>)
 80033dc:	f006 f8d8 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80033e0:	2108      	movs	r1, #8
 80033e2:	489e      	ldr	r0, [pc, #632]	@ (800365c <main+0x2d4>)
 80033e4:	f006 f8d4 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80033e8:	210c      	movs	r1, #12
 80033ea:	489d      	ldr	r0, [pc, #628]	@ (8003660 <main+0x2d8>)
 80033ec:	f006 f8d0 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80033f0:	2100      	movs	r1, #0
 80033f2:	489a      	ldr	r0, [pc, #616]	@ (800365c <main+0x2d4>)
 80033f4:	f006 f8cc 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80033f8:	2104      	movs	r1, #4
 80033fa:	4898      	ldr	r0, [pc, #608]	@ (800365c <main+0x2d4>)
 80033fc:	f006 f8c8 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003400:	2108      	movs	r1, #8
 8003402:	4897      	ldr	r0, [pc, #604]	@ (8003660 <main+0x2d8>)
 8003404:	f006 f8c4 	bl	8009590 <HAL_TIM_PWM_Start>
  //ENERGY SYSTEM
  INA219_Init(&ina219, &hi2c1, INA219_ADDRESS);
 8003408:	2240      	movs	r2, #64	@ 0x40
 800340a:	4996      	ldr	r1, [pc, #600]	@ (8003664 <main+0x2dc>)
 800340c:	4896      	ldr	r0, [pc, #600]	@ (8003668 <main+0x2e0>)
 800340e:	f7fd fecb 	bl	80011a8 <INA219_Init>
  INA219_Init(&ina219_2, &hi2c2, INA219_ADDRESS);
 8003412:	2240      	movs	r2, #64	@ 0x40
 8003414:	4995      	ldr	r1, [pc, #596]	@ (800366c <main+0x2e4>)
 8003416:	4896      	ldr	r0, [pc, #600]	@ (8003670 <main+0x2e8>)
 8003418:	f7fd fec6 	bl	80011a8 <INA219_Init>
  Output_On();
 800341c:	f7ff feae 	bl	800317c <Output_On>
  //START SCREEN
  LCD_WriteCommand(HD44780_CLEAR);
 8003420:	2001      	movs	r0, #1
 8003422:	f7ff fb9f 	bl	8002b64 <LCD_WriteCommand>
  LCD_WriteText("Welcome to");
 8003426:	4893      	ldr	r0, [pc, #588]	@ (8003674 <main+0x2ec>)
 8003428:	f7ff fbc2 	bl	8002bb0 <LCD_WriteText>
  LCD_WriteTextXY("Smarthome system",0,1);
 800342c:	2201      	movs	r2, #1
 800342e:	2100      	movs	r1, #0
 8003430:	4891      	ldr	r0, [pc, #580]	@ (8003678 <main+0x2f0>)
 8003432:	f7ff fbec 	bl	8002c0e <LCD_WriteTextXY>
  HAL_Delay(3000);
 8003436:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800343a:	f002 fb2f 	bl	8005a9c <HAL_Delay>
  refreshLCD = true;
 800343e:	4b8f      	ldr	r3, [pc, #572]	@ (800367c <main+0x2f4>)
 8003440:	2201      	movs	r2, #1
 8003442:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart6, &rxBuffer[rxIndex], 1);  // Rozpocznij odbir
 8003444:	4b8e      	ldr	r3, [pc, #568]	@ (8003680 <main+0x2f8>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	461a      	mov	r2, r3
 800344a:	4b8e      	ldr	r3, [pc, #568]	@ (8003684 <main+0x2fc>)
 800344c:	4413      	add	r3, r2
 800344e:	2201      	movs	r2, #1
 8003450:	4619      	mov	r1, r3
 8003452:	488d      	ldr	r0, [pc, #564]	@ (8003688 <main+0x300>)
 8003454:	f007 faf5 	bl	800aa42 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if(HAL_GPIO_ReadPin(PIR_Garage_GPIO_Port, PIR_Garage_Pin) == GPIO_PIN_SET){PIR_Garage = true;}
 8003458:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800345c:	488b      	ldr	r0, [pc, #556]	@ (800368c <main+0x304>)
 800345e:	f002 fe91 	bl	8006184 <HAL_GPIO_ReadPin>
 8003462:	4603      	mov	r3, r0
 8003464:	2b01      	cmp	r3, #1
 8003466:	d103      	bne.n	8003470 <main+0xe8>
 8003468:	4b89      	ldr	r3, [pc, #548]	@ (8003690 <main+0x308>)
 800346a:	2201      	movs	r2, #1
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e002      	b.n	8003476 <main+0xee>
	  	  else {PIR_Garage = false;};
 8003470:	4b87      	ldr	r3, [pc, #540]	@ (8003690 <main+0x308>)
 8003472:	2200      	movs	r2, #0
 8003474:	701a      	strb	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(PIR_Kitchen_GPIO_Port, PIR_Kitchen_Pin) == GPIO_PIN_SET){PIR_Kitchen = true;}
 8003476:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800347a:	4884      	ldr	r0, [pc, #528]	@ (800368c <main+0x304>)
 800347c:	f002 fe82 	bl	8006184 <HAL_GPIO_ReadPin>
 8003480:	4603      	mov	r3, r0
 8003482:	2b01      	cmp	r3, #1
 8003484:	d103      	bne.n	800348e <main+0x106>
 8003486:	4b83      	ldr	r3, [pc, #524]	@ (8003694 <main+0x30c>)
 8003488:	2201      	movs	r2, #1
 800348a:	701a      	strb	r2, [r3, #0]
 800348c:	e002      	b.n	8003494 <main+0x10c>
	  	  else {PIR_Kitchen = false;};
 800348e:	4b81      	ldr	r3, [pc, #516]	@ (8003694 <main+0x30c>)
 8003490:	2200      	movs	r2, #0
 8003492:	701a      	strb	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(PIR_Livingroom_GPIO_Port, PIR_Livingroom_Pin) == GPIO_PIN_SET){PIR_Livingroom = true;}
 8003494:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003498:	487c      	ldr	r0, [pc, #496]	@ (800368c <main+0x304>)
 800349a:	f002 fe73 	bl	8006184 <HAL_GPIO_ReadPin>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d103      	bne.n	80034ac <main+0x124>
 80034a4:	4b7c      	ldr	r3, [pc, #496]	@ (8003698 <main+0x310>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e002      	b.n	80034b2 <main+0x12a>
	  	  else{PIR_Livingroom = false;};
 80034ac:	4b7a      	ldr	r3, [pc, #488]	@ (8003698 <main+0x310>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	701a      	strb	r2, [r3, #0]
	  move_menu(act_menu);
 80034b2:	4b7a      	ldr	r3, [pc, #488]	@ (800369c <main+0x314>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fc40 	bl	8002d3c <move_menu>
 	if (symbol[0] == '*' && act_menu == mainmenu){
 80034bc:	4b78      	ldr	r3, [pc, #480]	@ (80036a0 <main+0x318>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80034c2:	f040 80b0 	bne.w	8003626 <main+0x29e>
 80034c6:	4b75      	ldr	r3, [pc, #468]	@ (800369c <main+0x314>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a76      	ldr	r2, [pc, #472]	@ (80036a4 <main+0x31c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	f040 80aa 	bne.w	8003626 <main+0x29e>
 		refreshLCD = true;
 80034d2:	4b6a      	ldr	r3, [pc, #424]	@ (800367c <main+0x2f4>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	701a      	strb	r2, [r3, #0]
 		switch (position){
 80034d8:	4b73      	ldr	r3, [pc, #460]	@ (80036a8 <main+0x320>)
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	3b01      	subs	r3, #1
 80034de:	2b03      	cmp	r3, #3
 80034e0:	f200 8095 	bhi.w	800360e <main+0x286>
 80034e4:	a201      	add	r2, pc, #4	@ (adr r2, 80034ec <main+0x164>)
 80034e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ea:	bf00      	nop
 80034ec:	080034fd 	.word	0x080034fd
 80034f0:	08003511 	.word	0x08003511
 80034f4:	08003525 	.word	0x08003525
 80034f8:	08003539 	.word	0x08003539
			case 1: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 80034fc:	4b67      	ldr	r3, [pc, #412]	@ (800369c <main+0x314>)
 80034fe:	4a6b      	ldr	r2, [pc, #428]	@ (80036ac <main+0x324>)
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	4b69      	ldr	r3, [pc, #420]	@ (80036a8 <main+0x320>)
 8003504:	2201      	movs	r2, #1
 8003506:	701a      	strb	r2, [r3, #0]
 8003508:	4b69      	ldr	r3, [pc, #420]	@ (80036b0 <main+0x328>)
 800350a:	2202      	movs	r2, #2
 800350c:	701a      	strb	r2, [r3, #0]
 800350e:	e088      	b.n	8003622 <main+0x29a>
			case 2: act_menu = menuLivingroom, position = 1, max_pos = 3; break;
 8003510:	4b62      	ldr	r3, [pc, #392]	@ (800369c <main+0x314>)
 8003512:	4a68      	ldr	r2, [pc, #416]	@ (80036b4 <main+0x32c>)
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	4b64      	ldr	r3, [pc, #400]	@ (80036a8 <main+0x320>)
 8003518:	2201      	movs	r2, #1
 800351a:	701a      	strb	r2, [r3, #0]
 800351c:	4b64      	ldr	r3, [pc, #400]	@ (80036b0 <main+0x328>)
 800351e:	2203      	movs	r2, #3
 8003520:	701a      	strb	r2, [r3, #0]
 8003522:	e07e      	b.n	8003622 <main+0x29a>
			case 3: act_menu = menuGarage, position = 1, max_pos = 3; break;
 8003524:	4b5d      	ldr	r3, [pc, #372]	@ (800369c <main+0x314>)
 8003526:	4a64      	ldr	r2, [pc, #400]	@ (80036b8 <main+0x330>)
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	4b5f      	ldr	r3, [pc, #380]	@ (80036a8 <main+0x320>)
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	4b5f      	ldr	r3, [pc, #380]	@ (80036b0 <main+0x328>)
 8003532:	2203      	movs	r2, #3
 8003534:	701a      	strb	r2, [r3, #0]
 8003536:	e074      	b.n	8003622 <main+0x29a>
			case 4:
					i = 0;
 8003538:	4b60      	ldr	r3, [pc, #384]	@ (80036bc <main+0x334>)
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]
					HAL_Delay(200);
 800353e:	20c8      	movs	r0, #200	@ 0xc8
 8003540:	f002 faac 	bl	8005a9c <HAL_Delay>
					memset(buff, 0, sizeof(buff));
 8003544:	2205      	movs	r2, #5
 8003546:	2100      	movs	r1, #0
 8003548:	485d      	ldr	r0, [pc, #372]	@ (80036c0 <main+0x338>)
 800354a:	f008 fd61 	bl	800c010 <memset>
					LCD_WriteCommand(HD44780_CLEAR);
 800354e:	2001      	movs	r0, #1
 8003550:	f7ff fb08 	bl	8002b64 <LCD_WriteCommand>
					LCD_WriteText("Write PIN");
 8003554:	485b      	ldr	r0, [pc, #364]	@ (80036c4 <main+0x33c>)
 8003556:	f7ff fb2b 	bl	8002bb0 <LCD_WriteText>
					while(1) {
						refreshLCD = true;
 800355a:	4b48      	ldr	r3, [pc, #288]	@ (800367c <main+0x2f4>)
 800355c:	2201      	movs	r2, #1
 800355e:	701a      	strb	r2, [r3, #0]
						symbol[0] = keypad_readkey();
 8003560:	f7ff f9be 	bl	80028e0 <keypad_readkey>
 8003564:	4603      	mov	r3, r0
 8003566:	461a      	mov	r2, r3
 8003568:	4b4d      	ldr	r3, [pc, #308]	@ (80036a0 <main+0x318>)
 800356a:	701a      	strb	r2, [r3, #0]
						if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 800356c:	4b4c      	ldr	r3, [pc, #304]	@ (80036a0 <main+0x318>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b2f      	cmp	r3, #47	@ 0x2f
 8003572:	d922      	bls.n	80035ba <main+0x232>
 8003574:	4b4a      	ldr	r3, [pc, #296]	@ (80036a0 <main+0x318>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b39      	cmp	r3, #57	@ 0x39
 800357a:	d81e      	bhi.n	80035ba <main+0x232>
 800357c:	4b4f      	ldr	r3, [pc, #316]	@ (80036bc <main+0x334>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2b03      	cmp	r3, #3
 8003582:	d81a      	bhi.n	80035ba <main+0x232>
							buff[i] = symbol[0];
 8003584:	4b4d      	ldr	r3, [pc, #308]	@ (80036bc <main+0x334>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a45      	ldr	r2, [pc, #276]	@ (80036a0 <main+0x318>)
 800358a:	7811      	ldrb	r1, [r2, #0]
 800358c:	4a4c      	ldr	r2, [pc, #304]	@ (80036c0 <main+0x338>)
 800358e:	54d1      	strb	r1, [r2, r3]
							i++;
 8003590:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <main+0x334>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	3301      	adds	r3, #1
 8003596:	4a49      	ldr	r2, [pc, #292]	@ (80036bc <main+0x334>)
 8003598:	6013      	str	r3, [r2, #0]
							buff[i] = '\0';
 800359a:	4b48      	ldr	r3, [pc, #288]	@ (80036bc <main+0x334>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a48      	ldr	r2, [pc, #288]	@ (80036c0 <main+0x338>)
 80035a0:	2100      	movs	r1, #0
 80035a2:	54d1      	strb	r1, [r2, r3]
							LCD_WriteCommand(HD44780_CLEAR);
 80035a4:	2001      	movs	r0, #1
 80035a6:	f7ff fadd 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("PIN: ");
 80035aa:	4847      	ldr	r0, [pc, #284]	@ (80036c8 <main+0x340>)
 80035ac:	f7ff fb00 	bl	8002bb0 <LCD_WriteText>
							LCD_WriteTextXY(buff, 0, 1);
 80035b0:	2201      	movs	r2, #1
 80035b2:	2100      	movs	r1, #0
 80035b4:	4842      	ldr	r0, [pc, #264]	@ (80036c0 <main+0x338>)
 80035b6:	f7ff fb2a 	bl	8002c0e <LCD_WriteTextXY>
						}
						HAL_Delay(300);
 80035ba:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80035be:	f002 fa6d 	bl	8005a9c <HAL_Delay>
						symbol[0] = keypad_readkey();
 80035c2:	f7ff f98d 	bl	80028e0 <keypad_readkey>
 80035c6:	4603      	mov	r3, r0
 80035c8:	461a      	mov	r2, r3
 80035ca:	4b35      	ldr	r3, [pc, #212]	@ (80036a0 <main+0x318>)
 80035cc:	701a      	strb	r2, [r3, #0]
						if(symbol[0] == '*') {
 80035ce:	4b34      	ldr	r3, [pc, #208]	@ (80036a0 <main+0x318>)
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80035d4:	d115      	bne.n	8003602 <main+0x27a>
							pinKey = atoi(buff);
 80035d6:	483a      	ldr	r0, [pc, #232]	@ (80036c0 <main+0x338>)
 80035d8:	f008 fc3e 	bl	800be58 <atoi>
 80035dc:	4603      	mov	r3, r0
 80035de:	4a3b      	ldr	r2, [pc, #236]	@ (80036cc <main+0x344>)
 80035e0:	6013      	str	r3, [r2, #0]
							if(pinKey == 1234) {
 80035e2:	4b3a      	ldr	r3, [pc, #232]	@ (80036cc <main+0x344>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d10d      	bne.n	800360a <main+0x282>
								act_menu = menuAlarm, position = 1, max_pos = 2; break;
 80035ee:	4b2b      	ldr	r3, [pc, #172]	@ (800369c <main+0x314>)
 80035f0:	4a37      	ldr	r2, [pc, #220]	@ (80036d0 <main+0x348>)
 80035f2:	601a      	str	r2, [r3, #0]
 80035f4:	4b2c      	ldr	r3, [pc, #176]	@ (80036a8 <main+0x320>)
 80035f6:	2201      	movs	r2, #1
 80035f8:	701a      	strb	r2, [r3, #0]
 80035fa:	4b2d      	ldr	r3, [pc, #180]	@ (80036b0 <main+0x328>)
 80035fc:	2202      	movs	r2, #2
 80035fe:	701a      	strb	r2, [r3, #0]
 8003600:	e004      	b.n	800360c <main+0x284>
							}
							break;
						}
						HAL_Delay(100);
 8003602:	2064      	movs	r0, #100	@ 0x64
 8003604:	f002 fa4a 	bl	8005a9c <HAL_Delay>
						refreshLCD = true;
 8003608:	e7a7      	b.n	800355a <main+0x1d2>
							break;
 800360a:	bf00      	nop
					}
					break;
 800360c:	e009      	b.n	8003622 <main+0x29a>
			default: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 800360e:	4b23      	ldr	r3, [pc, #140]	@ (800369c <main+0x314>)
 8003610:	4a26      	ldr	r2, [pc, #152]	@ (80036ac <main+0x324>)
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	4b24      	ldr	r3, [pc, #144]	@ (80036a8 <main+0x320>)
 8003616:	2201      	movs	r2, #1
 8003618:	701a      	strb	r2, [r3, #0]
 800361a:	4b25      	ldr	r3, [pc, #148]	@ (80036b0 <main+0x328>)
 800361c:	2202      	movs	r2, #2
 800361e:	701a      	strb	r2, [r3, #0]
 8003620:	bf00      	nop
 		switch (position){
 8003622:	f000 bca3 	b.w	8003f6c <main+0xbe4>
 		}
 	}
 	else if(symbol[0] == '*' && act_menu == menuAlarm){
 8003626:	4b1e      	ldr	r3, [pc, #120]	@ (80036a0 <main+0x318>)
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b2a      	cmp	r3, #42	@ 0x2a
 800362c:	f040 80a3 	bne.w	8003776 <main+0x3ee>
 8003630:	4b1a      	ldr	r3, [pc, #104]	@ (800369c <main+0x314>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a26      	ldr	r2, [pc, #152]	@ (80036d0 <main+0x348>)
 8003636:	4293      	cmp	r3, r2
 8003638:	f040 809d 	bne.w	8003776 <main+0x3ee>
 		refreshLCD = true;
 800363c:	4b0f      	ldr	r3, [pc, #60]	@ (800367c <main+0x2f4>)
 800363e:	2201      	movs	r2, #1
 8003640:	701a      	strb	r2, [r3, #0]
 		switch (position){
 8003642:	4b19      	ldr	r3, [pc, #100]	@ (80036a8 <main+0x320>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d044      	beq.n	80036d4 <main+0x34c>
 800364a:	2b02      	cmp	r3, #2
 800364c:	d063      	beq.n	8003716 <main+0x38e>
 800364e:	e087      	b.n	8003760 <main+0x3d8>
 8003650:	20000460 	.word	0x20000460
 8003654:	20000018 	.word	0x20000018
 8003658:	200004f8 	.word	0x200004f8
 800365c:	20000414 	.word	0x20000414
 8003660:	200004ac 	.word	0x200004ac
 8003664:	200001c4 	.word	0x200001c4
 8003668:	200002f8 	.word	0x200002f8
 800366c:	20000218 	.word	0x20000218
 8003670:	20000300 	.word	0x20000300
 8003674:	0800cbe0 	.word	0x0800cbe0
 8003678:	0800cbec 	.word	0x0800cbec
 800367c:	200002b1 	.word	0x200002b1
 8003680:	200002a2 	.word	0x200002a2
 8003684:	20000298 	.word	0x20000298
 8003688:	20000544 	.word	0x20000544
 800368c:	40021000 	.word	0x40021000
 8003690:	200002b4 	.word	0x200002b4
 8003694:	200002b6 	.word	0x200002b6
 8003698:	200002b5 	.word	0x200002b5
 800369c:	20000108 	.word	0x20000108
 80036a0:	20000280 	.word	0x20000280
 80036a4:	20000058 	.word	0x20000058
 80036a8:	20000054 	.word	0x20000054
 80036ac:	20000068 	.word	0x20000068
 80036b0:	20000055 	.word	0x20000055
 80036b4:	20000078 	.word	0x20000078
 80036b8:	200000b8 	.word	0x200000b8
 80036bc:	200002bc 	.word	0x200002bc
 80036c0:	20000284 	.word	0x20000284
 80036c4:	0800cc00 	.word	0x0800cc00
 80036c8:	0800cc0c 	.word	0x0800cc0c
 80036cc:	200002c0 	.word	0x200002c0
 80036d0:	200000f8 	.word	0x200000f8
			case 1: alarm = true;
 80036d4:	4ba4      	ldr	r3, [pc, #656]	@ (8003968 <main+0x5e0>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	701a      	strb	r2, [r3, #0]
				PIR_detected = false;
 80036da:	4ba4      	ldr	r3, [pc, #656]	@ (800396c <main+0x5e4>)
 80036dc:	2200      	movs	r2, #0
 80036de:	701a      	strb	r2, [r3, #0]
				alarmLED = false;
 80036e0:	4ba3      	ldr	r3, [pc, #652]	@ (8003970 <main+0x5e8>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	701a      	strb	r2, [r3, #0]
				LCD_WriteCommand(HD44780_CLEAR);
 80036e6:	2001      	movs	r0, #1
 80036e8:	f7ff fa3c 	bl	8002b64 <LCD_WriteCommand>
				LCD_WriteText("Alarm");
 80036ec:	48a1      	ldr	r0, [pc, #644]	@ (8003974 <main+0x5ec>)
 80036ee:	f7ff fa5f 	bl	8002bb0 <LCD_WriteText>
				LCD_WriteTextXY("turned on",0,1);
 80036f2:	2201      	movs	r2, #1
 80036f4:	2100      	movs	r1, #0
 80036f6:	48a0      	ldr	r0, [pc, #640]	@ (8003978 <main+0x5f0>)
 80036f8:	f7ff fa89 	bl	8002c0e <LCD_WriteTextXY>
				HAL_TIM_Base_Start_IT(&htim2);
 80036fc:	489f      	ldr	r0, [pc, #636]	@ (800397c <main+0x5f4>)
 80036fe:	f005 fe3f 	bl	8009380 <HAL_TIM_Base_Start_IT>
				act_menu = mainmenu, position = 1, max_pos = 4;
 8003702:	4b9f      	ldr	r3, [pc, #636]	@ (8003980 <main+0x5f8>)
 8003704:	4a9f      	ldr	r2, [pc, #636]	@ (8003984 <main+0x5fc>)
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	4b9f      	ldr	r3, [pc, #636]	@ (8003988 <main+0x600>)
 800370a:	2201      	movs	r2, #1
 800370c:	701a      	strb	r2, [r3, #0]
 800370e:	4b9f      	ldr	r3, [pc, #636]	@ (800398c <main+0x604>)
 8003710:	2204      	movs	r2, #4
 8003712:	701a      	strb	r2, [r3, #0]
				break;
 8003714:	e02e      	b.n	8003774 <main+0x3ec>

 	 		case 2: alarm = false;
 8003716:	4b94      	ldr	r3, [pc, #592]	@ (8003968 <main+0x5e0>)
 8003718:	2200      	movs	r2, #0
 800371a:	701a      	strb	r2, [r3, #0]
				PIR_detected = false;
 800371c:	4b93      	ldr	r3, [pc, #588]	@ (800396c <main+0x5e4>)
 800371e:	2200      	movs	r2, #0
 8003720:	701a      	strb	r2, [r3, #0]
				alarmLED = false;
 8003722:	4b93      	ldr	r3, [pc, #588]	@ (8003970 <main+0x5e8>)
 8003724:	2200      	movs	r2, #0
 8003726:	701a      	strb	r2, [r3, #0]
				LCD_WriteCommand(HD44780_CLEAR);
 8003728:	2001      	movs	r0, #1
 800372a:	f7ff fa1b 	bl	8002b64 <LCD_WriteCommand>
				LCD_WriteText("Alarm");
 800372e:	4891      	ldr	r0, [pc, #580]	@ (8003974 <main+0x5ec>)
 8003730:	f7ff fa3e 	bl	8002bb0 <LCD_WriteText>
				LCD_WriteTextXY("turned off",0,1);
 8003734:	2201      	movs	r2, #1
 8003736:	2100      	movs	r1, #0
 8003738:	4895      	ldr	r0, [pc, #596]	@ (8003990 <main+0x608>)
 800373a:	f7ff fa68 	bl	8002c0e <LCD_WriteTextXY>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800373e:	2108      	movs	r1, #8
 8003740:	488e      	ldr	r0, [pc, #568]	@ (800397c <main+0x5f4>)
 8003742:	f006 f81f 	bl	8009784 <HAL_TIM_PWM_Stop>
				HAL_TIM_Base_Stop_IT(&htim2);
 8003746:	488d      	ldr	r0, [pc, #564]	@ (800397c <main+0x5f4>)
 8003748:	f005 fe92 	bl	8009470 <HAL_TIM_Base_Stop_IT>
				act_menu = mainmenu, position = 1, max_pos = 4;
 800374c:	4b8c      	ldr	r3, [pc, #560]	@ (8003980 <main+0x5f8>)
 800374e:	4a8d      	ldr	r2, [pc, #564]	@ (8003984 <main+0x5fc>)
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	4b8d      	ldr	r3, [pc, #564]	@ (8003988 <main+0x600>)
 8003754:	2201      	movs	r2, #1
 8003756:	701a      	strb	r2, [r3, #0]
 8003758:	4b8c      	ldr	r3, [pc, #560]	@ (800398c <main+0x604>)
 800375a:	2204      	movs	r2, #4
 800375c:	701a      	strb	r2, [r3, #0]
				break;
 800375e:	e009      	b.n	8003774 <main+0x3ec>

 	 		default: act_menu = menuAlarm, position = 1, max_pos = 2; break;
 8003760:	4b87      	ldr	r3, [pc, #540]	@ (8003980 <main+0x5f8>)
 8003762:	4a8c      	ldr	r2, [pc, #560]	@ (8003994 <main+0x60c>)
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	4b88      	ldr	r3, [pc, #544]	@ (8003988 <main+0x600>)
 8003768:	2201      	movs	r2, #1
 800376a:	701a      	strb	r2, [r3, #0]
 800376c:	4b87      	ldr	r3, [pc, #540]	@ (800398c <main+0x604>)
 800376e:	2202      	movs	r2, #2
 8003770:	701a      	strb	r2, [r3, #0]
 8003772:	bf00      	nop
 		switch (position){
 8003774:	e3fa      	b.n	8003f6c <main+0xbe4>
//					LCD_WriteText("Shutter");
//					LCD_WriteTextXY("go up",0,1);
//			}
//	}

	else if(symbol[0] == '*' && act_menu == menuLivingroom){
 8003776:	4b88      	ldr	r3, [pc, #544]	@ (8003998 <main+0x610>)
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b2a      	cmp	r3, #42	@ 0x2a
 800377c:	d13b      	bne.n	80037f6 <main+0x46e>
 800377e:	4b80      	ldr	r3, [pc, #512]	@ (8003980 <main+0x5f8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a86      	ldr	r2, [pc, #536]	@ (800399c <main+0x614>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d136      	bne.n	80037f6 <main+0x46e>
					refreshLCD = true;
 8003788:	4b85      	ldr	r3, [pc, #532]	@ (80039a0 <main+0x618>)
 800378a:	2201      	movs	r2, #1
 800378c:	701a      	strb	r2, [r3, #0]
				  switch (position){
 800378e:	4b7e      	ldr	r3, [pc, #504]	@ (8003988 <main+0x600>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	2b03      	cmp	r3, #3
 8003794:	d01a      	beq.n	80037cc <main+0x444>
 8003796:	2b03      	cmp	r3, #3
 8003798:	dc22      	bgt.n	80037e0 <main+0x458>
 800379a:	2b01      	cmp	r3, #1
 800379c:	d002      	beq.n	80037a4 <main+0x41c>
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d00a      	beq.n	80037b8 <main+0x430>
 80037a2:	e01d      	b.n	80037e0 <main+0x458>
						case 1: act_menu = menuLivingroomTemperature, position = 1, max_pos = 2; break;
 80037a4:	4b76      	ldr	r3, [pc, #472]	@ (8003980 <main+0x5f8>)
 80037a6:	4a7f      	ldr	r2, [pc, #508]	@ (80039a4 <main+0x61c>)
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	4b77      	ldr	r3, [pc, #476]	@ (8003988 <main+0x600>)
 80037ac:	2201      	movs	r2, #1
 80037ae:	701a      	strb	r2, [r3, #0]
 80037b0:	4b76      	ldr	r3, [pc, #472]	@ (800398c <main+0x604>)
 80037b2:	2202      	movs	r2, #2
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e01d      	b.n	80037f4 <main+0x46c>
						case 2: act_menu = menuLivingroomLighting, position = 1, max_pos = 3; break;
 80037b8:	4b71      	ldr	r3, [pc, #452]	@ (8003980 <main+0x5f8>)
 80037ba:	4a7b      	ldr	r2, [pc, #492]	@ (80039a8 <main+0x620>)
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	4b72      	ldr	r3, [pc, #456]	@ (8003988 <main+0x600>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	701a      	strb	r2, [r3, #0]
 80037c4:	4b71      	ldr	r3, [pc, #452]	@ (800398c <main+0x604>)
 80037c6:	2203      	movs	r2, #3
 80037c8:	701a      	strb	r2, [r3, #0]
 80037ca:	e013      	b.n	80037f4 <main+0x46c>
						case 3: act_menu = menuLivingroomShutter, position = 1, max_pos = 2; break;
 80037cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003980 <main+0x5f8>)
 80037ce:	4a77      	ldr	r2, [pc, #476]	@ (80039ac <main+0x624>)
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003988 <main+0x600>)
 80037d4:	2201      	movs	r2, #1
 80037d6:	701a      	strb	r2, [r3, #0]
 80037d8:	4b6c      	ldr	r3, [pc, #432]	@ (800398c <main+0x604>)
 80037da:	2202      	movs	r2, #2
 80037dc:	701a      	strb	r2, [r3, #0]
 80037de:	e009      	b.n	80037f4 <main+0x46c>
					default: act_menu = menuLivingroom, position = 1, max_pos = 2; break;
 80037e0:	4b67      	ldr	r3, [pc, #412]	@ (8003980 <main+0x5f8>)
 80037e2:	4a6e      	ldr	r2, [pc, #440]	@ (800399c <main+0x614>)
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	4b68      	ldr	r3, [pc, #416]	@ (8003988 <main+0x600>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	701a      	strb	r2, [r3, #0]
 80037ec:	4b67      	ldr	r3, [pc, #412]	@ (800398c <main+0x604>)
 80037ee:	2202      	movs	r2, #2
 80037f0:	701a      	strb	r2, [r3, #0]
 80037f2:	bf00      	nop
				  switch (position){
 80037f4:	e3ba      	b.n	8003f6c <main+0xbe4>
					  }
	}
	else if(symbol[0] == '*' && act_menu == menuLivingroomLighting){
 80037f6:	4b68      	ldr	r3, [pc, #416]	@ (8003998 <main+0x610>)
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80037fc:	f040 80f1 	bne.w	80039e2 <main+0x65a>
 8003800:	4b5f      	ldr	r3, [pc, #380]	@ (8003980 <main+0x5f8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a68      	ldr	r2, [pc, #416]	@ (80039a8 <main+0x620>)
 8003806:	4293      	cmp	r3, r2
 8003808:	f040 80eb 	bne.w	80039e2 <main+0x65a>
 		 	 		refreshLCD = true;
 800380c:	4b64      	ldr	r3, [pc, #400]	@ (80039a0 <main+0x618>)
 800380e:	2201      	movs	r2, #1
 8003810:	701a      	strb	r2, [r3, #0]
 		 	 	  switch (position){
 8003812:	4b5d      	ldr	r3, [pc, #372]	@ (8003988 <main+0x600>)
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	2b03      	cmp	r3, #3
 8003818:	d02c      	beq.n	8003874 <main+0x4ec>
 800381a:	2b03      	cmp	r3, #3
 800381c:	f300 80d6 	bgt.w	80039cc <main+0x644>
 8003820:	2b01      	cmp	r3, #1
 8003822:	d002      	beq.n	800382a <main+0x4a2>
 8003824:	2b02      	cmp	r3, #2
 8003826:	d015      	beq.n	8003854 <main+0x4cc>
 8003828:	e0d0      	b.n	80039cc <main+0x644>
 		 	 		case 1: LCD_WriteCommand(HD44780_CLEAR);
 800382a:	2001      	movs	r0, #1
 800382c:	f7ff f99a 	bl	8002b64 <LCD_WriteCommand>
 		 	 				LCD_WriteText("Light");
 8003830:	485f      	ldr	r0, [pc, #380]	@ (80039b0 <main+0x628>)
 8003832:	f7ff f9bd 	bl	8002bb0 <LCD_WriteText>
 		 	 				LCD_WriteTextXY("turned on",0,1);
 8003836:	2201      	movs	r2, #1
 8003838:	2100      	movs	r1, #0
 800383a:	484f      	ldr	r0, [pc, #316]	@ (8003978 <main+0x5f0>)
 800383c:	f7ff f9e7 	bl	8002c0e <LCD_WriteTextXY>
 		 	 				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 8003840:	4b5c      	ldr	r3, [pc, #368]	@ (80039b4 <main+0x62c>)
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	4b5c      	ldr	r3, [pc, #368]	@ (80039b8 <main+0x630>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	635a      	str	r2, [r3, #52]	@ 0x34
							HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800384a:	2100      	movs	r1, #0
 800384c:	485a      	ldr	r0, [pc, #360]	@ (80039b8 <main+0x630>)
 800384e:	f005 fe9f 	bl	8009590 <HAL_TIM_PWM_Start>
 		 	 				break;
 8003852:	e0c5      	b.n	80039e0 <main+0x658>

 		 	 		case 2: LCD_WriteCommand(HD44780_CLEAR);
 8003854:	2001      	movs	r0, #1
 8003856:	f7ff f985 	bl	8002b64 <LCD_WriteCommand>
 				 	 		LCD_WriteText("Light");
 800385a:	4855      	ldr	r0, [pc, #340]	@ (80039b0 <main+0x628>)
 800385c:	f7ff f9a8 	bl	8002bb0 <LCD_WriteText>
 				 	 		LCD_WriteTextXY("turned off",0,1);
 8003860:	2201      	movs	r2, #1
 8003862:	2100      	movs	r1, #0
 8003864:	484a      	ldr	r0, [pc, #296]	@ (8003990 <main+0x608>)
 8003866:	f7ff f9d2 	bl	8002c0e <LCD_WriteTextXY>
 				 	 		HAL_TIM_PWM_Stop(&htim4 , TIM_CHANNEL_1);
 800386a:	2100      	movs	r1, #0
 800386c:	4852      	ldr	r0, [pc, #328]	@ (80039b8 <main+0x630>)
 800386e:	f005 ff89 	bl	8009784 <HAL_TIM_PWM_Stop>
 				 	 		break;
 8003872:	e0b5      	b.n	80039e0 <main+0x658>
 		 	 		case 3:
							i = 0;
 8003874:	4b51      	ldr	r3, [pc, #324]	@ (80039bc <main+0x634>)
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
							refreshLCD = true;
 800387a:	4b49      	ldr	r3, [pc, #292]	@ (80039a0 <main+0x618>)
 800387c:	2201      	movs	r2, #1
 800387e:	701a      	strb	r2, [r3, #0]
							HAL_Delay(200);
 8003880:	20c8      	movs	r0, #200	@ 0xc8
 8003882:	f002 f90b 	bl	8005a9c <HAL_Delay>
							memset(buff, 0, sizeof(buff));
 8003886:	2205      	movs	r2, #5
 8003888:	2100      	movs	r1, #0
 800388a:	484d      	ldr	r0, [pc, #308]	@ (80039c0 <main+0x638>)
 800388c:	f008 fbc0 	bl	800c010 <memset>
							LCD_WriteCommand(HD44780_CLEAR);
 8003890:	2001      	movs	r0, #1
 8003892:	f7ff f967 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("Write Bright");
 8003896:	484b      	ldr	r0, [pc, #300]	@ (80039c4 <main+0x63c>)
 8003898:	f7ff f98a 	bl	8002bb0 <LCD_WriteText>
							while(1) {
								refreshLCD = true;
 800389c:	4b40      	ldr	r3, [pc, #256]	@ (80039a0 <main+0x618>)
 800389e:	2201      	movs	r2, #1
 80038a0:	701a      	strb	r2, [r3, #0]
								symbol[0] = keypad_readkey();
 80038a2:	f7ff f81d 	bl	80028e0 <keypad_readkey>
 80038a6:	4603      	mov	r3, r0
 80038a8:	461a      	mov	r2, r3
 80038aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003998 <main+0x610>)
 80038ac:	701a      	strb	r2, [r3, #0]
								if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 80038ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003998 <main+0x610>)
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80038b4:	d922      	bls.n	80038fc <main+0x574>
 80038b6:	4b38      	ldr	r3, [pc, #224]	@ (8003998 <main+0x610>)
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	2b39      	cmp	r3, #57	@ 0x39
 80038bc:	d81e      	bhi.n	80038fc <main+0x574>
 80038be:	4b3f      	ldr	r3, [pc, #252]	@ (80039bc <main+0x634>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b03      	cmp	r3, #3
 80038c4:	d81a      	bhi.n	80038fc <main+0x574>
									buff[i] = symbol[0];
 80038c6:	4b3d      	ldr	r3, [pc, #244]	@ (80039bc <main+0x634>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a33      	ldr	r2, [pc, #204]	@ (8003998 <main+0x610>)
 80038cc:	7811      	ldrb	r1, [r2, #0]
 80038ce:	4a3c      	ldr	r2, [pc, #240]	@ (80039c0 <main+0x638>)
 80038d0:	54d1      	strb	r1, [r2, r3]
									i++;
 80038d2:	4b3a      	ldr	r3, [pc, #232]	@ (80039bc <main+0x634>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	3301      	adds	r3, #1
 80038d8:	4a38      	ldr	r2, [pc, #224]	@ (80039bc <main+0x634>)
 80038da:	6013      	str	r3, [r2, #0]
									buff[i] = '\0';
 80038dc:	4b37      	ldr	r3, [pc, #220]	@ (80039bc <main+0x634>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a37      	ldr	r2, [pc, #220]	@ (80039c0 <main+0x638>)
 80038e2:	2100      	movs	r1, #0
 80038e4:	54d1      	strb	r1, [r2, r3]
									LCD_WriteCommand(HD44780_CLEAR);
 80038e6:	2001      	movs	r0, #1
 80038e8:	f7ff f93c 	bl	8002b64 <LCD_WriteCommand>
									LCD_WriteText("Brightness: ");
 80038ec:	4836      	ldr	r0, [pc, #216]	@ (80039c8 <main+0x640>)
 80038ee:	f7ff f95f 	bl	8002bb0 <LCD_WriteText>
									LCD_WriteTextXY(buff, 0, 1);
 80038f2:	2201      	movs	r2, #1
 80038f4:	2100      	movs	r1, #0
 80038f6:	4832      	ldr	r0, [pc, #200]	@ (80039c0 <main+0x638>)
 80038f8:	f7ff f989 	bl	8002c0e <LCD_WriteTextXY>
								}
								HAL_Delay(200);
 80038fc:	20c8      	movs	r0, #200	@ 0xc8
 80038fe:	f002 f8cd 	bl	8005a9c <HAL_Delay>
								symbol[0] = keypad_readkey();
 8003902:	f7fe ffed 	bl	80028e0 <keypad_readkey>
 8003906:	4603      	mov	r3, r0
 8003908:	461a      	mov	r2, r3
 800390a:	4b23      	ldr	r3, [pc, #140]	@ (8003998 <main+0x610>)
 800390c:	701a      	strb	r2, [r3, #0]
								if(symbol[0] == '*') {
 800390e:	4b22      	ldr	r3, [pc, #136]	@ (8003998 <main+0x610>)
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b2a      	cmp	r3, #42	@ 0x2a
 8003914:	d123      	bne.n	800395e <main+0x5d6>
									brightnessLivingroom = atoi(buff)*10;
 8003916:	482a      	ldr	r0, [pc, #168]	@ (80039c0 <main+0x638>)
 8003918:	f008 fa9e 	bl	800be58 <atoi>
 800391c:	4602      	mov	r2, r0
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	461a      	mov	r2, r3
 8003928:	4b22      	ldr	r3, [pc, #136]	@ (80039b4 <main+0x62c>)
 800392a:	601a      	str	r2, [r3, #0]
									if(brightnessLivingroom >= 1000) {
 800392c:	4b21      	ldr	r3, [pc, #132]	@ (80039b4 <main+0x62c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003934:	db03      	blt.n	800393e <main+0x5b6>
										brightnessLivingroom = 999;
 8003936:	4b1f      	ldr	r3, [pc, #124]	@ (80039b4 <main+0x62c>)
 8003938:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800393c:	601a      	str	r2, [r3, #0]
									}
								   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 800393e:	4b1d      	ldr	r3, [pc, #116]	@ (80039b4 <main+0x62c>)
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <main+0x630>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	635a      	str	r2, [r3, #52]	@ 0x34
									act_menu = menuLivingroomLighting;
 8003948:	4b0d      	ldr	r3, [pc, #52]	@ (8003980 <main+0x5f8>)
 800394a:	4a17      	ldr	r2, [pc, #92]	@ (80039a8 <main+0x620>)
 800394c:	601a      	str	r2, [r3, #0]
									position = 1;
 800394e:	4b0e      	ldr	r3, [pc, #56]	@ (8003988 <main+0x600>)
 8003950:	2201      	movs	r2, #1
 8003952:	701a      	strb	r2, [r3, #0]
									max_pos = 3;
 8003954:	4b0d      	ldr	r3, [pc, #52]	@ (800398c <main+0x604>)
 8003956:	2203      	movs	r2, #3
 8003958:	701a      	strb	r2, [r3, #0]
									break;
 800395a:	bf00      	nop
								}
								HAL_Delay(100);
							}
							break;
 800395c:	e040      	b.n	80039e0 <main+0x658>
								HAL_Delay(100);
 800395e:	2064      	movs	r0, #100	@ 0x64
 8003960:	f002 f89c 	bl	8005a9c <HAL_Delay>
								refreshLCD = true;
 8003964:	e79a      	b.n	800389c <main+0x514>
 8003966:	bf00      	nop
 8003968:	200002b2 	.word	0x200002b2
 800396c:	200002b7 	.word	0x200002b7
 8003970:	200002b3 	.word	0x200002b3
 8003974:	0800cc14 	.word	0x0800cc14
 8003978:	0800cc1c 	.word	0x0800cc1c
 800397c:	20000460 	.word	0x20000460
 8003980:	20000108 	.word	0x20000108
 8003984:	20000058 	.word	0x20000058
 8003988:	20000054 	.word	0x20000054
 800398c:	20000055 	.word	0x20000055
 8003990:	0800cc28 	.word	0x0800cc28
 8003994:	200000f8 	.word	0x200000f8
 8003998:	20000280 	.word	0x20000280
 800399c:	20000078 	.word	0x20000078
 80039a0:	200002b1 	.word	0x200002b1
 80039a4:	20000098 	.word	0x20000098
 80039a8:	20000088 	.word	0x20000088
 80039ac:	200000a8 	.word	0x200000a8
 80039b0:	0800cc34 	.word	0x0800cc34
 80039b4:	20000114 	.word	0x20000114
 80039b8:	200004f8 	.word	0x200004f8
 80039bc:	200002bc 	.word	0x200002bc
 80039c0:	20000284 	.word	0x20000284
 80039c4:	0800cc3c 	.word	0x0800cc3c
 80039c8:	0800cc4c 	.word	0x0800cc4c
 		 	 		default: act_menu = menuLivingroom, position = 1, max_pos = 1; break;
 80039cc:	4b97      	ldr	r3, [pc, #604]	@ (8003c2c <main+0x8a4>)
 80039ce:	4a98      	ldr	r2, [pc, #608]	@ (8003c30 <main+0x8a8>)
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	4b98      	ldr	r3, [pc, #608]	@ (8003c34 <main+0x8ac>)
 80039d4:	2201      	movs	r2, #1
 80039d6:	701a      	strb	r2, [r3, #0]
 80039d8:	4b97      	ldr	r3, [pc, #604]	@ (8003c38 <main+0x8b0>)
 80039da:	2201      	movs	r2, #1
 80039dc:	701a      	strb	r2, [r3, #0]
 80039de:	bf00      	nop
 		 	 	  switch (position){
 80039e0:	e2c4      	b.n	8003f6c <main+0xbe4>
 		 	 	  	  }
 		 	 	}
	else if(symbol[0] == '*' && act_menu == menuLivingroomTemperature){
 80039e2:	4b96      	ldr	r3, [pc, #600]	@ (8003c3c <main+0x8b4>)
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80039e8:	d17d      	bne.n	8003ae6 <main+0x75e>
 80039ea:	4b90      	ldr	r3, [pc, #576]	@ (8003c2c <main+0x8a4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a94      	ldr	r2, [pc, #592]	@ (8003c40 <main+0x8b8>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d178      	bne.n	8003ae6 <main+0x75e>
		refreshLCD = true;
 80039f4:	4b93      	ldr	r3, [pc, #588]	@ (8003c44 <main+0x8bc>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	701a      	strb	r2, [r3, #0]
		switch (position){
 80039fa:	4b8e      	ldr	r3, [pc, #568]	@ (8003c34 <main+0x8ac>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d166      	bne.n	8003ad0 <main+0x748>
			case 1:i = 0;
 8003a02:	4b91      	ldr	r3, [pc, #580]	@ (8003c48 <main+0x8c0>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
				HAL_Delay(200);
 8003a08:	20c8      	movs	r0, #200	@ 0xc8
 8003a0a:	f002 f847 	bl	8005a9c <HAL_Delay>
				memset(buff, 0, sizeof(buff));
 8003a0e:	2205      	movs	r2, #5
 8003a10:	2100      	movs	r1, #0
 8003a12:	488e      	ldr	r0, [pc, #568]	@ (8003c4c <main+0x8c4>)
 8003a14:	f008 fafc 	bl	800c010 <memset>
				LCD_WriteCommand(HD44780_CLEAR);
 8003a18:	2001      	movs	r0, #1
 8003a1a:	f7ff f8a3 	bl	8002b64 <LCD_WriteCommand>
				LCD_WriteText("Write Temp");
 8003a1e:	488c      	ldr	r0, [pc, #560]	@ (8003c50 <main+0x8c8>)
 8003a20:	f7ff f8c6 	bl	8002bb0 <LCD_WriteText>
				while(1) {
					refreshLCD = true;
 8003a24:	4b87      	ldr	r3, [pc, #540]	@ (8003c44 <main+0x8bc>)
 8003a26:	2201      	movs	r2, #1
 8003a28:	701a      	strb	r2, [r3, #0]
					symbol[0] = keypad_readkey();
 8003a2a:	f7fe ff59 	bl	80028e0 <keypad_readkey>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	461a      	mov	r2, r3
 8003a32:	4b82      	ldr	r3, [pc, #520]	@ (8003c3c <main+0x8b4>)
 8003a34:	701a      	strb	r2, [r3, #0]
					if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 8003a36:	4b81      	ldr	r3, [pc, #516]	@ (8003c3c <main+0x8b4>)
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	2b2f      	cmp	r3, #47	@ 0x2f
 8003a3c:	d922      	bls.n	8003a84 <main+0x6fc>
 8003a3e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c3c <main+0x8b4>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	2b39      	cmp	r3, #57	@ 0x39
 8003a44:	d81e      	bhi.n	8003a84 <main+0x6fc>
 8003a46:	4b80      	ldr	r3, [pc, #512]	@ (8003c48 <main+0x8c0>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	d81a      	bhi.n	8003a84 <main+0x6fc>
						buff[i] = symbol[0];
 8003a4e:	4b7e      	ldr	r3, [pc, #504]	@ (8003c48 <main+0x8c0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a7a      	ldr	r2, [pc, #488]	@ (8003c3c <main+0x8b4>)
 8003a54:	7811      	ldrb	r1, [r2, #0]
 8003a56:	4a7d      	ldr	r2, [pc, #500]	@ (8003c4c <main+0x8c4>)
 8003a58:	54d1      	strb	r1, [r2, r3]
						i++;
 8003a5a:	4b7b      	ldr	r3, [pc, #492]	@ (8003c48 <main+0x8c0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	4a79      	ldr	r2, [pc, #484]	@ (8003c48 <main+0x8c0>)
 8003a62:	6013      	str	r3, [r2, #0]
						buff[i] = '\0';
 8003a64:	4b78      	ldr	r3, [pc, #480]	@ (8003c48 <main+0x8c0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a78      	ldr	r2, [pc, #480]	@ (8003c4c <main+0x8c4>)
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	54d1      	strb	r1, [r2, r3]
						LCD_WriteCommand(HD44780_CLEAR);
 8003a6e:	2001      	movs	r0, #1
 8003a70:	f7ff f878 	bl	8002b64 <LCD_WriteCommand>
						LCD_WriteText("Temp: ");
 8003a74:	4877      	ldr	r0, [pc, #476]	@ (8003c54 <main+0x8cc>)
 8003a76:	f7ff f89b 	bl	8002bb0 <LCD_WriteText>
						LCD_WriteTextXY(buff, 0, 1);
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	4873      	ldr	r0, [pc, #460]	@ (8003c4c <main+0x8c4>)
 8003a80:	f7ff f8c5 	bl	8002c0e <LCD_WriteTextXY>
					}
					HAL_Delay(200);
 8003a84:	20c8      	movs	r0, #200	@ 0xc8
 8003a86:	f002 f809 	bl	8005a9c <HAL_Delay>
					symbol[0] = keypad_readkey();
 8003a8a:	f7fe ff29 	bl	80028e0 <keypad_readkey>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	461a      	mov	r2, r3
 8003a92:	4b6a      	ldr	r3, [pc, #424]	@ (8003c3c <main+0x8b4>)
 8003a94:	701a      	strb	r2, [r3, #0]
					if(symbol[0] == '*') {
 8003a96:	4b69      	ldr	r3, [pc, #420]	@ (8003c3c <main+0x8b4>)
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a9c:	d114      	bne.n	8003ac8 <main+0x740>
						setpoint = atoi(buff);
 8003a9e:	486b      	ldr	r0, [pc, #428]	@ (8003c4c <main+0x8c4>)
 8003aa0:	f008 f9da 	bl	800be58 <atoi>
 8003aa4:	ee07 0a90 	vmov	s15, r0
 8003aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aac:	4b6a      	ldr	r3, [pc, #424]	@ (8003c58 <main+0x8d0>)
 8003aae:	edc3 7a00 	vstr	s15, [r3]
						act_menu = menuLivingroomTemperature;
 8003ab2:	4b5e      	ldr	r3, [pc, #376]	@ (8003c2c <main+0x8a4>)
 8003ab4:	4a62      	ldr	r2, [pc, #392]	@ (8003c40 <main+0x8b8>)
 8003ab6:	601a      	str	r2, [r3, #0]
						position = 1;
 8003ab8:	4b5e      	ldr	r3, [pc, #376]	@ (8003c34 <main+0x8ac>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
						max_pos = 3;
 8003abe:	4b5e      	ldr	r3, [pc, #376]	@ (8003c38 <main+0x8b0>)
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	701a      	strb	r2, [r3, #0]
						break;
 8003ac4:	bf00      	nop
					}
					HAL_Delay(100);
				}

				break;
 8003ac6:	e00d      	b.n	8003ae4 <main+0x75c>
					HAL_Delay(100);
 8003ac8:	2064      	movs	r0, #100	@ 0x64
 8003aca:	f001 ffe7 	bl	8005a9c <HAL_Delay>
					refreshLCD = true;
 8003ace:	e7a9      	b.n	8003a24 <main+0x69c>
			default: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 8003ad0:	4b56      	ldr	r3, [pc, #344]	@ (8003c2c <main+0x8a4>)
 8003ad2:	4a62      	ldr	r2, [pc, #392]	@ (8003c5c <main+0x8d4>)
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	4b57      	ldr	r3, [pc, #348]	@ (8003c34 <main+0x8ac>)
 8003ad8:	2201      	movs	r2, #1
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	4b56      	ldr	r3, [pc, #344]	@ (8003c38 <main+0x8b0>)
 8003ade:	2202      	movs	r2, #2
 8003ae0:	701a      	strb	r2, [r3, #0]
 8003ae2:	bf00      	nop
		switch (position){
 8003ae4:	e242      	b.n	8003f6c <main+0xbe4>
				  }
			}
	else if(symbol[0] == '*' && act_menu == menuLivingroomShutter) {
 8003ae6:	4b55      	ldr	r3, [pc, #340]	@ (8003c3c <main+0x8b4>)
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b2a      	cmp	r3, #42	@ 0x2a
 8003aec:	d143      	bne.n	8003b76 <main+0x7ee>
 8003aee:	4b4f      	ldr	r3, [pc, #316]	@ (8003c2c <main+0x8a4>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a5b      	ldr	r2, [pc, #364]	@ (8003c60 <main+0x8d8>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d13e      	bne.n	8003b76 <main+0x7ee>
			refreshLCD = true;
 8003af8:	4b52      	ldr	r3, [pc, #328]	@ (8003c44 <main+0x8bc>)
 8003afa:	2201      	movs	r2, #1
 8003afc:	701a      	strb	r2, [r3, #0]

			switch(position) {
 8003afe:	4b4d      	ldr	r3, [pc, #308]	@ (8003c34 <main+0x8ac>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d002      	beq.n	8003b0c <main+0x784>
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d01b      	beq.n	8003b42 <main+0x7ba>
 8003b0a:	e22f      	b.n	8003f6c <main+0xbe4>
				case 1:
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 500);
 8003b0c:	4b55      	ldr	r3, [pc, #340]	@ (8003c64 <main+0x8dc>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003b14:	639a      	str	r2, [r3, #56]	@ 0x38
					HAL_Delay(shutter_down);
 8003b16:	4b54      	ldr	r3, [pc, #336]	@ (8003c68 <main+0x8e0>)
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f001 ffbe 	bl	8005a9c <HAL_Delay>
				   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8003b20:	4b50      	ldr	r3, [pc, #320]	@ (8003c64 <main+0x8dc>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2200      	movs	r2, #0
 8003b26:	639a      	str	r2, [r3, #56]	@ 0x38
				   livingroomShutter = true;
 8003b28:	4b50      	ldr	r3, [pc, #320]	@ (8003c6c <main+0x8e4>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
				   LCD_WriteText("Shutter");
 8003b2e:	4850      	ldr	r0, [pc, #320]	@ (8003c70 <main+0x8e8>)
 8003b30:	f7ff f83e 	bl	8002bb0 <LCD_WriteText>
				   LCD_WriteTextXY("is lowering",0,1);
 8003b34:	2201      	movs	r2, #1
 8003b36:	2100      	movs	r1, #0
 8003b38:	484e      	ldr	r0, [pc, #312]	@ (8003c74 <main+0x8ec>)
 8003b3a:	f7ff f868 	bl	8002c0e <LCD_WriteTextXY>
				   break;
 8003b3e:	bf00      	nop
			switch(position) {
 8003b40:	e214      	b.n	8003f6c <main+0xbe4>
				case 2:
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 2000);
 8003b42:	4b48      	ldr	r3, [pc, #288]	@ (8003c64 <main+0x8dc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003b4a:	639a      	str	r2, [r3, #56]	@ 0x38
					HAL_Delay(shutter_up);
 8003b4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003c78 <main+0x8f0>)
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f001 ffa3 	bl	8005a9c <HAL_Delay>
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8003b56:	4b43      	ldr	r3, [pc, #268]	@ (8003c64 <main+0x8dc>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	639a      	str	r2, [r3, #56]	@ 0x38
					livingroomShutter = false;
 8003b5e:	4b43      	ldr	r3, [pc, #268]	@ (8003c6c <main+0x8e4>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
					LCD_WriteText("Shutter");
 8003b64:	4842      	ldr	r0, [pc, #264]	@ (8003c70 <main+0x8e8>)
 8003b66:	f7ff f823 	bl	8002bb0 <LCD_WriteText>
					LCD_WriteTextXY("go up",0,1);
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4843      	ldr	r0, [pc, #268]	@ (8003c7c <main+0x8f4>)
 8003b70:	f7ff f84d 	bl	8002c0e <LCD_WriteTextXY>
			switch(position) {
 8003b74:	e1fa      	b.n	8003f6c <main+0xbe4>
			}
	}
	else if(symbol[0] == '*' && act_menu == menuGarage){
 8003b76:	4b31      	ldr	r3, [pc, #196]	@ (8003c3c <main+0x8b4>)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b7c:	d13b      	bne.n	8003bf6 <main+0x86e>
 8003b7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003c2c <main+0x8a4>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a3f      	ldr	r2, [pc, #252]	@ (8003c80 <main+0x8f8>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d136      	bne.n	8003bf6 <main+0x86e>
 		 		 	 		refreshLCD = true;
 8003b88:	4b2e      	ldr	r3, [pc, #184]	@ (8003c44 <main+0x8bc>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	701a      	strb	r2, [r3, #0]
 		 		 	 	  switch (position){
 8003b8e:	4b29      	ldr	r3, [pc, #164]	@ (8003c34 <main+0x8ac>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b03      	cmp	r3, #3
 8003b94:	d01a      	beq.n	8003bcc <main+0x844>
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	dc22      	bgt.n	8003be0 <main+0x858>
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d002      	beq.n	8003ba4 <main+0x81c>
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d00a      	beq.n	8003bb8 <main+0x830>
 8003ba2:	e01d      	b.n	8003be0 <main+0x858>
 		 		 	 	  	  	case 1: act_menu = menuGarageLighting, position = 1, max_pos = 3; break;
 8003ba4:	4b21      	ldr	r3, [pc, #132]	@ (8003c2c <main+0x8a4>)
 8003ba6:	4a37      	ldr	r2, [pc, #220]	@ (8003c84 <main+0x8fc>)
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	4b22      	ldr	r3, [pc, #136]	@ (8003c34 <main+0x8ac>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	4b21      	ldr	r3, [pc, #132]	@ (8003c38 <main+0x8b0>)
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	701a      	strb	r2, [r3, #0]
 8003bb6:	e01d      	b.n	8003bf4 <main+0x86c>
 		 		 	 	  	  	case 2: act_menu = menuGarageShutter, position = 1, max_pos = 2; break;
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c2c <main+0x8a4>)
 8003bba:	4a33      	ldr	r2, [pc, #204]	@ (8003c88 <main+0x900>)
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8003c34 <main+0x8ac>)
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	701a      	strb	r2, [r3, #0]
 8003bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8003c38 <main+0x8b0>)
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	701a      	strb	r2, [r3, #0]
 8003bca:	e013      	b.n	8003bf4 <main+0x86c>
 		 		 	 	  	  	case 3: act_menu = menuGarageGate, position = 1, max_pos = 2; break;
 8003bcc:	4b17      	ldr	r3, [pc, #92]	@ (8003c2c <main+0x8a4>)
 8003bce:	4a2f      	ldr	r2, [pc, #188]	@ (8003c8c <main+0x904>)
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	4b18      	ldr	r3, [pc, #96]	@ (8003c34 <main+0x8ac>)
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	4b17      	ldr	r3, [pc, #92]	@ (8003c38 <main+0x8b0>)
 8003bda:	2202      	movs	r2, #2
 8003bdc:	701a      	strb	r2, [r3, #0]
 8003bde:	e009      	b.n	8003bf4 <main+0x86c>
 		 		 	 		default: act_menu = menuGarage, position = 1, max_pos = 1; break;
 8003be0:	4b12      	ldr	r3, [pc, #72]	@ (8003c2c <main+0x8a4>)
 8003be2:	4a27      	ldr	r2, [pc, #156]	@ (8003c80 <main+0x8f8>)
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	4b13      	ldr	r3, [pc, #76]	@ (8003c34 <main+0x8ac>)
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
 8003bec:	4b12      	ldr	r3, [pc, #72]	@ (8003c38 <main+0x8b0>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	701a      	strb	r2, [r3, #0]
 8003bf2:	bf00      	nop
 		 		 	 	  switch (position){
 8003bf4:	e1ba      	b.n	8003f6c <main+0xbe4>
 		 		 	 	  	  }
 		 		 	 	}
 			else if(symbol[0] == '*' && act_menu == menuGarageLighting){
 8003bf6:	4b11      	ldr	r3, [pc, #68]	@ (8003c3c <main+0x8b4>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bfc:	f040 80f1 	bne.w	8003de2 <main+0xa5a>
 8003c00:	4b0a      	ldr	r3, [pc, #40]	@ (8003c2c <main+0x8a4>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a1f      	ldr	r2, [pc, #124]	@ (8003c84 <main+0x8fc>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	f040 80eb 	bne.w	8003de2 <main+0xa5a>
 		 	 		refreshLCD = true;
 8003c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c44 <main+0x8bc>)
 8003c0e:	2201      	movs	r2, #1
 8003c10:	701a      	strb	r2, [r3, #0]
 		 	 	  switch (position){
 8003c12:	4b08      	ldr	r3, [pc, #32]	@ (8003c34 <main+0x8ac>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d05f      	beq.n	8003cda <main+0x952>
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	f300 80d6 	bgt.w	8003dcc <main+0xa44>
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d035      	beq.n	8003c90 <main+0x908>
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d048      	beq.n	8003cba <main+0x932>
 8003c28:	e0d0      	b.n	8003dcc <main+0xa44>
 8003c2a:	bf00      	nop
 8003c2c:	20000108 	.word	0x20000108
 8003c30:	20000078 	.word	0x20000078
 8003c34:	20000054 	.word	0x20000054
 8003c38:	20000055 	.word	0x20000055
 8003c3c:	20000280 	.word	0x20000280
 8003c40:	20000098 	.word	0x20000098
 8003c44:	200002b1 	.word	0x200002b1
 8003c48:	200002bc 	.word	0x200002bc
 8003c4c:	20000284 	.word	0x20000284
 8003c50:	0800cc5c 	.word	0x0800cc5c
 8003c54:	0800cc68 	.word	0x0800cc68
 8003c58:	20000120 	.word	0x20000120
 8003c5c:	20000068 	.word	0x20000068
 8003c60:	200000a8 	.word	0x200000a8
 8003c64:	20000414 	.word	0x20000414
 8003c68:	2000010e 	.word	0x2000010e
 8003c6c:	200002b9 	.word	0x200002b9
 8003c70:	0800cc70 	.word	0x0800cc70
 8003c74:	0800cc78 	.word	0x0800cc78
 8003c78:	2000010c 	.word	0x2000010c
 8003c7c:	0800cc84 	.word	0x0800cc84
 8003c80:	200000b8 	.word	0x200000b8
 8003c84:	200000c8 	.word	0x200000c8
 8003c88:	200000d8 	.word	0x200000d8
 8003c8c:	200000e8 	.word	0x200000e8
 		 	 		case 1: LCD_WriteCommand(HD44780_CLEAR);
 8003c90:	2001      	movs	r0, #1
 8003c92:	f7fe ff67 	bl	8002b64 <LCD_WriteCommand>
 		 	 				LCD_WriteText("Light");
 8003c96:	488d      	ldr	r0, [pc, #564]	@ (8003ecc <main+0xb44>)
 8003c98:	f7fe ff8a 	bl	8002bb0 <LCD_WriteText>
 		 	 				LCD_WriteTextXY("turned on",0,1);
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	488b      	ldr	r0, [pc, #556]	@ (8003ed0 <main+0xb48>)
 8003ca2:	f7fe ffb4 	bl	8002c0e <LCD_WriteTextXY>
 		 	 				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 8003ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed4 <main+0xb4c>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed8 <main+0xb50>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	635a      	str	r2, [r3, #52]	@ 0x34
 		 	 				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	4889      	ldr	r0, [pc, #548]	@ (8003ed8 <main+0xb50>)
 8003cb4:	f005 fc6c 	bl	8009590 <HAL_TIM_PWM_Start>
 		 	 				break;
 8003cb8:	e092      	b.n	8003de0 <main+0xa58>

 		 	 		case 2: LCD_WriteCommand(HD44780_CLEAR);
 8003cba:	2001      	movs	r0, #1
 8003cbc:	f7fe ff52 	bl	8002b64 <LCD_WriteCommand>
 				 	 		LCD_WriteText("Light");
 8003cc0:	4882      	ldr	r0, [pc, #520]	@ (8003ecc <main+0xb44>)
 8003cc2:	f7fe ff75 	bl	8002bb0 <LCD_WriteText>
 				 	 		LCD_WriteTextXY("turned off",0,1);
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4884      	ldr	r0, [pc, #528]	@ (8003edc <main+0xb54>)
 8003ccc:	f7fe ff9f 	bl	8002c0e <LCD_WriteTextXY>
 				 	 		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	4881      	ldr	r0, [pc, #516]	@ (8003ed8 <main+0xb50>)
 8003cd4:	f005 fd56 	bl	8009784 <HAL_TIM_PWM_Stop>
 				 	 		break;
 8003cd8:	e082      	b.n	8003de0 <main+0xa58>

 		 	 		case 3:
							i = 0;
 8003cda:	4b81      	ldr	r3, [pc, #516]	@ (8003ee0 <main+0xb58>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
							refreshLCD = true;
 8003ce0:	4b80      	ldr	r3, [pc, #512]	@ (8003ee4 <main+0xb5c>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	701a      	strb	r2, [r3, #0]
							HAL_Delay(200);
 8003ce6:	20c8      	movs	r0, #200	@ 0xc8
 8003ce8:	f001 fed8 	bl	8005a9c <HAL_Delay>
							memset(buff, 0, sizeof(buff));
 8003cec:	2205      	movs	r2, #5
 8003cee:	2100      	movs	r1, #0
 8003cf0:	487d      	ldr	r0, [pc, #500]	@ (8003ee8 <main+0xb60>)
 8003cf2:	f008 f98d 	bl	800c010 <memset>
							LCD_WriteCommand(HD44780_CLEAR);
 8003cf6:	2001      	movs	r0, #1
 8003cf8:	f7fe ff34 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("Write Bright");
 8003cfc:	487b      	ldr	r0, [pc, #492]	@ (8003eec <main+0xb64>)
 8003cfe:	f7fe ff57 	bl	8002bb0 <LCD_WriteText>
							while(1) {
								refreshLCD = true;
 8003d02:	4b78      	ldr	r3, [pc, #480]	@ (8003ee4 <main+0xb5c>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	701a      	strb	r2, [r3, #0]
								symbol[0] = keypad_readkey();
 8003d08:	f7fe fdea 	bl	80028e0 <keypad_readkey>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4b77      	ldr	r3, [pc, #476]	@ (8003ef0 <main+0xb68>)
 8003d12:	701a      	strb	r2, [r3, #0]
								if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 8003d14:	4b76      	ldr	r3, [pc, #472]	@ (8003ef0 <main+0xb68>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b2f      	cmp	r3, #47	@ 0x2f
 8003d1a:	d922      	bls.n	8003d62 <main+0x9da>
 8003d1c:	4b74      	ldr	r3, [pc, #464]	@ (8003ef0 <main+0xb68>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b39      	cmp	r3, #57	@ 0x39
 8003d22:	d81e      	bhi.n	8003d62 <main+0x9da>
 8003d24:	4b6e      	ldr	r3, [pc, #440]	@ (8003ee0 <main+0xb58>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d81a      	bhi.n	8003d62 <main+0x9da>
									buff[i] = symbol[0];
 8003d2c:	4b6c      	ldr	r3, [pc, #432]	@ (8003ee0 <main+0xb58>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a6f      	ldr	r2, [pc, #444]	@ (8003ef0 <main+0xb68>)
 8003d32:	7811      	ldrb	r1, [r2, #0]
 8003d34:	4a6c      	ldr	r2, [pc, #432]	@ (8003ee8 <main+0xb60>)
 8003d36:	54d1      	strb	r1, [r2, r3]
									i++;
 8003d38:	4b69      	ldr	r3, [pc, #420]	@ (8003ee0 <main+0xb58>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	4a68      	ldr	r2, [pc, #416]	@ (8003ee0 <main+0xb58>)
 8003d40:	6013      	str	r3, [r2, #0]
									buff[i] = '\0';
 8003d42:	4b67      	ldr	r3, [pc, #412]	@ (8003ee0 <main+0xb58>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a68      	ldr	r2, [pc, #416]	@ (8003ee8 <main+0xb60>)
 8003d48:	2100      	movs	r1, #0
 8003d4a:	54d1      	strb	r1, [r2, r3]
									LCD_WriteCommand(HD44780_CLEAR);
 8003d4c:	2001      	movs	r0, #1
 8003d4e:	f7fe ff09 	bl	8002b64 <LCD_WriteCommand>
									LCD_WriteText("Brightness: ");
 8003d52:	4868      	ldr	r0, [pc, #416]	@ (8003ef4 <main+0xb6c>)
 8003d54:	f7fe ff2c 	bl	8002bb0 <LCD_WriteText>
									LCD_WriteTextXY(buff, 0, 1);
 8003d58:	2201      	movs	r2, #1
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	4862      	ldr	r0, [pc, #392]	@ (8003ee8 <main+0xb60>)
 8003d5e:	f7fe ff56 	bl	8002c0e <LCD_WriteTextXY>
								}
								HAL_Delay(200);
 8003d62:	20c8      	movs	r0, #200	@ 0xc8
 8003d64:	f001 fe9a 	bl	8005a9c <HAL_Delay>
								symbol[0] = keypad_readkey();
 8003d68:	f7fe fdba 	bl	80028e0 <keypad_readkey>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	461a      	mov	r2, r3
 8003d70:	4b5f      	ldr	r3, [pc, #380]	@ (8003ef0 <main+0xb68>)
 8003d72:	701a      	strb	r2, [r3, #0]
								if(symbol[0] == '*') {
 8003d74:	4b5e      	ldr	r3, [pc, #376]	@ (8003ef0 <main+0xb68>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d7a:	d123      	bne.n	8003dc4 <main+0xa3c>
									brightnessGarage = atoi(buff)*10;
 8003d7c:	485a      	ldr	r0, [pc, #360]	@ (8003ee8 <main+0xb60>)
 8003d7e:	f008 f86b 	bl	800be58 <atoi>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4613      	mov	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	4b51      	ldr	r3, [pc, #324]	@ (8003ed4 <main+0xb4c>)
 8003d90:	601a      	str	r2, [r3, #0]
									if(brightnessGarage >= 1000) {
 8003d92:	4b50      	ldr	r3, [pc, #320]	@ (8003ed4 <main+0xb4c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d9a:	db03      	blt.n	8003da4 <main+0xa1c>
										brightnessGarage = 999;
 8003d9c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ed4 <main+0xb4c>)
 8003d9e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003da2:	601a      	str	r2, [r3, #0]
									}
								   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 8003da4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed4 <main+0xb4c>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed8 <main+0xb50>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	635a      	str	r2, [r3, #52]	@ 0x34
									act_menu = menuGarageLighting;
 8003dae:	4b52      	ldr	r3, [pc, #328]	@ (8003ef8 <main+0xb70>)
 8003db0:	4a52      	ldr	r2, [pc, #328]	@ (8003efc <main+0xb74>)
 8003db2:	601a      	str	r2, [r3, #0]
									position = 1;
 8003db4:	4b52      	ldr	r3, [pc, #328]	@ (8003f00 <main+0xb78>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	701a      	strb	r2, [r3, #0]
									max_pos = 3;
 8003dba:	4b52      	ldr	r3, [pc, #328]	@ (8003f04 <main+0xb7c>)
 8003dbc:	2203      	movs	r2, #3
 8003dbe:	701a      	strb	r2, [r3, #0]
									break;
 8003dc0:	bf00      	nop
								}
								HAL_Delay(100);
							}
							break;
 8003dc2:	e00d      	b.n	8003de0 <main+0xa58>
								HAL_Delay(100);
 8003dc4:	2064      	movs	r0, #100	@ 0x64
 8003dc6:	f001 fe69 	bl	8005a9c <HAL_Delay>
								refreshLCD = true;
 8003dca:	e79a      	b.n	8003d02 <main+0x97a>
 		 	 		default: act_menu = menuGarage, position = 1, max_pos = 2; break;
 8003dcc:	4b4a      	ldr	r3, [pc, #296]	@ (8003ef8 <main+0xb70>)
 8003dce:	4a4e      	ldr	r2, [pc, #312]	@ (8003f08 <main+0xb80>)
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	4b4b      	ldr	r3, [pc, #300]	@ (8003f00 <main+0xb78>)
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	701a      	strb	r2, [r3, #0]
 8003dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8003f04 <main+0xb7c>)
 8003dda:	2202      	movs	r2, #2
 8003ddc:	701a      	strb	r2, [r3, #0]
 8003dde:	bf00      	nop
 		 	 	  switch (position){
 8003de0:	e0c4      	b.n	8003f6c <main+0xbe4>
 		 	 	  }
			}
 			else if(symbol[0] == '*' && act_menu == menuGarageShutter) {
 8003de2:	4b43      	ldr	r3, [pc, #268]	@ (8003ef0 <main+0xb68>)
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003de8:	d143      	bne.n	8003e72 <main+0xaea>
 8003dea:	4b43      	ldr	r3, [pc, #268]	@ (8003ef8 <main+0xb70>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a47      	ldr	r2, [pc, #284]	@ (8003f0c <main+0xb84>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d13e      	bne.n	8003e72 <main+0xaea>
 						refreshLCD = true;
 8003df4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ee4 <main+0xb5c>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	701a      	strb	r2, [r3, #0]
 						switch(position) {
 8003dfa:	4b41      	ldr	r3, [pc, #260]	@ (8003f00 <main+0xb78>)
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d002      	beq.n	8003e08 <main+0xa80>
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d01b      	beq.n	8003e3e <main+0xab6>
 8003e06:	e0b1      	b.n	8003f6c <main+0xbe4>
 							case 1:
 								__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 2000);
 8003e08:	4b41      	ldr	r3, [pc, #260]	@ (8003f10 <main+0xb88>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003e10:	63da      	str	r2, [r3, #60]	@ 0x3c
 								HAL_Delay(shutter_down);
 8003e12:	4b40      	ldr	r3, [pc, #256]	@ (8003f14 <main+0xb8c>)
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f001 fe40 	bl	8005a9c <HAL_Delay>
 							   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8003e1c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f10 <main+0xb88>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2200      	movs	r2, #0
 8003e22:	63da      	str	r2, [r3, #60]	@ 0x3c
 							  garageShutter= true;
 8003e24:	4b3c      	ldr	r3, [pc, #240]	@ (8003f18 <main+0xb90>)
 8003e26:	2201      	movs	r2, #1
 8003e28:	701a      	strb	r2, [r3, #0]
 							   LCD_WriteText("Shutter");
 8003e2a:	483c      	ldr	r0, [pc, #240]	@ (8003f1c <main+0xb94>)
 8003e2c:	f7fe fec0 	bl	8002bb0 <LCD_WriteText>
 							   LCD_WriteTextXY("is lowering",0,1);
 8003e30:	2201      	movs	r2, #1
 8003e32:	2100      	movs	r1, #0
 8003e34:	483a      	ldr	r0, [pc, #232]	@ (8003f20 <main+0xb98>)
 8003e36:	f7fe feea 	bl	8002c0e <LCD_WriteTextXY>
 							   break;
 8003e3a:	bf00      	nop
 						switch(position) {
 8003e3c:	e096      	b.n	8003f6c <main+0xbe4>
 							case 2:
 								__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 500);
 8003e3e:	4b34      	ldr	r3, [pc, #208]	@ (8003f10 <main+0xb88>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003e46:	63da      	str	r2, [r3, #60]	@ 0x3c
 								HAL_Delay(shutter_up);
 8003e48:	4b36      	ldr	r3, [pc, #216]	@ (8003f24 <main+0xb9c>)
 8003e4a:	881b      	ldrh	r3, [r3, #0]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f001 fe25 	bl	8005a9c <HAL_Delay>
 								__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8003e52:	4b2f      	ldr	r3, [pc, #188]	@ (8003f10 <main+0xb88>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2200      	movs	r2, #0
 8003e58:	63da      	str	r2, [r3, #60]	@ 0x3c
 								garageShutter = false;
 8003e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8003f18 <main+0xb90>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	701a      	strb	r2, [r3, #0]
 								LCD_WriteText("Shutter");
 8003e60:	482e      	ldr	r0, [pc, #184]	@ (8003f1c <main+0xb94>)
 8003e62:	f7fe fea5 	bl	8002bb0 <LCD_WriteText>
 								LCD_WriteTextXY("go up",0,1);
 8003e66:	2201      	movs	r2, #1
 8003e68:	2100      	movs	r1, #0
 8003e6a:	482f      	ldr	r0, [pc, #188]	@ (8003f28 <main+0xba0>)
 8003e6c:	f7fe fecf 	bl	8002c0e <LCD_WriteTextXY>
 						switch(position) {
 8003e70:	e07c      	b.n	8003f6c <main+0xbe4>
 						}
 				}
 			else if(symbol[0] == '*' && act_menu == menuGarageGate) {
 8003e72:	4b1f      	ldr	r3, [pc, #124]	@ (8003ef0 <main+0xb68>)
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e78:	d178      	bne.n	8003f6c <main+0xbe4>
 8003e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003ef8 <main+0xb70>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8003f2c <main+0xba4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d173      	bne.n	8003f6c <main+0xbe4>
 			 						refreshLCD = true;
 8003e84:	4b17      	ldr	r3, [pc, #92]	@ (8003ee4 <main+0xb5c>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	701a      	strb	r2, [r3, #0]

 			 						switch(position) {
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <main+0xb78>)
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d002      	beq.n	8003e98 <main+0xb10>
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d052      	beq.n	8003f3c <main+0xbb4>
 8003e96:	e069      	b.n	8003f6c <main+0xbe4>
 			 							case 1:
 			 								__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 500);
 8003e98:	4b25      	ldr	r3, [pc, #148]	@ (8003f30 <main+0xba8>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003ea0:	641a      	str	r2, [r3, #64]	@ 0x40
 			 								HAL_Delay(1200);
 8003ea2:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8003ea6:	f001 fdf9 	bl	8005a9c <HAL_Delay>
 			 							   __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 8003eaa:	4b21      	ldr	r3, [pc, #132]	@ (8003f30 <main+0xba8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	641a      	str	r2, [r3, #64]	@ 0x40
 			 							  garageGate= true;
 8003eb2:	4b20      	ldr	r3, [pc, #128]	@ (8003f34 <main+0xbac>)
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	701a      	strb	r2, [r3, #0]
 			 							   LCD_WriteText("Gate");
 8003eb8:	481f      	ldr	r0, [pc, #124]	@ (8003f38 <main+0xbb0>)
 8003eba:	f7fe fe79 	bl	8002bb0 <LCD_WriteText>
 			 							   LCD_WriteTextXY("is lowering",0,1);
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	4817      	ldr	r0, [pc, #92]	@ (8003f20 <main+0xb98>)
 8003ec4:	f7fe fea3 	bl	8002c0e <LCD_WriteTextXY>
 			 							   break;
 8003ec8:	e050      	b.n	8003f6c <main+0xbe4>
 8003eca:	bf00      	nop
 8003ecc:	0800cc34 	.word	0x0800cc34
 8003ed0:	0800cc1c 	.word	0x0800cc1c
 8003ed4:	2000011c 	.word	0x2000011c
 8003ed8:	20000460 	.word	0x20000460
 8003edc:	0800cc28 	.word	0x0800cc28
 8003ee0:	200002bc 	.word	0x200002bc
 8003ee4:	200002b1 	.word	0x200002b1
 8003ee8:	20000284 	.word	0x20000284
 8003eec:	0800cc3c 	.word	0x0800cc3c
 8003ef0:	20000280 	.word	0x20000280
 8003ef4:	0800cc4c 	.word	0x0800cc4c
 8003ef8:	20000108 	.word	0x20000108
 8003efc:	200000c8 	.word	0x200000c8
 8003f00:	20000054 	.word	0x20000054
 8003f04:	20000055 	.word	0x20000055
 8003f08:	200000b8 	.word	0x200000b8
 8003f0c:	200000d8 	.word	0x200000d8
 8003f10:	20000414 	.word	0x20000414
 8003f14:	2000010e 	.word	0x2000010e
 8003f18:	200002ba 	.word	0x200002ba
 8003f1c:	0800cc70 	.word	0x0800cc70
 8003f20:	0800cc78 	.word	0x0800cc78
 8003f24:	2000010c 	.word	0x2000010c
 8003f28:	0800cc84 	.word	0x0800cc84
 8003f2c:	200000e8 	.word	0x200000e8
 8003f30:	200004ac 	.word	0x200004ac
 8003f34:	200002bb 	.word	0x200002bb
 8003f38:	0800cc8c 	.word	0x0800cc8c
 			 							case 2:
 			 								__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 2000);
 8003f3c:	4bc1      	ldr	r3, [pc, #772]	@ (8004244 <main+0xebc>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003f44:	641a      	str	r2, [r3, #64]	@ 0x40
 			 								HAL_Delay(1200);
 8003f46:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8003f4a:	f001 fda7 	bl	8005a9c <HAL_Delay>
 			 								__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 8003f4e:	4bbd      	ldr	r3, [pc, #756]	@ (8004244 <main+0xebc>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2200      	movs	r2, #0
 8003f54:	641a      	str	r2, [r3, #64]	@ 0x40
 			 								garageGate = false;
 8003f56:	4bbc      	ldr	r3, [pc, #752]	@ (8004248 <main+0xec0>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]
 			 								LCD_WriteText("Gate");
 8003f5c:	48bb      	ldr	r0, [pc, #748]	@ (800424c <main+0xec4>)
 8003f5e:	f7fe fe27 	bl	8002bb0 <LCD_WriteText>
 			 								LCD_WriteTextXY("go up",0,1);
 8003f62:	2201      	movs	r2, #1
 8003f64:	2100      	movs	r1, #0
 8003f66:	48ba      	ldr	r0, [pc, #744]	@ (8004250 <main+0xec8>)
 8003f68:	f7fe fe51 	bl	8002c0e <LCD_WriteTextXY>
 			 						}
 			 				}

 	if (symbol[0] == '#')
 8003f6c:	4bb9      	ldr	r3, [pc, #740]	@ (8004254 <main+0xecc>)
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	2b23      	cmp	r3, #35	@ 0x23
 8003f72:	d10b      	bne.n	8003f8c <main+0xc04>
 	{
 		refreshLCD = true;
 8003f74:	4bb8      	ldr	r3, [pc, #736]	@ (8004258 <main+0xed0>)
 8003f76:	2201      	movs	r2, #1
 8003f78:	701a      	strb	r2, [r3, #0]
 		act_menu = mainmenu;
 8003f7a:	4bb8      	ldr	r3, [pc, #736]	@ (800425c <main+0xed4>)
 8003f7c:	4ab8      	ldr	r2, [pc, #736]	@ (8004260 <main+0xed8>)
 8003f7e:	601a      	str	r2, [r3, #0]
 		position = 1;
 8003f80:	4bb8      	ldr	r3, [pc, #736]	@ (8004264 <main+0xedc>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	701a      	strb	r2, [r3, #0]
 		max_pos = 4;
 8003f86:	4bb8      	ldr	r3, [pc, #736]	@ (8004268 <main+0xee0>)
 8003f88:	2204      	movs	r2, #4
 8003f8a:	701a      	strb	r2, [r3, #0]
 	}

 	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, U*1000);
 8003f8c:	4bb7      	ldr	r3, [pc, #732]	@ (800426c <main+0xee4>)
 8003f8e:	edd3 7a00 	vldr	s15, [r3]
 8003f92:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8004270 <main+0xee8>
 8003f96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f9a:	4bb6      	ldr	r3, [pc, #728]	@ (8004274 <main+0xeec>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fa2:	ee17 2a90 	vmov	r2, s15
 8003fa6:	63da      	str	r2, [r3, #60]	@ 0x3c

 	HAL_Delay(200);
 8003fa8:	20c8      	movs	r0, #200	@ 0xc8
 8003faa:	f001 fd77 	bl	8005a9c <HAL_Delay>
 	///////////////SYSTEM TEMPERATURY///////////////////////////////////////////////////
 	BMP2_ReadData(&bmp2dev, &press, &temp);
 8003fae:	4ab2      	ldr	r2, [pc, #712]	@ (8004278 <main+0xef0>)
 8003fb0:	49b2      	ldr	r1, [pc, #712]	@ (800427c <main+0xef4>)
 8003fb2:	48b3      	ldr	r0, [pc, #716]	@ (8004280 <main+0xef8>)
 8003fb4:	f7fe f9b6 	bl	8002324 <BMP2_ReadData>
 	 	roundedValue = roundToTwoDecimals(temp);
 8003fb8:	4baf      	ldr	r3, [pc, #700]	@ (8004278 <main+0xef0>)
 8003fba:	ed93 7b00 	vldr	d7, [r3]
 8003fbe:	eeb0 0a47 	vmov.f32	s0, s14
 8003fc2:	eef0 0a67 	vmov.f32	s1, s15
 8003fc6:	f7fe ff1f 	bl	8002e08 <roundToTwoDecimals>
 8003fca:	eeb0 7a40 	vmov.f32	s14, s0
 8003fce:	eef0 7a60 	vmov.f32	s15, s1
 8003fd2:	4bac      	ldr	r3, [pc, #688]	@ (8004284 <main+0xefc>)
 8003fd4:	ed83 7b00 	vstr	d7, [r3]
 	 	int twoDigits = (int)roundedValue % 100;
 8003fd8:	4baa      	ldr	r3, [pc, #680]	@ (8004284 <main+0xefc>)
 8003fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fde:	4610      	mov	r0, r2
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	f7fc fdd3 	bl	8000b8c <__aeabi_d2iz>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4aa7      	ldr	r2, [pc, #668]	@ (8004288 <main+0xf00>)
 8003fea:	fb82 1203 	smull	r1, r2, r2, r3
 8003fee:	1151      	asrs	r1, r2, #5
 8003ff0:	17da      	asrs	r2, r3, #31
 8003ff2:	1a8a      	subs	r2, r1, r2
 8003ff4:	2164      	movs	r1, #100	@ 0x64
 8003ff6:	fb01 f202 	mul.w	r2, r1, r2
 8003ffa:	1a9b      	subs	r3, r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
 	 	char bufferTemp[4];
 		sprintf(bufferTemp, "TM%02d", twoDigits);
 8003ffe:	f107 0310 	add.w	r3, r7, #16
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	49a1      	ldr	r1, [pc, #644]	@ (800428c <main+0xf04>)
 8004006:	4618      	mov	r0, r3
 8004008:	f007 ffe2 	bl	800bfd0 <siprintf>
 		sendBluetoothData(bufferTemp);
 800400c:	f107 0310 	add.w	r3, r7, #16
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff f8e1 	bl	80031d8 <sendBluetoothData>
 	///////////////SYSTEM ZASILANIA///////////////////////////////////////////////////
 	vbus = INA219_ReadBusVoltage(&ina219);
 8004016:	489e      	ldr	r0, [pc, #632]	@ (8004290 <main+0xf08>)
 8004018:	f7fd f80e 	bl	8001038 <INA219_ReadBusVoltage>
 800401c:	4603      	mov	r3, r0
 800401e:	461a      	mov	r2, r3
 8004020:	4b9c      	ldr	r3, [pc, #624]	@ (8004294 <main+0xf0c>)
 8004022:	601a      	str	r2, [r3, #0]
 		 	   vshunt = INA219_ReadShuntVolage(&ina219);
 8004024:	489a      	ldr	r0, [pc, #616]	@ (8004290 <main+0xf08>)
 8004026:	f7fd f843 	bl	80010b0 <INA219_ReadShuntVolage>
 800402a:	4603      	mov	r3, r0
 800402c:	461a      	mov	r2, r3
 800402e:	4b9a      	ldr	r3, [pc, #616]	@ (8004298 <main+0xf10>)
 8004030:	601a      	str	r2, [r3, #0]
 		 	   current = INA219_ReadCurrent(&ina219);
 8004032:	4897      	ldr	r0, [pc, #604]	@ (8004290 <main+0xf08>)
 8004034:	f7fd f824 	bl	8001080 <INA219_ReadCurrent>
 8004038:	4603      	mov	r3, r0
 800403a:	461a      	mov	r2, r3
 800403c:	4b97      	ldr	r3, [pc, #604]	@ (800429c <main+0xf14>)
 800403e:	601a      	str	r2, [r3, #0]
 		 	   power = vbus * current;
 8004040:	4b94      	ldr	r3, [pc, #592]	@ (8004294 <main+0xf0c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a95      	ldr	r2, [pc, #596]	@ (800429c <main+0xf14>)
 8004046:	6812      	ldr	r2, [r2, #0]
 8004048:	fb02 f303 	mul.w	r3, r2, r3
 800404c:	4a94      	ldr	r2, [pc, #592]	@ (80042a0 <main+0xf18>)
 800404e:	6013      	str	r3, [r2, #0]
 		 	   int threeDigits = power /10000;
 8004050:	4b93      	ldr	r3, [pc, #588]	@ (80042a0 <main+0xf18>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a93      	ldr	r2, [pc, #588]	@ (80042a4 <main+0xf1c>)
 8004056:	fba2 2303 	umull	r2, r3, r2, r3
 800405a:	0b5b      	lsrs	r3, r3, #13
 800405c:	617b      	str	r3, [r7, #20]
 		 	   char bufferPower[10];
 		 	   sprintf(bufferPower, "W%03d", threeDigits);
 800405e:	1d3b      	adds	r3, r7, #4
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	4991      	ldr	r1, [pc, #580]	@ (80042a8 <main+0xf20>)
 8004064:	4618      	mov	r0, r3
 8004066:	f007 ffb3 	bl	800bfd0 <siprintf>
 		 	   sendBluetoothData(bufferPower);
 800406a:	1d3b      	adds	r3, r7, #4
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff f8b3 	bl	80031d8 <sendBluetoothData>

 		 	   // Konwersja na jednostki podstawowe (V i A)
 		 	    solar_volts = vbus / 1000.0;  // mV -> V
 8004072:	4b88      	ldr	r3, [pc, #544]	@ (8004294 <main+0xf0c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f7fc fa74 	bl	8000564 <__aeabi_ui2d>
 800407c:	f04f 0200 	mov.w	r2, #0
 8004080:	4b8a      	ldr	r3, [pc, #552]	@ (80042ac <main+0xf24>)
 8004082:	f7fc fc13 	bl	80008ac <__aeabi_ddiv>
 8004086:	4602      	mov	r2, r0
 8004088:	460b      	mov	r3, r1
 800408a:	4610      	mov	r0, r2
 800408c:	4619      	mov	r1, r3
 800408e:	f7fc fdc5 	bl	8000c1c <__aeabi_d2f>
 8004092:	4603      	mov	r3, r0
 8004094:	4a86      	ldr	r2, [pc, #536]	@ (80042b0 <main+0xf28>)
 8004096:	6013      	str	r3, [r2, #0]
 		 	    vshunt_volts = vshunt / 1000.0; // mV -> V
 8004098:	4b7f      	ldr	r3, [pc, #508]	@ (8004298 <main+0xf10>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f7fc fa61 	bl	8000564 <__aeabi_ui2d>
 80040a2:	f04f 0200 	mov.w	r2, #0
 80040a6:	4b81      	ldr	r3, [pc, #516]	@ (80042ac <main+0xf24>)
 80040a8:	f7fc fc00 	bl	80008ac <__aeabi_ddiv>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4610      	mov	r0, r2
 80040b2:	4619      	mov	r1, r3
 80040b4:	f7fc fdb2 	bl	8000c1c <__aeabi_d2f>
 80040b8:	4603      	mov	r3, r0
 80040ba:	4a7e      	ldr	r2, [pc, #504]	@ (80042b4 <main+0xf2c>)
 80040bc:	6013      	str	r3, [r2, #0]
 		 	    solar_amps = current / 1000.0; // mA -> A
 80040be:	4b77      	ldr	r3, [pc, #476]	@ (800429c <main+0xf14>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fc fa4e 	bl	8000564 <__aeabi_ui2d>
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	4b77      	ldr	r3, [pc, #476]	@ (80042ac <main+0xf24>)
 80040ce:	f7fc fbed 	bl	80008ac <__aeabi_ddiv>
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	4610      	mov	r0, r2
 80040d8:	4619      	mov	r1, r3
 80040da:	f7fc fd9f 	bl	8000c1c <__aeabi_d2f>
 80040de:	4603      	mov	r3, r0
 80040e0:	4a75      	ldr	r2, [pc, #468]	@ (80042b8 <main+0xf30>)
 80040e2:	6013      	str	r3, [r2, #0]

 		 	//        Zaokrglanie do 3 miejsc po przecinku
 		 	       solar_volts = round(solar_volts * 1000) / 1000;
 80040e4:	4b72      	ldr	r3, [pc, #456]	@ (80042b0 <main+0xf28>)
 80040e6:	edd3 7a00 	vldr	s15, [r3]
 80040ea:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8004270 <main+0xee8>
 80040ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040f2:	ee17 0a90 	vmov	r0, s15
 80040f6:	f7fc fa57 	bl	80005a8 <__aeabi_f2d>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	ec43 2b10 	vmov	d0, r2, r3
 8004102:	f008 fc81 	bl	800ca08 <round>
 8004106:	ec51 0b10 	vmov	r0, r1, d0
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	4b67      	ldr	r3, [pc, #412]	@ (80042ac <main+0xf24>)
 8004110:	f7fc fbcc 	bl	80008ac <__aeabi_ddiv>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4610      	mov	r0, r2
 800411a:	4619      	mov	r1, r3
 800411c:	f7fc fd7e 	bl	8000c1c <__aeabi_d2f>
 8004120:	4603      	mov	r3, r0
 8004122:	4a63      	ldr	r2, [pc, #396]	@ (80042b0 <main+0xf28>)
 8004124:	6013      	str	r3, [r2, #0]
 		 	       vshunt_volts = round(vshunt_volts * 1000) / 1000;
 8004126:	4b63      	ldr	r3, [pc, #396]	@ (80042b4 <main+0xf2c>)
 8004128:	edd3 7a00 	vldr	s15, [r3]
 800412c:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8004270 <main+0xee8>
 8004130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004134:	ee17 0a90 	vmov	r0, s15
 8004138:	f7fc fa36 	bl	80005a8 <__aeabi_f2d>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	ec43 2b10 	vmov	d0, r2, r3
 8004144:	f008 fc60 	bl	800ca08 <round>
 8004148:	ec51 0b10 	vmov	r0, r1, d0
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	4b56      	ldr	r3, [pc, #344]	@ (80042ac <main+0xf24>)
 8004152:	f7fc fbab 	bl	80008ac <__aeabi_ddiv>
 8004156:	4602      	mov	r2, r0
 8004158:	460b      	mov	r3, r1
 800415a:	4610      	mov	r0, r2
 800415c:	4619      	mov	r1, r3
 800415e:	f7fc fd5d 	bl	8000c1c <__aeabi_d2f>
 8004162:	4603      	mov	r3, r0
 8004164:	4a53      	ldr	r2, [pc, #332]	@ (80042b4 <main+0xf2c>)
 8004166:	6013      	str	r3, [r2, #0]
 		 	       solar_amps = round(solar_amps * 1000) / 1000;
 8004168:	4b53      	ldr	r3, [pc, #332]	@ (80042b8 <main+0xf30>)
 800416a:	edd3 7a00 	vldr	s15, [r3]
 800416e:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8004270 <main+0xee8>
 8004172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004176:	ee17 0a90 	vmov	r0, s15
 800417a:	f7fc fa15 	bl	80005a8 <__aeabi_f2d>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	ec43 2b10 	vmov	d0, r2, r3
 8004186:	f008 fc3f 	bl	800ca08 <round>
 800418a:	ec51 0b10 	vmov	r0, r1, d0
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	4b46      	ldr	r3, [pc, #280]	@ (80042ac <main+0xf24>)
 8004194:	f7fc fb8a 	bl	80008ac <__aeabi_ddiv>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4610      	mov	r0, r2
 800419e:	4619      	mov	r1, r3
 80041a0:	f7fc fd3c 	bl	8000c1c <__aeabi_d2f>
 80041a4:	4603      	mov	r3, r0
 80041a6:	4a44      	ldr	r2, [pc, #272]	@ (80042b8 <main+0xf30>)
 80041a8:	6013      	str	r3, [r2, #0]
 		 	       solar_power = solar_volts * solar_amps;
 80041aa:	4b41      	ldr	r3, [pc, #260]	@ (80042b0 <main+0xf28>)
 80041ac:	ed93 7a00 	vldr	s14, [r3]
 80041b0:	4b41      	ldr	r3, [pc, #260]	@ (80042b8 <main+0xf30>)
 80041b2:	edd3 7a00 	vldr	s15, [r3]
 80041b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ba:	4b40      	ldr	r3, [pc, #256]	@ (80042bc <main+0xf34>)
 80041bc:	edc3 7a00 	vstr	s15, [r3]

 		  vbus2 = INA219_ReadBusVoltage(&ina219_2);
 80041c0:	483f      	ldr	r0, [pc, #252]	@ (80042c0 <main+0xf38>)
 80041c2:	f7fc ff39 	bl	8001038 <INA219_ReadBusVoltage>
 80041c6:	4603      	mov	r3, r0
 80041c8:	461a      	mov	r2, r3
 80041ca:	4b3e      	ldr	r3, [pc, #248]	@ (80042c4 <main+0xf3c>)
 80041cc:	601a      	str	r2, [r3, #0]
 		   vshunt2 = INA219_ReadShuntVolage(&ina219_2);
 80041ce:	483c      	ldr	r0, [pc, #240]	@ (80042c0 <main+0xf38>)
 80041d0:	f7fc ff6e 	bl	80010b0 <INA219_ReadShuntVolage>
 80041d4:	4603      	mov	r3, r0
 80041d6:	461a      	mov	r2, r3
 80041d8:	4b3b      	ldr	r3, [pc, #236]	@ (80042c8 <main+0xf40>)
 80041da:	601a      	str	r2, [r3, #0]
 			   current2 = INA219_ReadCurrent(&ina219_2);
 80041dc:	4838      	ldr	r0, [pc, #224]	@ (80042c0 <main+0xf38>)
 80041de:	f7fc ff4f 	bl	8001080 <INA219_ReadCurrent>
 80041e2:	4603      	mov	r3, r0
 80041e4:	461a      	mov	r2, r3
 80041e6:	4b39      	ldr	r3, [pc, #228]	@ (80042cc <main+0xf44>)
 80041e8:	601a      	str	r2, [r3, #0]
 			   power2 = vbus2 * current2;
 80041ea:	4b36      	ldr	r3, [pc, #216]	@ (80042c4 <main+0xf3c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a37      	ldr	r2, [pc, #220]	@ (80042cc <main+0xf44>)
 80041f0:	6812      	ldr	r2, [r2, #0]
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	4a36      	ldr	r2, [pc, #216]	@ (80042d0 <main+0xf48>)
 80041f8:	6013      	str	r3, [r2, #0]

 			   // Konwersja na jednostki podstawowe (V i A)
 			   	 	    output_volts = vbus2 / 1000.0;  // mV -> V
 80041fa:	4b32      	ldr	r3, [pc, #200]	@ (80042c4 <main+0xf3c>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fc f9b0 	bl	8000564 <__aeabi_ui2d>
 8004204:	f04f 0200 	mov.w	r2, #0
 8004208:	4b28      	ldr	r3, [pc, #160]	@ (80042ac <main+0xf24>)
 800420a:	f7fc fb4f 	bl	80008ac <__aeabi_ddiv>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4610      	mov	r0, r2
 8004214:	4619      	mov	r1, r3
 8004216:	f7fc fd01 	bl	8000c1c <__aeabi_d2f>
 800421a:	4603      	mov	r3, r0
 800421c:	4a2d      	ldr	r2, [pc, #180]	@ (80042d4 <main+0xf4c>)
 800421e:	6013      	str	r3, [r2, #0]
 			   	 	    vshunt_volts2 = vshunt2 / 1000.0; // mV -> V
 8004220:	4b29      	ldr	r3, [pc, #164]	@ (80042c8 <main+0xf40>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4618      	mov	r0, r3
 8004226:	f7fc f99d 	bl	8000564 <__aeabi_ui2d>
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	4b1f      	ldr	r3, [pc, #124]	@ (80042ac <main+0xf24>)
 8004230:	f7fc fb3c 	bl	80008ac <__aeabi_ddiv>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4610      	mov	r0, r2
 800423a:	4619      	mov	r1, r3
 800423c:	f7fc fcee 	bl	8000c1c <__aeabi_d2f>
 8004240:	4603      	mov	r3, r0
 8004242:	e049      	b.n	80042d8 <main+0xf50>
 8004244:	200004ac 	.word	0x200004ac
 8004248:	200002bb 	.word	0x200002bb
 800424c:	0800cc8c 	.word	0x0800cc8c
 8004250:	0800cc84 	.word	0x0800cc84
 8004254:	20000280 	.word	0x20000280
 8004258:	200002b1 	.word	0x200002b1
 800425c:	20000108 	.word	0x20000108
 8004260:	20000058 	.word	0x20000058
 8004264:	20000054 	.word	0x20000054
 8004268:	20000055 	.word	0x20000055
 800426c:	200002c4 	.word	0x200002c4
 8004270:	447a0000 	.word	0x447a0000
 8004274:	200004f8 	.word	0x200004f8
 8004278:	200002e0 	.word	0x200002e0
 800427c:	200002e8 	.word	0x200002e8
 8004280:	20000018 	.word	0x20000018
 8004284:	200002f0 	.word	0x200002f0
 8004288:	51eb851f 	.word	0x51eb851f
 800428c:	0800cc94 	.word	0x0800cc94
 8004290:	200002f8 	.word	0x200002f8
 8004294:	20000308 	.word	0x20000308
 8004298:	2000030c 	.word	0x2000030c
 800429c:	20000310 	.word	0x20000310
 80042a0:	20000314 	.word	0x20000314
 80042a4:	d1b71759 	.word	0xd1b71759
 80042a8:	0800cc9c 	.word	0x0800cc9c
 80042ac:	408f4000 	.word	0x408f4000
 80042b0:	2000032c 	.word	0x2000032c
 80042b4:	20000330 	.word	0x20000330
 80042b8:	20000334 	.word	0x20000334
 80042bc:	20000344 	.word	0x20000344
 80042c0:	20000300 	.word	0x20000300
 80042c4:	20000318 	.word	0x20000318
 80042c8:	2000031c 	.word	0x2000031c
 80042cc:	20000320 	.word	0x20000320
 80042d0:	20000324 	.word	0x20000324
 80042d4:	20000338 	.word	0x20000338
 80042d8:	4a7b      	ldr	r2, [pc, #492]	@ (80044c8 <main+0x1140>)
 80042da:	6013      	str	r3, [r2, #0]
 			   	 	    current_amps2 = current2 / 1000.0; // mA -> A
 80042dc:	4b7b      	ldr	r3, [pc, #492]	@ (80044cc <main+0x1144>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7fc f93f 	bl	8000564 <__aeabi_ui2d>
 80042e6:	f04f 0200 	mov.w	r2, #0
 80042ea:	4b79      	ldr	r3, [pc, #484]	@ (80044d0 <main+0x1148>)
 80042ec:	f7fc fade 	bl	80008ac <__aeabi_ddiv>
 80042f0:	4602      	mov	r2, r0
 80042f2:	460b      	mov	r3, r1
 80042f4:	4610      	mov	r0, r2
 80042f6:	4619      	mov	r1, r3
 80042f8:	f7fc fc90 	bl	8000c1c <__aeabi_d2f>
 80042fc:	4603      	mov	r3, r0
 80042fe:	4a75      	ldr	r2, [pc, #468]	@ (80044d4 <main+0x114c>)
 8004300:	6013      	str	r3, [r2, #0]

 			   	 	      //  Zaokrglanie do 3 miejsc po przecinku
 			   	 	       output_volts = round(output_volts * 1000) / 1000;
 8004302:	4b75      	ldr	r3, [pc, #468]	@ (80044d8 <main+0x1150>)
 8004304:	edd3 7a00 	vldr	s15, [r3]
 8004308:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80044dc <main+0x1154>
 800430c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004310:	ee17 0a90 	vmov	r0, s15
 8004314:	f7fc f948 	bl	80005a8 <__aeabi_f2d>
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	ec43 2b10 	vmov	d0, r2, r3
 8004320:	f008 fb72 	bl	800ca08 <round>
 8004324:	ec51 0b10 	vmov	r0, r1, d0
 8004328:	f04f 0200 	mov.w	r2, #0
 800432c:	4b68      	ldr	r3, [pc, #416]	@ (80044d0 <main+0x1148>)
 800432e:	f7fc fabd 	bl	80008ac <__aeabi_ddiv>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	4610      	mov	r0, r2
 8004338:	4619      	mov	r1, r3
 800433a:	f7fc fc6f 	bl	8000c1c <__aeabi_d2f>
 800433e:	4603      	mov	r3, r0
 8004340:	4a65      	ldr	r2, [pc, #404]	@ (80044d8 <main+0x1150>)
 8004342:	6013      	str	r3, [r2, #0]
 			   	 	       vshunt_volts2 = round(vshunt_volts2 * 1000) / 1000;
 8004344:	4b60      	ldr	r3, [pc, #384]	@ (80044c8 <main+0x1140>)
 8004346:	edd3 7a00 	vldr	s15, [r3]
 800434a:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80044dc <main+0x1154>
 800434e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004352:	ee17 0a90 	vmov	r0, s15
 8004356:	f7fc f927 	bl	80005a8 <__aeabi_f2d>
 800435a:	4602      	mov	r2, r0
 800435c:	460b      	mov	r3, r1
 800435e:	ec43 2b10 	vmov	d0, r2, r3
 8004362:	f008 fb51 	bl	800ca08 <round>
 8004366:	ec51 0b10 	vmov	r0, r1, d0
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	4b58      	ldr	r3, [pc, #352]	@ (80044d0 <main+0x1148>)
 8004370:	f7fc fa9c 	bl	80008ac <__aeabi_ddiv>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	f7fc fc4e 	bl	8000c1c <__aeabi_d2f>
 8004380:	4603      	mov	r3, r0
 8004382:	4a51      	ldr	r2, [pc, #324]	@ (80044c8 <main+0x1140>)
 8004384:	6013      	str	r3, [r2, #0]
 			   	 	       current_amps2 = round(current_amps2 * 1000) /  1000;
 8004386:	4b53      	ldr	r3, [pc, #332]	@ (80044d4 <main+0x114c>)
 8004388:	edd3 7a00 	vldr	s15, [r3]
 800438c:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80044dc <main+0x1154>
 8004390:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004394:	ee17 0a90 	vmov	r0, s15
 8004398:	f7fc f906 	bl	80005a8 <__aeabi_f2d>
 800439c:	4602      	mov	r2, r0
 800439e:	460b      	mov	r3, r1
 80043a0:	ec43 2b10 	vmov	d0, r2, r3
 80043a4:	f008 fb30 	bl	800ca08 <round>
 80043a8:	ec51 0b10 	vmov	r0, r1, d0
 80043ac:	f04f 0200 	mov.w	r2, #0
 80043b0:	4b47      	ldr	r3, [pc, #284]	@ (80044d0 <main+0x1148>)
 80043b2:	f7fc fa7b 	bl	80008ac <__aeabi_ddiv>
 80043b6:	4602      	mov	r2, r0
 80043b8:	460b      	mov	r3, r1
 80043ba:	4610      	mov	r0, r2
 80043bc:	4619      	mov	r1, r3
 80043be:	f7fc fc2d 	bl	8000c1c <__aeabi_d2f>
 80043c2:	4603      	mov	r3, r0
 80043c4:	4a43      	ldr	r2, [pc, #268]	@ (80044d4 <main+0x114c>)
 80043c6:	6013      	str	r3, [r2, #0]
 	    if(Output == true)
 80043c8:	4b45      	ldr	r3, [pc, #276]	@ (80044e0 <main+0x1158>)
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d038      	beq.n	8004442 <main+0x10ba>
 	    {
 		if(solar_volts >= 4.7) energymode = 1;
 80043d0:	4b44      	ldr	r3, [pc, #272]	@ (80044e4 <main+0x115c>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fc f8e7 	bl	80005a8 <__aeabi_f2d>
 80043da:	a337      	add	r3, pc, #220	@ (adr r3, 80044b8 <main+0x1130>)
 80043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e0:	f7fc fbc0 	bl	8000b64 <__aeabi_dcmpge>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <main+0x106a>
 80043ea:	4b3f      	ldr	r3, [pc, #252]	@ (80044e8 <main+0x1160>)
 80043ec:	2201      	movs	r2, #1
 80043ee:	801a      	strh	r2, [r3, #0]
 80043f0:	e01a      	b.n	8004428 <main+0x10a0>
 		else if(PowerSupply == false && solar_volts < 4.6 && energymode != 2) energymode = 2;
 80043f2:	4b3e      	ldr	r3, [pc, #248]	@ (80044ec <main+0x1164>)
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	f083 0301 	eor.w	r3, r3, #1
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d013      	beq.n	8004428 <main+0x10a0>
 8004400:	4b38      	ldr	r3, [pc, #224]	@ (80044e4 <main+0x115c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f7fc f8cf 	bl	80005a8 <__aeabi_f2d>
 800440a:	a32d      	add	r3, pc, #180	@ (adr r3, 80044c0 <main+0x1138>)
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f7fc fb94 	bl	8000b3c <__aeabi_dcmplt>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d006      	beq.n	8004428 <main+0x10a0>
 800441a:	4b33      	ldr	r3, [pc, #204]	@ (80044e8 <main+0x1160>)
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d002      	beq.n	8004428 <main+0x10a0>
 8004422:	4b31      	ldr	r3, [pc, #196]	@ (80044e8 <main+0x1160>)
 8004424:	2202      	movs	r2, #2
 8004426:	801a      	strh	r2, [r3, #0]
 		if(output_volts < 4) energymode = 3;
 8004428:	4b2b      	ldr	r3, [pc, #172]	@ (80044d8 <main+0x1150>)
 800442a:	edd3 7a00 	vldr	s15, [r3]
 800442e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004432:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443a:	d502      	bpl.n	8004442 <main+0x10ba>
 800443c:	4b2a      	ldr	r3, [pc, #168]	@ (80044e8 <main+0x1160>)
 800443e:	2203      	movs	r2, #3
 8004440:	801a      	strh	r2, [r3, #0]
 	    }
 		if(Output == false) energymode = 4; //wylaczenie zasilania, panel jesli jest w stanie to aduje akumulator
 8004442:	4b27      	ldr	r3, [pc, #156]	@ (80044e0 <main+0x1158>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	f083 0301 	eor.w	r3, r3, #1
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <main+0x10ce>
 8004450:	4b25      	ldr	r3, [pc, #148]	@ (80044e8 <main+0x1160>)
 8004452:	2204      	movs	r2, #4
 8004454:	801a      	strh	r2, [r3, #0]
 		switch (energymode) {
 8004456:	4b24      	ldr	r3, [pc, #144]	@ (80044e8 <main+0x1160>)
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	3b01      	subs	r3, #1
 800445c:	2b03      	cmp	r3, #3
 800445e:	d825      	bhi.n	80044ac <main+0x1124>
 8004460:	a201      	add	r2, pc, #4	@ (adr r2, 8004468 <main+0x10e0>)
 8004462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004466:	bf00      	nop
 8004468:	08004479 	.word	0x08004479
 800446c:	08004487 	.word	0x08004487
 8004470:	08004491 	.word	0x08004491
 8004474:	0800449f 	.word	0x0800449f
 		case 1:
 			PowerSupply_Off();
 8004478:	f7fe fdfe 	bl	8003078 <PowerSupply_Off>
 			Battery_Off();
 800447c:	f7fe fe36 	bl	80030ec <Battery_Off>
 			Solar_On();
 8004480:	f7fe fe8a 	bl	8003198 <Solar_On>
 			break;
 8004484:	e012      	b.n	80044ac <main+0x1124>
 		case 2:
 			Battery_On();
 8004486:	f7fe fe45 	bl	8003114 <Battery_On>
 			Solar_Off();
 800448a:	f7fe fe95 	bl	80031b8 <Solar_Off>
 			break;
 800448e:	e00d      	b.n	80044ac <main+0x1124>

 		case 3:
 			Battery_Off();
 8004490:	f7fe fe2c 	bl	80030ec <Battery_Off>
 			PowerSupply_On();
 8004494:	f7fe fe04 	bl	80030a0 <PowerSupply_On>
 			Solar_Off();
 8004498:	f7fe fe8e 	bl	80031b8 <Solar_Off>

 			break;
 800449c:	e006      	b.n	80044ac <main+0x1124>
 		case 4:
 			PowerSupply_Off();
 800449e:	f7fe fdeb 	bl	8003078 <PowerSupply_Off>
 			Battery_Off();
 80044a2:	f7fe fe23 	bl	80030ec <Battery_Off>
 			Solar_Off();
 80044a6:	f7fe fe87 	bl	80031b8 <Solar_Off>
 			break;
 80044aa:	bf00      	nop
 		}
 	////////////////////////////////////////////////////////////////////////////////////
 	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 80044ac:	2300      	movs	r3, #0
 80044ae:	61fb      	str	r3, [r7, #28]
 80044b0:	e02a      	b.n	8004508 <main+0x1180>
 80044b2:	bf00      	nop
 80044b4:	f3af 8000 	nop.w
 80044b8:	cccccccd 	.word	0xcccccccd
 80044bc:	4012cccc 	.word	0x4012cccc
 80044c0:	66666666 	.word	0x66666666
 80044c4:	40126666 	.word	0x40126666
 80044c8:	2000033c 	.word	0x2000033c
 80044cc:	20000320 	.word	0x20000320
 80044d0:	408f4000 	.word	0x408f4000
 80044d4:	20000340 	.word	0x20000340
 80044d8:	20000338 	.word	0x20000338
 80044dc:	447a0000 	.word	0x447a0000
 80044e0:	2000032a 	.word	0x2000032a
 80044e4:	2000032c 	.word	0x2000032c
 80044e8:	2000013c 	.word	0x2000013c
 80044ec:	20000328 	.word	0x20000328
 	    received[i] = rxBuffer[i]; // Kopiuj dane
 80044f0:	4aa7      	ldr	r2, [pc, #668]	@ (8004790 <main+0x1408>)
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	4413      	add	r3, r2
 80044f6:	7819      	ldrb	r1, [r3, #0]
 80044f8:	4aa6      	ldr	r2, [pc, #664]	@ (8004794 <main+0x140c>)
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	4413      	add	r3, r2
 80044fe:	460a      	mov	r2, r1
 8004500:	701a      	strb	r2, [r3, #0]
 	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	3301      	adds	r3, #1
 8004506:	61fb      	str	r3, [r7, #28]
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	2b03      	cmp	r3, #3
 800450c:	ddf0      	ble.n	80044f0 <main+0x1168>
 	}
 	received[RX_BUFFER_SIZE] = '\0'; // Dodaj znak koca stringa
 800450e:	4ba1      	ldr	r3, [pc, #644]	@ (8004794 <main+0x140c>)
 8004510:	2200      	movs	r2, #0
 8004512:	711a      	strb	r2, [r3, #4]
 	//Wyczenie wiata w kuchnii
 	if (strcmp(received, "LK00") == 0 && strcmp(lastMessage, "LK00") != 0) {
 8004514:	49a0      	ldr	r1, [pc, #640]	@ (8004798 <main+0x1410>)
 8004516:	489f      	ldr	r0, [pc, #636]	@ (8004794 <main+0x140c>)
 8004518:	f7fb fe7a 	bl	8000210 <strcmp>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d111      	bne.n	8004546 <main+0x11be>
 8004522:	499d      	ldr	r1, [pc, #628]	@ (8004798 <main+0x1410>)
 8004524:	489d      	ldr	r0, [pc, #628]	@ (800479c <main+0x1414>)
 8004526:	f7fb fe73 	bl	8000210 <strcmp>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00a      	beq.n	8004546 <main+0x11be>
 	    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8004530:	210c      	movs	r1, #12
 8004532:	489b      	ldr	r0, [pc, #620]	@ (80047a0 <main+0x1418>)
 8004534:	f005 f926 	bl	8009784 <HAL_TIM_PWM_Stop>
 	    strcpy(lastMessage, "LK00");
 8004538:	4b98      	ldr	r3, [pc, #608]	@ (800479c <main+0x1414>)
 800453a:	4a97      	ldr	r2, [pc, #604]	@ (8004798 <main+0x1410>)
 800453c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004540:	6018      	str	r0, [r3, #0]
 8004542:	3304      	adds	r3, #4
 8004544:	7019      	strb	r1, [r3, #0]
 	}
 	//Wczenie wiata w kuchnii
 	if (strcmp(received, "LK01") == 0 && strcmp(lastMessage, "LK01") != 0) {
 8004546:	4997      	ldr	r1, [pc, #604]	@ (80047a4 <main+0x141c>)
 8004548:	4892      	ldr	r0, [pc, #584]	@ (8004794 <main+0x140c>)
 800454a:	f7fb fe61 	bl	8000210 <strcmp>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d116      	bne.n	8004582 <main+0x11fa>
 8004554:	4993      	ldr	r1, [pc, #588]	@ (80047a4 <main+0x141c>)
 8004556:	4891      	ldr	r0, [pc, #580]	@ (800479c <main+0x1414>)
 8004558:	f7fb fe5a 	bl	8000210 <strcmp>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00f      	beq.n	8004582 <main+0x11fa>
 	 	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, brightnessKitchen);
 8004562:	4b91      	ldr	r3, [pc, #580]	@ (80047a8 <main+0x1420>)
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	4b8e      	ldr	r3, [pc, #568]	@ (80047a0 <main+0x1418>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40
 	 	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800456c:	210c      	movs	r1, #12
 800456e:	488c      	ldr	r0, [pc, #560]	@ (80047a0 <main+0x1418>)
 8004570:	f005 f80e 	bl	8009590 <HAL_TIM_PWM_Start>
 	 	strcpy(lastMessage, "LK01");
 8004574:	4b89      	ldr	r3, [pc, #548]	@ (800479c <main+0x1414>)
 8004576:	4a8b      	ldr	r2, [pc, #556]	@ (80047a4 <main+0x141c>)
 8004578:	e892 0003 	ldmia.w	r2, {r0, r1}
 800457c:	6018      	str	r0, [r3, #0]
 800457e:	3304      	adds	r3, #4
 8004580:	7019      	strb	r1, [r3, #0]
 	}
 	//Wyczenie wiata w salonie
 	if (strcmp(received, "LL00") == 0 && strcmp(lastMessage, "LL00") != 0) {
 8004582:	498a      	ldr	r1, [pc, #552]	@ (80047ac <main+0x1424>)
 8004584:	4883      	ldr	r0, [pc, #524]	@ (8004794 <main+0x140c>)
 8004586:	f7fb fe43 	bl	8000210 <strcmp>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d111      	bne.n	80045b4 <main+0x122c>
 8004590:	4986      	ldr	r1, [pc, #536]	@ (80047ac <main+0x1424>)
 8004592:	4882      	ldr	r0, [pc, #520]	@ (800479c <main+0x1414>)
 8004594:	f7fb fe3c 	bl	8000210 <strcmp>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <main+0x122c>
 	 	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800459e:	2100      	movs	r1, #0
 80045a0:	4883      	ldr	r0, [pc, #524]	@ (80047b0 <main+0x1428>)
 80045a2:	f005 f8ef 	bl	8009784 <HAL_TIM_PWM_Stop>
 	 	strcpy(lastMessage, "LL00");
 80045a6:	4b7d      	ldr	r3, [pc, #500]	@ (800479c <main+0x1414>)
 80045a8:	4a80      	ldr	r2, [pc, #512]	@ (80047ac <main+0x1424>)
 80045aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80045ae:	6018      	str	r0, [r3, #0]
 80045b0:	3304      	adds	r3, #4
 80045b2:	7019      	strb	r1, [r3, #0]
 	}
 	//Wczenie wiata w salonie
 	if (strcmp(received, "LL01") == 0 && strcmp(lastMessage, "LL01") != 0) {
 80045b4:	497f      	ldr	r1, [pc, #508]	@ (80047b4 <main+0x142c>)
 80045b6:	4877      	ldr	r0, [pc, #476]	@ (8004794 <main+0x140c>)
 80045b8:	f7fb fe2a 	bl	8000210 <strcmp>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d116      	bne.n	80045f0 <main+0x1268>
 80045c2:	497c      	ldr	r1, [pc, #496]	@ (80047b4 <main+0x142c>)
 80045c4:	4875      	ldr	r0, [pc, #468]	@ (800479c <main+0x1414>)
 80045c6:	f7fb fe23 	bl	8000210 <strcmp>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00f      	beq.n	80045f0 <main+0x1268>
 	 	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 80045d0:	4b79      	ldr	r3, [pc, #484]	@ (80047b8 <main+0x1430>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b76      	ldr	r3, [pc, #472]	@ (80047b0 <main+0x1428>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	635a      	str	r2, [r3, #52]	@ 0x34
 	 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80045da:	2100      	movs	r1, #0
 80045dc:	4874      	ldr	r0, [pc, #464]	@ (80047b0 <main+0x1428>)
 80045de:	f004 ffd7 	bl	8009590 <HAL_TIM_PWM_Start>
 	 	strcpy(lastMessage, "LL01");
 80045e2:	4b6e      	ldr	r3, [pc, #440]	@ (800479c <main+0x1414>)
 80045e4:	4a73      	ldr	r2, [pc, #460]	@ (80047b4 <main+0x142c>)
 80045e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80045ea:	6018      	str	r0, [r3, #0]
 80045ec:	3304      	adds	r3, #4
 80045ee:	7019      	strb	r1, [r3, #0]
 	}

 	if (strcmp(received, "LG00") == 0 && strcmp(lastMessage, "LG00") != 0) {
 80045f0:	4972      	ldr	r1, [pc, #456]	@ (80047bc <main+0x1434>)
 80045f2:	4868      	ldr	r0, [pc, #416]	@ (8004794 <main+0x140c>)
 80045f4:	f7fb fe0c 	bl	8000210 <strcmp>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d111      	bne.n	8004622 <main+0x129a>
 80045fe:	496f      	ldr	r1, [pc, #444]	@ (80047bc <main+0x1434>)
 8004600:	4866      	ldr	r0, [pc, #408]	@ (800479c <main+0x1414>)
 8004602:	f7fb fe05 	bl	8000210 <strcmp>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00a      	beq.n	8004622 <main+0x129a>
 	 	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800460c:	2100      	movs	r1, #0
 800460e:	4864      	ldr	r0, [pc, #400]	@ (80047a0 <main+0x1418>)
 8004610:	f005 f8b8 	bl	8009784 <HAL_TIM_PWM_Stop>
 	 	strcpy(lastMessage, "LG00");
 8004614:	4b61      	ldr	r3, [pc, #388]	@ (800479c <main+0x1414>)
 8004616:	4a69      	ldr	r2, [pc, #420]	@ (80047bc <main+0x1434>)
 8004618:	e892 0003 	ldmia.w	r2, {r0, r1}
 800461c:	6018      	str	r0, [r3, #0]
 800461e:	3304      	adds	r3, #4
 8004620:	7019      	strb	r1, [r3, #0]
 	}

 	if (strcmp(received, "LG01") == 0 && strcmp(lastMessage, "LG01") != 0) {
 8004622:	4967      	ldr	r1, [pc, #412]	@ (80047c0 <main+0x1438>)
 8004624:	485b      	ldr	r0, [pc, #364]	@ (8004794 <main+0x140c>)
 8004626:	f7fb fdf3 	bl	8000210 <strcmp>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d116      	bne.n	800465e <main+0x12d6>
 8004630:	4963      	ldr	r1, [pc, #396]	@ (80047c0 <main+0x1438>)
 8004632:	485a      	ldr	r0, [pc, #360]	@ (800479c <main+0x1414>)
 8004634:	f7fb fdec 	bl	8000210 <strcmp>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00f      	beq.n	800465e <main+0x12d6>
 	 	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 800463e:	4b61      	ldr	r3, [pc, #388]	@ (80047c4 <main+0x143c>)
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	4b57      	ldr	r3, [pc, #348]	@ (80047a0 <main+0x1418>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	635a      	str	r2, [r3, #52]	@ 0x34
 	 	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8004648:	2100      	movs	r1, #0
 800464a:	4855      	ldr	r0, [pc, #340]	@ (80047a0 <main+0x1418>)
 800464c:	f004 ffa0 	bl	8009590 <HAL_TIM_PWM_Start>
 	 	strcpy(lastMessage, "LG01");
 8004650:	4b52      	ldr	r3, [pc, #328]	@ (800479c <main+0x1414>)
 8004652:	4a5b      	ldr	r2, [pc, #364]	@ (80047c0 <main+0x1438>)
 8004654:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004658:	6018      	str	r0, [r3, #0]
 800465a:	3304      	adds	r3, #4
 800465c:	7019      	strb	r1, [r3, #0]
 	}

 	if(rxBuffer[0]=='X')  //Suwak jasnoci kuchnia
 800465e:	4b4c      	ldr	r3, [pc, #304]	@ (8004790 <main+0x1408>)
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	2b58      	cmp	r3, #88	@ 0x58
 8004664:	d11d      	bne.n	80046a2 <main+0x131a>
 	{
 		brightnessKitchen = (received[1] - '0') * 1000
 8004666:	4b4b      	ldr	r3, [pc, #300]	@ (8004794 <main+0x140c>)
 8004668:	785b      	ldrb	r3, [r3, #1]
 800466a:	3b30      	subs	r3, #48	@ 0x30
 800466c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004670:	fb03 f202 	mul.w	r2, r3, r2
 		                  + (received[2] - '0') * 100
 8004674:	4b47      	ldr	r3, [pc, #284]	@ (8004794 <main+0x140c>)
 8004676:	789b      	ldrb	r3, [r3, #2]
 8004678:	3b30      	subs	r3, #48	@ 0x30
 800467a:	2164      	movs	r1, #100	@ 0x64
 800467c:	fb01 f303 	mul.w	r3, r1, r3
 8004680:	18d1      	adds	r1, r2, r3
 		                  + (received[3] - '0')* 10;
 8004682:	4b44      	ldr	r3, [pc, #272]	@ (8004794 <main+0x140c>)
 8004684:	78db      	ldrb	r3, [r3, #3]
 8004686:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800468a:	4613      	mov	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4413      	add	r3, r2
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	440b      	add	r3, r1
 		brightnessKitchen = (received[1] - '0') * 1000
 8004694:	4a44      	ldr	r2, [pc, #272]	@ (80047a8 <main+0x1420>)
 8004696:	6013      	str	r3, [r2, #0]
 		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, brightnessKitchen);
 8004698:	4b43      	ldr	r3, [pc, #268]	@ (80047a8 <main+0x1420>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	4b40      	ldr	r3, [pc, #256]	@ (80047a0 <main+0x1418>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	641a      	str	r2, [r3, #64]	@ 0x40
 	}

 	if(received[0]=='Y')	//Suwak jasnoci salon
 80046a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004794 <main+0x140c>)
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	2b59      	cmp	r3, #89	@ 0x59
 80046a8:	d11d      	bne.n	80046e6 <main+0x135e>
 	{
 		brightnessLivingroom = (received[1] - '0') * 1000
 80046aa:	4b3a      	ldr	r3, [pc, #232]	@ (8004794 <main+0x140c>)
 80046ac:	785b      	ldrb	r3, [r3, #1]
 80046ae:	3b30      	subs	r3, #48	@ 0x30
 80046b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80046b4:	fb03 f202 	mul.w	r2, r3, r2
                 + (received[2] - '0') * 100
 80046b8:	4b36      	ldr	r3, [pc, #216]	@ (8004794 <main+0x140c>)
 80046ba:	789b      	ldrb	r3, [r3, #2]
 80046bc:	3b30      	subs	r3, #48	@ 0x30
 80046be:	2164      	movs	r1, #100	@ 0x64
 80046c0:	fb01 f303 	mul.w	r3, r1, r3
 80046c4:	18d1      	adds	r1, r2, r3
                 + (received[3] - '0') * 10;
 80046c6:	4b33      	ldr	r3, [pc, #204]	@ (8004794 <main+0x140c>)
 80046c8:	78db      	ldrb	r3, [r3, #3]
 80046ca:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80046ce:	4613      	mov	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	440b      	add	r3, r1
 		brightnessLivingroom = (received[1] - '0') * 1000
 80046d8:	4a37      	ldr	r2, [pc, #220]	@ (80047b8 <main+0x1430>)
 80046da:	6013      	str	r3, [r2, #0]
 		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 80046dc:	4b36      	ldr	r3, [pc, #216]	@ (80047b8 <main+0x1430>)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b33      	ldr	r3, [pc, #204]	@ (80047b0 <main+0x1428>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	635a      	str	r2, [r3, #52]	@ 0x34
 	}
 	if(received[0]=='Z')	//Suwak jasnoci gara
 80046e6:	4b2b      	ldr	r3, [pc, #172]	@ (8004794 <main+0x140c>)
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	2b5a      	cmp	r3, #90	@ 0x5a
 80046ec:	d11d      	bne.n	800472a <main+0x13a2>
 	{
 		brightnessGarage = (received[1] - '0') * 1000
 80046ee:	4b29      	ldr	r3, [pc, #164]	@ (8004794 <main+0x140c>)
 80046f0:	785b      	ldrb	r3, [r3, #1]
 80046f2:	3b30      	subs	r3, #48	@ 0x30
 80046f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80046f8:	fb03 f202 	mul.w	r2, r3, r2
                 + (received[2] - '0') * 100
 80046fc:	4b25      	ldr	r3, [pc, #148]	@ (8004794 <main+0x140c>)
 80046fe:	789b      	ldrb	r3, [r3, #2]
 8004700:	3b30      	subs	r3, #48	@ 0x30
 8004702:	2164      	movs	r1, #100	@ 0x64
 8004704:	fb01 f303 	mul.w	r3, r1, r3
 8004708:	18d1      	adds	r1, r2, r3
                 + (received[3] - '0') * 10;
 800470a:	4b22      	ldr	r3, [pc, #136]	@ (8004794 <main+0x140c>)
 800470c:	78db      	ldrb	r3, [r3, #3]
 800470e:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8004712:	4613      	mov	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	440b      	add	r3, r1
 		brightnessGarage = (received[1] - '0') * 1000
 800471c:	4a29      	ldr	r2, [pc, #164]	@ (80047c4 <main+0x143c>)
 800471e:	6013      	str	r3, [r2, #0]
 		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 8004720:	4b28      	ldr	r3, [pc, #160]	@ (80047c4 <main+0x143c>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	4b1e      	ldr	r3, [pc, #120]	@ (80047a0 <main+0x1418>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	635a      	str	r2, [r3, #52]	@ 0x34
 	}
 	//Wczenie alarmu
 	if (strcmp(received, "AL01") == 0 && strcmp(lastMessage, "AL01") != 0)
 800472a:	4927      	ldr	r1, [pc, #156]	@ (80047c8 <main+0x1440>)
 800472c:	4819      	ldr	r0, [pc, #100]	@ (8004794 <main+0x140c>)
 800472e:	f7fb fd6f 	bl	8000210 <strcmp>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d112      	bne.n	800475e <main+0x13d6>
 8004738:	4923      	ldr	r1, [pc, #140]	@ (80047c8 <main+0x1440>)
 800473a:	4818      	ldr	r0, [pc, #96]	@ (800479c <main+0x1414>)
 800473c:	f7fb fd68 	bl	8000210 <strcmp>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00b      	beq.n	800475e <main+0x13d6>
 	{
 		alarm = true;
 8004746:	4b21      	ldr	r3, [pc, #132]	@ (80047cc <main+0x1444>)
 8004748:	2201      	movs	r2, #1
 800474a:	701a      	strb	r2, [r3, #0]
		PIR_detected = false;
 800474c:	4b20      	ldr	r3, [pc, #128]	@ (80047d0 <main+0x1448>)
 800474e:	2200      	movs	r2, #0
 8004750:	701a      	strb	r2, [r3, #0]
		alarmLED = false;
 8004752:	4b20      	ldr	r3, [pc, #128]	@ (80047d4 <main+0x144c>)
 8004754:	2200      	movs	r2, #0
 8004756:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 8004758:	4811      	ldr	r0, [pc, #68]	@ (80047a0 <main+0x1418>)
 800475a:	f004 fe11 	bl	8009380 <HAL_TIM_Base_Start_IT>
 	}
 	//Wyczenie alarmu
 	if (strcmp(received, "AL00") == 0 && strcmp(lastMessage, "AL00") != 0)
 800475e:	491e      	ldr	r1, [pc, #120]	@ (80047d8 <main+0x1450>)
 8004760:	480c      	ldr	r0, [pc, #48]	@ (8004794 <main+0x140c>)
 8004762:	f7fb fd55 	bl	8000210 <strcmp>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d13e      	bne.n	80047ea <main+0x1462>
 800476c:	491a      	ldr	r1, [pc, #104]	@ (80047d8 <main+0x1450>)
 800476e:	480b      	ldr	r0, [pc, #44]	@ (800479c <main+0x1414>)
 8004770:	f7fb fd4e 	bl	8000210 <strcmp>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d037      	beq.n	80047ea <main+0x1462>
 	{
 		alarm = false;
 800477a:	4b14      	ldr	r3, [pc, #80]	@ (80047cc <main+0x1444>)
 800477c:	2200      	movs	r2, #0
 800477e:	701a      	strb	r2, [r3, #0]
		PIR_detected = false;
 8004780:	4b13      	ldr	r3, [pc, #76]	@ (80047d0 <main+0x1448>)
 8004782:	2200      	movs	r2, #0
 8004784:	701a      	strb	r2, [r3, #0]
		alarmLED = false;
 8004786:	4b13      	ldr	r3, [pc, #76]	@ (80047d4 <main+0x144c>)
 8004788:	2200      	movs	r2, #0
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	e026      	b.n	80047dc <main+0x1454>
 800478e:	bf00      	nop
 8004790:	20000298 	.word	0x20000298
 8004794:	200002a4 	.word	0x200002a4
 8004798:	0800cca4 	.word	0x0800cca4
 800479c:	200002ac 	.word	0x200002ac
 80047a0:	20000460 	.word	0x20000460
 80047a4:	0800ccac 	.word	0x0800ccac
 80047a8:	20000118 	.word	0x20000118
 80047ac:	0800ccb4 	.word	0x0800ccb4
 80047b0:	200004f8 	.word	0x200004f8
 80047b4:	0800ccbc 	.word	0x0800ccbc
 80047b8:	20000114 	.word	0x20000114
 80047bc:	0800ccc4 	.word	0x0800ccc4
 80047c0:	0800cccc 	.word	0x0800cccc
 80047c4:	2000011c 	.word	0x2000011c
 80047c8:	0800ccd4 	.word	0x0800ccd4
 80047cc:	200002b2 	.word	0x200002b2
 80047d0:	200002b7 	.word	0x200002b7
 80047d4:	200002b3 	.word	0x200002b3
 80047d8:	0800ccdc 	.word	0x0800ccdc
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80047dc:	2108      	movs	r1, #8
 80047de:	48a7      	ldr	r0, [pc, #668]	@ (8004a7c <main+0x16f4>)
 80047e0:	f004 ffd0 	bl	8009784 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop_IT(&htim2);
 80047e4:	48a5      	ldr	r0, [pc, #660]	@ (8004a7c <main+0x16f4>)
 80047e6:	f004 fe43 	bl	8009470 <HAL_TIM_Base_Stop_IT>
 	}
 	//Zamknicie drzwi
	if (strcmp(received, "DM00") == 0 && strcmp(lastMessage, "DM00") != 0)
 80047ea:	49a5      	ldr	r1, [pc, #660]	@ (8004a80 <main+0x16f8>)
 80047ec:	48a5      	ldr	r0, [pc, #660]	@ (8004a84 <main+0x16fc>)
 80047ee:	f7fb fd0f 	bl	8000210 <strcmp>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d112      	bne.n	800481e <main+0x1496>
 80047f8:	49a1      	ldr	r1, [pc, #644]	@ (8004a80 <main+0x16f8>)
 80047fa:	48a3      	ldr	r0, [pc, #652]	@ (8004a88 <main+0x1700>)
 80047fc:	f7fb fd08 	bl	8000210 <strcmp>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <main+0x1496>
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3, 500);
 8004806:	4ba1      	ldr	r3, [pc, #644]	@ (8004a8c <main+0x1704>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800480e:	63da      	str	r2, [r3, #60]	@ 0x3c
		strcpy(lastMessage, "DM00");
 8004810:	4b9d      	ldr	r3, [pc, #628]	@ (8004a88 <main+0x1700>)
 8004812:	4a9b      	ldr	r2, [pc, #620]	@ (8004a80 <main+0x16f8>)
 8004814:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004818:	6018      	str	r0, [r3, #0]
 800481a:	3304      	adds	r3, #4
 800481c:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie drzwi
	 if (strcmp(received, "DM01") == 0 && strcmp(lastMessage, "DM01") != 0)
 800481e:	499c      	ldr	r1, [pc, #624]	@ (8004a90 <main+0x1708>)
 8004820:	4898      	ldr	r0, [pc, #608]	@ (8004a84 <main+0x16fc>)
 8004822:	f7fb fcf5 	bl	8000210 <strcmp>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d112      	bne.n	8004852 <main+0x14ca>
 800482c:	4998      	ldr	r1, [pc, #608]	@ (8004a90 <main+0x1708>)
 800482e:	4896      	ldr	r0, [pc, #600]	@ (8004a88 <main+0x1700>)
 8004830:	f7fb fcee 	bl	8000210 <strcmp>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00b      	beq.n	8004852 <main+0x14ca>
	 {
		 __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3, 1500);
 800483a:	4b94      	ldr	r3, [pc, #592]	@ (8004a8c <main+0x1704>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004842:	63da      	str	r2, [r3, #60]	@ 0x3c
		strcpy(lastMessage, "DM01");
 8004844:	4b90      	ldr	r3, [pc, #576]	@ (8004a88 <main+0x1700>)
 8004846:	4a92      	ldr	r2, [pc, #584]	@ (8004a90 <main+0x1708>)
 8004848:	e892 0003 	ldmia.w	r2, {r0, r1}
 800484c:	6018      	str	r0, [r3, #0]
 800484e:	3304      	adds	r3, #4
 8004850:	7019      	strb	r1, [r3, #0]
	 }

	 //Zamknicie bramy
	if (strcmp(received, "GM00") == 0 && strcmp(lastMessage, "GM00") != 0)
 8004852:	4990      	ldr	r1, [pc, #576]	@ (8004a94 <main+0x170c>)
 8004854:	488b      	ldr	r0, [pc, #556]	@ (8004a84 <main+0x16fc>)
 8004856:	f7fb fcdb 	bl	8000210 <strcmp>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d11e      	bne.n	800489e <main+0x1516>
 8004860:	498c      	ldr	r1, [pc, #560]	@ (8004a94 <main+0x170c>)
 8004862:	4889      	ldr	r0, [pc, #548]	@ (8004a88 <main+0x1700>)
 8004864:	f7fb fcd4 	bl	8000210 <strcmp>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d017      	beq.n	800489e <main+0x1516>
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 500);
 800486e:	4b87      	ldr	r3, [pc, #540]	@ (8004a8c <main+0x1704>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004876:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(gate_down);
 8004878:	4b87      	ldr	r3, [pc, #540]	@ (8004a98 <main+0x1710>)
 800487a:	881b      	ldrh	r3, [r3, #0]
 800487c:	4618      	mov	r0, r3
 800487e:	f001 f90d 	bl	8005a9c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 8004882:	4b82      	ldr	r3, [pc, #520]	@ (8004a8c <main+0x1704>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2200      	movs	r2, #0
 8004888:	641a      	str	r2, [r3, #64]	@ 0x40
		garageGate= true;
 800488a:	4b84      	ldr	r3, [pc, #528]	@ (8004a9c <main+0x1714>)
 800488c:	2201      	movs	r2, #1
 800488e:	701a      	strb	r2, [r3, #0]

		strcpy(lastMessage, "GM00");
 8004890:	4b7d      	ldr	r3, [pc, #500]	@ (8004a88 <main+0x1700>)
 8004892:	4a80      	ldr	r2, [pc, #512]	@ (8004a94 <main+0x170c>)
 8004894:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004898:	6018      	str	r0, [r3, #0]
 800489a:	3304      	adds	r3, #4
 800489c:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie bramy
	if (strcmp(received, "GM01") == 0 && strcmp(lastMessage, "GM01") != 0)
 800489e:	4980      	ldr	r1, [pc, #512]	@ (8004aa0 <main+0x1718>)
 80048a0:	4878      	ldr	r0, [pc, #480]	@ (8004a84 <main+0x16fc>)
 80048a2:	f7fb fcb5 	bl	8000210 <strcmp>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d11e      	bne.n	80048ea <main+0x1562>
 80048ac:	497c      	ldr	r1, [pc, #496]	@ (8004aa0 <main+0x1718>)
 80048ae:	4876      	ldr	r0, [pc, #472]	@ (8004a88 <main+0x1700>)
 80048b0:	f7fb fcae 	bl	8000210 <strcmp>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d017      	beq.n	80048ea <main+0x1562>
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 2000);
 80048ba:	4b74      	ldr	r3, [pc, #464]	@ (8004a8c <main+0x1704>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80048c2:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(gate_up);
 80048c4:	4b77      	ldr	r3, [pc, #476]	@ (8004aa4 <main+0x171c>)
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	4618      	mov	r0, r3
 80048ca:	f001 f8e7 	bl	8005a9c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 80048ce:	4b6f      	ldr	r3, [pc, #444]	@ (8004a8c <main+0x1704>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2200      	movs	r2, #0
 80048d4:	641a      	str	r2, [r3, #64]	@ 0x40
		garageGate = false;
 80048d6:	4b71      	ldr	r3, [pc, #452]	@ (8004a9c <main+0x1714>)
 80048d8:	2200      	movs	r2, #0
 80048da:	701a      	strb	r2, [r3, #0]

		strcpy(lastMessage, "GM01");
 80048dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004a88 <main+0x1700>)
 80048de:	4a70      	ldr	r2, [pc, #448]	@ (8004aa0 <main+0x1718>)
 80048e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80048e4:	6018      	str	r0, [r3, #0]
 80048e6:	3304      	adds	r3, #4
 80048e8:	7019      	strb	r1, [r3, #0]
	}

	//Zamknicie rolety w kuchnii
	if (strcmp(received, "SK00") == 0 && strcmp(lastMessage, "SK00") != 0)
 80048ea:	496f      	ldr	r1, [pc, #444]	@ (8004aa8 <main+0x1720>)
 80048ec:	4865      	ldr	r0, [pc, #404]	@ (8004a84 <main+0x16fc>)
 80048ee:	f7fb fc8f 	bl	8000210 <strcmp>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d11d      	bne.n	8004934 <main+0x15ac>
 80048f8:	496b      	ldr	r1, [pc, #428]	@ (8004aa8 <main+0x1720>)
 80048fa:	4863      	ldr	r0, [pc, #396]	@ (8004a88 <main+0x1700>)
 80048fc:	f7fb fc88 	bl	8000210 <strcmp>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d016      	beq.n	8004934 <main+0x15ac>
	{

		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 2000);
 8004906:	4b69      	ldr	r3, [pc, #420]	@ (8004aac <main+0x1724>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800490e:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(1200);
 8004910:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8004914:	f001 f8c2 	bl	8005a9c <HAL_Delay>
	   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 8004918:	4b64      	ldr	r3, [pc, #400]	@ (8004aac <main+0x1724>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2200      	movs	r2, #0
 800491e:	635a      	str	r2, [r3, #52]	@ 0x34
	   kitchenShutter = true;
 8004920:	4b63      	ldr	r3, [pc, #396]	@ (8004ab0 <main+0x1728>)
 8004922:	2201      	movs	r2, #1
 8004924:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SK00");
 8004926:	4b58      	ldr	r3, [pc, #352]	@ (8004a88 <main+0x1700>)
 8004928:	4a5f      	ldr	r2, [pc, #380]	@ (8004aa8 <main+0x1720>)
 800492a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800492e:	6018      	str	r0, [r3, #0]
 8004930:	3304      	adds	r3, #4
 8004932:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie rolety w kuchnii
	if (strcmp(received, "SK01") == 0 && strcmp(lastMessage, "SK01") != 0)
 8004934:	495f      	ldr	r1, [pc, #380]	@ (8004ab4 <main+0x172c>)
 8004936:	4853      	ldr	r0, [pc, #332]	@ (8004a84 <main+0x16fc>)
 8004938:	f7fb fc6a 	bl	8000210 <strcmp>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d11d      	bne.n	800497e <main+0x15f6>
 8004942:	495c      	ldr	r1, [pc, #368]	@ (8004ab4 <main+0x172c>)
 8004944:	4850      	ldr	r0, [pc, #320]	@ (8004a88 <main+0x1700>)
 8004946:	f7fb fc63 	bl	8000210 <strcmp>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d016      	beq.n	800497e <main+0x15f6>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 500);
 8004950:	4b56      	ldr	r3, [pc, #344]	@ (8004aac <main+0x1724>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004958:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(1200);
 800495a:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 800495e:	f001 f89d 	bl	8005a9c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8004962:	4b52      	ldr	r3, [pc, #328]	@ (8004aac <main+0x1724>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2200      	movs	r2, #0
 8004968:	635a      	str	r2, [r3, #52]	@ 0x34
		kitchenShutter = false;
 800496a:	4b51      	ldr	r3, [pc, #324]	@ (8004ab0 <main+0x1728>)
 800496c:	2200      	movs	r2, #0
 800496e:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SK01");
 8004970:	4b45      	ldr	r3, [pc, #276]	@ (8004a88 <main+0x1700>)
 8004972:	4a50      	ldr	r2, [pc, #320]	@ (8004ab4 <main+0x172c>)
 8004974:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004978:	6018      	str	r0, [r3, #0]
 800497a:	3304      	adds	r3, #4
 800497c:	7019      	strb	r1, [r3, #0]
	}

	//Zamknicie rolety w salonie
	if (strcmp(received, "SL00") == 0 && strcmp(lastMessage, "SL00") != 0)
 800497e:	494e      	ldr	r1, [pc, #312]	@ (8004ab8 <main+0x1730>)
 8004980:	4840      	ldr	r0, [pc, #256]	@ (8004a84 <main+0x16fc>)
 8004982:	f7fb fc45 	bl	8000210 <strcmp>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d11e      	bne.n	80049ca <main+0x1642>
 800498c:	494a      	ldr	r1, [pc, #296]	@ (8004ab8 <main+0x1730>)
 800498e:	483e      	ldr	r0, [pc, #248]	@ (8004a88 <main+0x1700>)
 8004990:	f7fb fc3e 	bl	8000210 <strcmp>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d017      	beq.n	80049ca <main+0x1642>
	{

		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 2000);
 800499a:	4b44      	ldr	r3, [pc, #272]	@ (8004aac <main+0x1724>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80049a2:	639a      	str	r2, [r3, #56]	@ 0x38
		HAL_Delay(shutter_down);
 80049a4:	4b45      	ldr	r3, [pc, #276]	@ (8004abc <main+0x1734>)
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f001 f877 	bl	8005a9c <HAL_Delay>
	   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 80049ae:	4b3f      	ldr	r3, [pc, #252]	@ (8004aac <main+0x1724>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2200      	movs	r2, #0
 80049b4:	639a      	str	r2, [r3, #56]	@ 0x38
	   livingroomShutter = true;
 80049b6:	4b42      	ldr	r3, [pc, #264]	@ (8004ac0 <main+0x1738>)
 80049b8:	2201      	movs	r2, #1
 80049ba:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SL00");
 80049bc:	4b32      	ldr	r3, [pc, #200]	@ (8004a88 <main+0x1700>)
 80049be:	4a3e      	ldr	r2, [pc, #248]	@ (8004ab8 <main+0x1730>)
 80049c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80049c4:	6018      	str	r0, [r3, #0]
 80049c6:	3304      	adds	r3, #4
 80049c8:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie rolety w salonie
	if (strcmp(received, "SL01") == 0 && strcmp(lastMessage, "SL01") != 0)
 80049ca:	493e      	ldr	r1, [pc, #248]	@ (8004ac4 <main+0x173c>)
 80049cc:	482d      	ldr	r0, [pc, #180]	@ (8004a84 <main+0x16fc>)
 80049ce:	f7fb fc1f 	bl	8000210 <strcmp>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d11e      	bne.n	8004a16 <main+0x168e>
 80049d8:	493a      	ldr	r1, [pc, #232]	@ (8004ac4 <main+0x173c>)
 80049da:	482b      	ldr	r0, [pc, #172]	@ (8004a88 <main+0x1700>)
 80049dc:	f7fb fc18 	bl	8000210 <strcmp>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d017      	beq.n	8004a16 <main+0x168e>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 500);
 80049e6:	4b31      	ldr	r3, [pc, #196]	@ (8004aac <main+0x1724>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80049ee:	639a      	str	r2, [r3, #56]	@ 0x38
		HAL_Delay(shutter_up);
 80049f0:	4b35      	ldr	r3, [pc, #212]	@ (8004ac8 <main+0x1740>)
 80049f2:	881b      	ldrh	r3, [r3, #0]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f001 f851 	bl	8005a9c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 80049fa:	4b2c      	ldr	r3, [pc, #176]	@ (8004aac <main+0x1724>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2200      	movs	r2, #0
 8004a00:	639a      	str	r2, [r3, #56]	@ 0x38
		livingroomShutter = false;
 8004a02:	4b2f      	ldr	r3, [pc, #188]	@ (8004ac0 <main+0x1738>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SL01");
 8004a08:	4b1f      	ldr	r3, [pc, #124]	@ (8004a88 <main+0x1700>)
 8004a0a:	4a2e      	ldr	r2, [pc, #184]	@ (8004ac4 <main+0x173c>)
 8004a0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a10:	6018      	str	r0, [r3, #0]
 8004a12:	3304      	adds	r3, #4
 8004a14:	7019      	strb	r1, [r3, #0]
	}


	//Zamknicie rolety w garau
	if (strcmp(received, "SG00") == 0 && strcmp(lastMessage, "SG00") != 0)
 8004a16:	492d      	ldr	r1, [pc, #180]	@ (8004acc <main+0x1744>)
 8004a18:	481a      	ldr	r0, [pc, #104]	@ (8004a84 <main+0x16fc>)
 8004a1a:	f7fb fbf9 	bl	8000210 <strcmp>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d11d      	bne.n	8004a60 <main+0x16d8>
 8004a24:	4929      	ldr	r1, [pc, #164]	@ (8004acc <main+0x1744>)
 8004a26:	4818      	ldr	r0, [pc, #96]	@ (8004a88 <main+0x1700>)
 8004a28:	f7fb fbf2 	bl	8000210 <strcmp>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d016      	beq.n	8004a60 <main+0x16d8>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 2000);
 8004a32:	4b1e      	ldr	r3, [pc, #120]	@ (8004aac <main+0x1724>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004a3a:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_Delay(800);
 8004a3c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8004a40:	f001 f82c 	bl	8005a9c <HAL_Delay>
	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8004a44:	4b19      	ldr	r3, [pc, #100]	@ (8004aac <main+0x1724>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	63da      	str	r2, [r3, #60]	@ 0x3c
	   	garageShutter= true;
 8004a4c:	4b20      	ldr	r3, [pc, #128]	@ (8004ad0 <main+0x1748>)
 8004a4e:	2201      	movs	r2, #1
 8004a50:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SG00");
 8004a52:	4b0d      	ldr	r3, [pc, #52]	@ (8004a88 <main+0x1700>)
 8004a54:	4a1d      	ldr	r2, [pc, #116]	@ (8004acc <main+0x1744>)
 8004a56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a5a:	6018      	str	r0, [r3, #0]
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie rolety w garau
	if (strcmp(received, "SG01") == 0 && strcmp(lastMessage, "SG01") != 0)
 8004a60:	491c      	ldr	r1, [pc, #112]	@ (8004ad4 <main+0x174c>)
 8004a62:	4808      	ldr	r0, [pc, #32]	@ (8004a84 <main+0x16fc>)
 8004a64:	f7fb fbd4 	bl	8000210 <strcmp>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d14c      	bne.n	8004b08 <main+0x1780>
 8004a6e:	4919      	ldr	r1, [pc, #100]	@ (8004ad4 <main+0x174c>)
 8004a70:	4805      	ldr	r0, [pc, #20]	@ (8004a88 <main+0x1700>)
 8004a72:	f7fb fbcd 	bl	8000210 <strcmp>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	e02d      	b.n	8004ad8 <main+0x1750>
 8004a7c:	20000460 	.word	0x20000460
 8004a80:	0800cce4 	.word	0x0800cce4
 8004a84:	200002a4 	.word	0x200002a4
 8004a88:	200002ac 	.word	0x200002ac
 8004a8c:	200004ac 	.word	0x200004ac
 8004a90:	0800ccec 	.word	0x0800ccec
 8004a94:	0800ccf4 	.word	0x0800ccf4
 8004a98:	20000112 	.word	0x20000112
 8004a9c:	200002bb 	.word	0x200002bb
 8004aa0:	0800ccfc 	.word	0x0800ccfc
 8004aa4:	20000110 	.word	0x20000110
 8004aa8:	0800cd04 	.word	0x0800cd04
 8004aac:	20000414 	.word	0x20000414
 8004ab0:	200002b8 	.word	0x200002b8
 8004ab4:	0800cd0c 	.word	0x0800cd0c
 8004ab8:	0800cd14 	.word	0x0800cd14
 8004abc:	2000010e 	.word	0x2000010e
 8004ac0:	200002b9 	.word	0x200002b9
 8004ac4:	0800cd1c 	.word	0x0800cd1c
 8004ac8:	2000010c 	.word	0x2000010c
 8004acc:	0800cd24 	.word	0x0800cd24
 8004ad0:	200002ba 	.word	0x200002ba
 8004ad4:	0800cd2c 	.word	0x0800cd2c
 8004ad8:	d016      	beq.n	8004b08 <main+0x1780>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 500);
 8004ada:	4b34      	ldr	r3, [pc, #208]	@ (8004bac <main+0x1824>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004ae2:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_Delay(800);
 8004ae4:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8004ae8:	f000 ffd8 	bl	8005a9c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8004aec:	4b2f      	ldr	r3, [pc, #188]	@ (8004bac <main+0x1824>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2200      	movs	r2, #0
 8004af2:	63da      	str	r2, [r3, #60]	@ 0x3c
		garageShutter = false;
 8004af4:	4b2e      	ldr	r3, [pc, #184]	@ (8004bb0 <main+0x1828>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SG01");
 8004afa:	4b2e      	ldr	r3, [pc, #184]	@ (8004bb4 <main+0x182c>)
 8004afc:	4a2e      	ldr	r2, [pc, #184]	@ (8004bb8 <main+0x1830>)
 8004afe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b02:	6018      	str	r0, [r3, #0]
 8004b04:	3304      	adds	r3, #4
 8004b06:	7019      	strb	r1, [r3, #0]
	}

	//Wyczenie systemu zasilania
	if (strcmp(received, "PW00") == 0 && strcmp(lastMessage, "PW00") != 0)
 8004b08:	492c      	ldr	r1, [pc, #176]	@ (8004bbc <main+0x1834>)
 8004b0a:	482d      	ldr	r0, [pc, #180]	@ (8004bc0 <main+0x1838>)
 8004b0c:	f7fb fb80 	bl	8000210 <strcmp>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10f      	bne.n	8004b36 <main+0x17ae>
 8004b16:	4929      	ldr	r1, [pc, #164]	@ (8004bbc <main+0x1834>)
 8004b18:	4826      	ldr	r0, [pc, #152]	@ (8004bb4 <main+0x182c>)
 8004b1a:	f7fb fb79 	bl	8000210 <strcmp>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d008      	beq.n	8004b36 <main+0x17ae>
	{
		Output_Off();
 8004b24:	f7fe fb1c 	bl	8003160 <Output_Off>

		strcpy(lastMessage, "PW00");
 8004b28:	4b22      	ldr	r3, [pc, #136]	@ (8004bb4 <main+0x182c>)
 8004b2a:	4a24      	ldr	r2, [pc, #144]	@ (8004bbc <main+0x1834>)
 8004b2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b30:	6018      	str	r0, [r3, #0]
 8004b32:	3304      	adds	r3, #4
 8004b34:	7019      	strb	r1, [r3, #0]
	}

	//Wczenie systemu zasilania
	if (strcmp(received, "PW01") == 0 && strcmp(lastMessage, "PW01") != 0)
 8004b36:	4923      	ldr	r1, [pc, #140]	@ (8004bc4 <main+0x183c>)
 8004b38:	4821      	ldr	r0, [pc, #132]	@ (8004bc0 <main+0x1838>)
 8004b3a:	f7fb fb69 	bl	8000210 <strcmp>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d10f      	bne.n	8004b64 <main+0x17dc>
 8004b44:	491f      	ldr	r1, [pc, #124]	@ (8004bc4 <main+0x183c>)
 8004b46:	481b      	ldr	r0, [pc, #108]	@ (8004bb4 <main+0x182c>)
 8004b48:	f7fb fb62 	bl	8000210 <strcmp>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d008      	beq.n	8004b64 <main+0x17dc>
	{
		Output_On();
 8004b52:	f7fe fb13 	bl	800317c <Output_On>

		strcpy(lastMessage, "PW01");
 8004b56:	4b17      	ldr	r3, [pc, #92]	@ (8004bb4 <main+0x182c>)
 8004b58:	4a1a      	ldr	r2, [pc, #104]	@ (8004bc4 <main+0x183c>)
 8004b5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b5e:	6018      	str	r0, [r3, #0]
 8004b60:	3304      	adds	r3, #4
 8004b62:	7019      	strb	r1, [r3, #0]
	}

	//Odbieranie zadanej temperatury
	if(received[0]=='T' && received[1]=='M' )
 8004b64:	4b16      	ldr	r3, [pc, #88]	@ (8004bc0 <main+0x1838>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	2b54      	cmp	r3, #84	@ 0x54
 8004b6a:	d117      	bne.n	8004b9c <main+0x1814>
 8004b6c:	4b14      	ldr	r3, [pc, #80]	@ (8004bc0 <main+0x1838>)
 8004b6e:	785b      	ldrb	r3, [r3, #1]
 8004b70:	2b4d      	cmp	r3, #77	@ 0x4d
 8004b72:	d113      	bne.n	8004b9c <main+0x1814>
	{
		setpoint = (received[2] - '0') * 10 + (received[3] - '0');
 8004b74:	4b12      	ldr	r3, [pc, #72]	@ (8004bc0 <main+0x1838>)
 8004b76:	789b      	ldrb	r3, [r3, #2]
 8004b78:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	461a      	mov	r2, r3
 8004b86:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc0 <main+0x1838>)
 8004b88:	78db      	ldrb	r3, [r3, #3]
 8004b8a:	3b30      	subs	r3, #48	@ 0x30
 8004b8c:	4413      	add	r3, r2
 8004b8e:	ee07 3a90 	vmov	s15, r3
 8004b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b96:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc8 <main+0x1840>)
 8004b98:	edc3 7a00 	vstr	s15, [r3]

	}

	memset(rxBuffer, 0, sizeof(rxBuffer));
 8004b9c:	220a      	movs	r2, #10
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	480a      	ldr	r0, [pc, #40]	@ (8004bcc <main+0x1844>)
 8004ba2:	f007 fa35 	bl	800c010 <memset>
  {
 8004ba6:	f7fe bc57 	b.w	8003458 <main+0xd0>
 8004baa:	bf00      	nop
 8004bac:	20000414 	.word	0x20000414
 8004bb0:	200002ba 	.word	0x200002ba
 8004bb4:	200002ac 	.word	0x200002ac
 8004bb8:	0800cd2c 	.word	0x0800cd2c
 8004bbc:	0800cd34 	.word	0x0800cd34
 8004bc0:	200002a4 	.word	0x200002a4
 8004bc4:	0800cd3c 	.word	0x0800cd3c
 8004bc8:	20000120 	.word	0x20000120
 8004bcc:	20000298 	.word	0x20000298

08004bd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b094      	sub	sp, #80	@ 0x50
 8004bd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004bd6:	f107 0320 	add.w	r3, r7, #32
 8004bda:	2230      	movs	r2, #48	@ 0x30
 8004bdc:	2100      	movs	r1, #0
 8004bde:	4618      	mov	r0, r3
 8004be0:	f007 fa16 	bl	800c010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004be4:	f107 030c 	add.w	r3, r7, #12
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	605a      	str	r2, [r3, #4]
 8004bee:	609a      	str	r2, [r3, #8]
 8004bf0:	60da      	str	r2, [r3, #12]
 8004bf2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004bf4:	f002 fa2e 	bl	8007054 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bf8:	4b27      	ldr	r3, [pc, #156]	@ (8004c98 <SystemClock_Config+0xc8>)
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	4a26      	ldr	r2, [pc, #152]	@ (8004c98 <SystemClock_Config+0xc8>)
 8004bfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c04:	4b24      	ldr	r3, [pc, #144]	@ (8004c98 <SystemClock_Config+0xc8>)
 8004c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0c:	60bb      	str	r3, [r7, #8]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004c10:	4b22      	ldr	r3, [pc, #136]	@ (8004c9c <SystemClock_Config+0xcc>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004c18:	4a20      	ldr	r2, [pc, #128]	@ (8004c9c <SystemClock_Config+0xcc>)
 8004c1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c1e:	6013      	str	r3, [r2, #0]
 8004c20:	4b1e      	ldr	r3, [pc, #120]	@ (8004c9c <SystemClock_Config+0xcc>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004c30:	2301      	movs	r3, #1
 8004c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004c34:	2310      	movs	r3, #16
 8004c36:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004c40:	2308      	movs	r3, #8
 8004c42:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8004c44:	2348      	movs	r3, #72	@ 0x48
 8004c46:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c48:	2302      	movs	r3, #2
 8004c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c50:	f107 0320 	add.w	r3, r7, #32
 8004c54:	4618      	mov	r0, r3
 8004c56:	f002 fa0d 	bl	8007074 <HAL_RCC_OscConfig>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004c60:	f000 f81e 	bl	8004ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c64:	230f      	movs	r3, #15
 8004c66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c68:	2302      	movs	r3, #2
 8004c6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004c70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004c76:	2300      	movs	r3, #0
 8004c78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004c7a:	f107 030c 	add.w	r3, r7, #12
 8004c7e:	2102      	movs	r1, #2
 8004c80:	4618      	mov	r0, r3
 8004c82:	f002 fc9b 	bl	80075bc <HAL_RCC_ClockConfig>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004c8c:	f000 f808 	bl	8004ca0 <Error_Handler>
  }
}
 8004c90:	bf00      	nop
 8004c92:	3750      	adds	r7, #80	@ 0x50
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	40007000 	.word	0x40007000

08004ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ca4:	b672      	cpsid	i
}
 8004ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ca8:	bf00      	nop
 8004caa:	e7fd      	b.n	8004ca8 <Error_Handler+0x8>

08004cac <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi4;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cb2:	4a1b      	ldr	r2, [pc, #108]	@ (8004d20 <MX_SPI2_Init+0x74>)
 8004cb4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004cb6:	4b19      	ldr	r3, [pc, #100]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004cbc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004cbe:	4b17      	ldr	r3, [pc, #92]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8004cc4:	4b15      	ldr	r3, [pc, #84]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cc6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004cca:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ccc:	4b13      	ldr	r3, [pc, #76]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004cd2:	4b12      	ldr	r3, [pc, #72]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8004cd8:	4b10      	ldr	r3, [pc, #64]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cde:	4b0f      	ldr	r3, [pc, #60]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004cea:	4b0c      	ldr	r3, [pc, #48]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004cf6:	4b09      	ldr	r3, [pc, #36]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cf8:	2207      	movs	r2, #7
 8004cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004cfc:	4b07      	ldr	r3, [pc, #28]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004d02:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004d04:	2208      	movs	r2, #8
 8004d06:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004d08:	4804      	ldr	r0, [pc, #16]	@ (8004d1c <MX_SPI2_Init+0x70>)
 8004d0a:	f003 fa6d 	bl	80081e8 <HAL_SPI_Init>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8004d14:	f7ff ffc4 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004d18:	bf00      	nop
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	20000348 	.word	0x20000348
 8004d20:	40003800 	.word	0x40003800

08004d24 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004d28:	4b1b      	ldr	r3, [pc, #108]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8004d9c <MX_SPI4_Init+0x78>)
 8004d2c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004d34:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8004d36:	4b18      	ldr	r3, [pc, #96]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004d3c:	4b16      	ldr	r3, [pc, #88]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d3e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004d42:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004d44:	4b14      	ldr	r3, [pc, #80]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d46:	2202      	movs	r2, #2
 8004d48:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004d4a:	4b13      	ldr	r3, [pc, #76]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004d50:	4b11      	ldr	r3, [pc, #68]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d56:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004d58:	4b0f      	ldr	r3, [pc, #60]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d5a:	2210      	movs	r2, #16
 8004d5c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004d64:	4b0c      	ldr	r3, [pc, #48]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8004d70:	4b09      	ldr	r3, [pc, #36]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d72:	2207      	movs	r2, #7
 8004d74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004d76:	4b08      	ldr	r3, [pc, #32]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004d7c:	4b06      	ldr	r3, [pc, #24]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8004d82:	4805      	ldr	r0, [pc, #20]	@ (8004d98 <MX_SPI4_Init+0x74>)
 8004d84:	f003 fa30 	bl	80081e8 <HAL_SPI_Init>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8004d8e:	f7ff ff87 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	200003ac 	.word	0x200003ac
 8004d9c:	40013400 	.word	0x40013400

08004da0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08c      	sub	sp, #48	@ 0x30
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da8:	f107 031c 	add.w	r3, r7, #28
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]
 8004db0:	605a      	str	r2, [r3, #4]
 8004db2:	609a      	str	r2, [r3, #8]
 8004db4:	60da      	str	r2, [r3, #12]
 8004db6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a40      	ldr	r2, [pc, #256]	@ (8004ec0 <HAL_SPI_MspInit+0x120>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d145      	bne.n	8004e4e <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004dc2:	4b40      	ldr	r3, [pc, #256]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dce:	4b3d      	ldr	r3, [pc, #244]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dd6:	61bb      	str	r3, [r7, #24]
 8004dd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dda:	4b3a      	ldr	r3, [pc, #232]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dde:	4a39      	ldr	r2, [pc, #228]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004de0:	f043 0304 	orr.w	r3, r3, #4
 8004de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004de6:	4b37      	ldr	r3, [pc, #220]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	617b      	str	r3, [r7, #20]
 8004df0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004df2:	4b34      	ldr	r3, [pc, #208]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df6:	4a33      	ldr	r2, [pc, #204]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004df8:	f043 0302 	orr.w	r3, r3, #2
 8004dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dfe:	4b31      	ldr	r3, [pc, #196]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	693b      	ldr	r3, [r7, #16]
    PC1     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0e:	2302      	movs	r3, #2
 8004e10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e12:	2300      	movs	r3, #0
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e16:	2303      	movs	r3, #3
 8004e18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004e1a:	2305      	movs	r3, #5
 8004e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e1e:	f107 031c 	add.w	r3, r7, #28
 8004e22:	4619      	mov	r1, r3
 8004e24:	4828      	ldr	r0, [pc, #160]	@ (8004ec8 <HAL_SPI_MspInit+0x128>)
 8004e26:	f001 f801 	bl	8005e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004e2a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e30:	2302      	movs	r3, #2
 8004e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e34:	2300      	movs	r3, #0
 8004e36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004e3c:	2305      	movs	r3, #5
 8004e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e40:	f107 031c 	add.w	r3, r7, #28
 8004e44:	4619      	mov	r1, r3
 8004e46:	4821      	ldr	r0, [pc, #132]	@ (8004ecc <HAL_SPI_MspInit+0x12c>)
 8004e48:	f000 fff0 	bl	8005e2c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8004e4c:	e034      	b.n	8004eb8 <HAL_SPI_MspInit+0x118>
  else if(spiHandle->Instance==SPI4)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1f      	ldr	r2, [pc, #124]	@ (8004ed0 <HAL_SPI_MspInit+0x130>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d12f      	bne.n	8004eb8 <HAL_SPI_MspInit+0x118>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8004e58:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5c:	4a19      	ldr	r2, [pc, #100]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004e62:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e64:	4b17      	ldr	r3, [pc, #92]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004e70:	4b14      	ldr	r3, [pc, #80]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e74:	4a13      	ldr	r2, [pc, #76]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e76:	f043 0310 	orr.w	r3, r3, #16
 8004e7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e7c:	4b11      	ldr	r3, [pc, #68]	@ (8004ec4 <HAL_SPI_MspInit+0x124>)
 8004e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e80:	f003 0310 	and.w	r3, r3, #16
 8004e84:	60bb      	str	r3, [r7, #8]
 8004e86:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPI4_SCK_temperature_Pin|SPI4_MISO_temperature_Pin|SPI4_MOSI_temperature_Pin;
 8004e88:	2364      	movs	r3, #100	@ 0x64
 8004e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e94:	2303      	movs	r3, #3
 8004e96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004e98:	2305      	movs	r3, #5
 8004e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e9c:	f107 031c 	add.w	r3, r7, #28
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	480c      	ldr	r0, [pc, #48]	@ (8004ed4 <HAL_SPI_MspInit+0x134>)
 8004ea4:	f000 ffc2 	bl	8005e2c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	2100      	movs	r1, #0
 8004eac:	2054      	movs	r0, #84	@ 0x54
 8004eae:	f000 fef4 	bl	8005c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8004eb2:	2054      	movs	r0, #84	@ 0x54
 8004eb4:	f000 ff0d 	bl	8005cd2 <HAL_NVIC_EnableIRQ>
}
 8004eb8:	bf00      	nop
 8004eba:	3730      	adds	r7, #48	@ 0x30
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40003800 	.word	0x40003800
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	40020800 	.word	0x40020800
 8004ecc:	40020400 	.word	0x40020400
 8004ed0:	40013400 	.word	0x40013400
 8004ed4:	40021000 	.word	0x40021000

08004ed8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004ede:	4b0f      	ldr	r3, [pc, #60]	@ (8004f1c <HAL_MspInit+0x44>)
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee2:	4a0e      	ldr	r2, [pc, #56]	@ (8004f1c <HAL_MspInit+0x44>)
 8004ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004eea:	4b0c      	ldr	r3, [pc, #48]	@ (8004f1c <HAL_MspInit+0x44>)
 8004eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef2:	607b      	str	r3, [r7, #4]
 8004ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ef6:	4b09      	ldr	r3, [pc, #36]	@ (8004f1c <HAL_MspInit+0x44>)
 8004ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004efa:	4a08      	ldr	r2, [pc, #32]	@ (8004f1c <HAL_MspInit+0x44>)
 8004efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f02:	4b06      	ldr	r3, [pc, #24]	@ (8004f1c <HAL_MspInit+0x44>)
 8004f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f0a:	603b      	str	r3, [r7, #0]
 8004f0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f0e:	bf00      	nop
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	40023800 	.word	0x40023800

08004f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f24:	bf00      	nop
 8004f26:	e7fd      	b.n	8004f24 <NMI_Handler+0x4>

08004f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f2c:	bf00      	nop
 8004f2e:	e7fd      	b.n	8004f2c <HardFault_Handler+0x4>

08004f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <MemManage_Handler+0x4>

08004f38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f3c:	bf00      	nop
 8004f3e:	e7fd      	b.n	8004f3c <BusFault_Handler+0x4>

08004f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f44:	bf00      	nop
 8004f46:	e7fd      	b.n	8004f44 <UsageFault_Handler+0x4>

08004f48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f4c:	bf00      	nop
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr

08004f56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f56:	b480      	push	{r7}
 8004f58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f5a:	bf00      	nop
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f68:	bf00      	nop
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f76:	f000 fd71 	bl	8005a5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
	...

08004f80 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f84:	4802      	ldr	r0, [pc, #8]	@ (8004f90 <TIM1_CC_IRQHandler+0x10>)
 8004f86:	f004 fc7d 	bl	8009884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004f8a:	bf00      	nop
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20000414 	.word	0x20000414

08004f94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004f98:	4802      	ldr	r0, [pc, #8]	@ (8004fa4 <TIM2_IRQHandler+0x10>)
 8004f9a:	f004 fc73 	bl	8009884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000460 	.word	0x20000460

08004fa8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004fac:	4802      	ldr	r0, [pc, #8]	@ (8004fb8 <TIM3_IRQHandler+0x10>)
 8004fae:	f004 fc69 	bl	8009884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	200004ac 	.word	0x200004ac

08004fbc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004fc0:	4802      	ldr	r0, [pc, #8]	@ (8004fcc <TIM4_IRQHandler+0x10>)
 8004fc2:	f004 fc5f 	bl	8009884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	200004f8 	.word	0x200004f8

08004fd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8004fd4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004fd8:	f001 f920 	bl	800621c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004fdc:	bf00      	nop
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004fe4:	4802      	ldr	r0, [pc, #8]	@ (8004ff0 <USART6_IRQHandler+0x10>)
 8004fe6:	f005 fd71 	bl	800aacc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004fea:	bf00      	nop
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	20000544 	.word	0x20000544

08004ff4 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8004ff8:	4802      	ldr	r0, [pc, #8]	@ (8005004 <SPI4_IRQHandler+0x10>)
 8004ffa:	f003 fe51 	bl	8008ca0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	200003ac 	.word	0x200003ac

08005008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005010:	4a14      	ldr	r2, [pc, #80]	@ (8005064 <_sbrk+0x5c>)
 8005012:	4b15      	ldr	r3, [pc, #84]	@ (8005068 <_sbrk+0x60>)
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800501c:	4b13      	ldr	r3, [pc, #76]	@ (800506c <_sbrk+0x64>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d102      	bne.n	800502a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005024:	4b11      	ldr	r3, [pc, #68]	@ (800506c <_sbrk+0x64>)
 8005026:	4a12      	ldr	r2, [pc, #72]	@ (8005070 <_sbrk+0x68>)
 8005028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800502a:	4b10      	ldr	r3, [pc, #64]	@ (800506c <_sbrk+0x64>)
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4413      	add	r3, r2
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	429a      	cmp	r2, r3
 8005036:	d207      	bcs.n	8005048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005038:	f006 fff2 	bl	800c020 <__errno>
 800503c:	4603      	mov	r3, r0
 800503e:	220c      	movs	r2, #12
 8005040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005042:	f04f 33ff 	mov.w	r3, #4294967295
 8005046:	e009      	b.n	800505c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005048:	4b08      	ldr	r3, [pc, #32]	@ (800506c <_sbrk+0x64>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800504e:	4b07      	ldr	r3, [pc, #28]	@ (800506c <_sbrk+0x64>)
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4413      	add	r3, r2
 8005056:	4a05      	ldr	r2, [pc, #20]	@ (800506c <_sbrk+0x64>)
 8005058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800505a:	68fb      	ldr	r3, [r7, #12]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20050000 	.word	0x20050000
 8005068:	00000400 	.word	0x00000400
 800506c:	20000410 	.word	0x20000410
 8005070:	20000718 	.word	0x20000718

08005074 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005078:	4b06      	ldr	r3, [pc, #24]	@ (8005094 <SystemInit+0x20>)
 800507a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507e:	4a05      	ldr	r2, [pc, #20]	@ (8005094 <SystemInit+0x20>)
 8005080:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005084:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005088:	bf00      	nop
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	e000ed00 	.word	0xe000ed00

08005098 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b09a      	sub	sp, #104	@ 0x68
 800509c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800509e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80050a2:	2200      	movs	r2, #0
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	605a      	str	r2, [r3, #4]
 80050a8:	609a      	str	r2, [r3, #8]
 80050aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80050b0:	2200      	movs	r2, #0
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	605a      	str	r2, [r3, #4]
 80050b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80050b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	605a      	str	r2, [r3, #4]
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	60da      	str	r2, [r3, #12]
 80050c6:	611a      	str	r2, [r3, #16]
 80050c8:	615a      	str	r2, [r3, #20]
 80050ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80050cc:	1d3b      	adds	r3, r7, #4
 80050ce:	222c      	movs	r2, #44	@ 0x2c
 80050d0:	2100      	movs	r1, #0
 80050d2:	4618      	mov	r0, r3
 80050d4:	f006 ff9c 	bl	800c010 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80050d8:	4b55      	ldr	r3, [pc, #340]	@ (8005230 <MX_TIM1_Init+0x198>)
 80050da:	4a56      	ldr	r2, [pc, #344]	@ (8005234 <MX_TIM1_Init+0x19c>)
 80050dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80050de:	4b54      	ldr	r3, [pc, #336]	@ (8005230 <MX_TIM1_Init+0x198>)
 80050e0:	2247      	movs	r2, #71	@ 0x47
 80050e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050e4:	4b52      	ldr	r3, [pc, #328]	@ (8005230 <MX_TIM1_Init+0x198>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 80050ea:	4b51      	ldr	r3, [pc, #324]	@ (8005230 <MX_TIM1_Init+0x198>)
 80050ec:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80050f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005230 <MX_TIM1_Init+0x198>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80050f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005230 <MX_TIM1_Init+0x198>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050fe:	4b4c      	ldr	r3, [pc, #304]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005100:	2200      	movs	r2, #0
 8005102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005104:	484a      	ldr	r0, [pc, #296]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005106:	f004 f8e3 	bl	80092d0 <HAL_TIM_Base_Init>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005110:	f7ff fdc6 	bl	8004ca0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005114:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005118:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800511a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800511e:	4619      	mov	r1, r3
 8005120:	4843      	ldr	r0, [pc, #268]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005122:	f004 fde3 	bl	8009cec <HAL_TIM_ConfigClockSource>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800512c:	f7ff fdb8 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005130:	483f      	ldr	r0, [pc, #252]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005132:	f004 f9cc 	bl	80094ce <HAL_TIM_PWM_Init>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d001      	beq.n	8005140 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800513c:	f7ff fdb0 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005140:	2300      	movs	r3, #0
 8005142:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005144:	2300      	movs	r3, #0
 8005146:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005148:	2300      	movs	r3, #0
 800514a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800514c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005150:	4619      	mov	r1, r3
 8005152:	4837      	ldr	r0, [pc, #220]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005154:	f005 fa7a 	bl	800a64c <HAL_TIMEx_MasterConfigSynchronization>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800515e:	f7ff fd9f 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005162:	2360      	movs	r3, #96	@ 0x60
 8005164:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8005166:	2300      	movs	r3, #0
 8005168:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800516a:	2300      	movs	r3, #0
 800516c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800516e:	2300      	movs	r3, #0
 8005170:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005172:	2300      	movs	r3, #0
 8005174:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005176:	2300      	movs	r3, #0
 8005178:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800517a:	2300      	movs	r3, #0
 800517c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800517e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005182:	2200      	movs	r2, #0
 8005184:	4619      	mov	r1, r3
 8005186:	482a      	ldr	r0, [pc, #168]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005188:	f004 fc9c 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8005192:	f7ff fd85 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005196:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800519a:	2204      	movs	r2, #4
 800519c:	4619      	mov	r1, r3
 800519e:	4824      	ldr	r0, [pc, #144]	@ (8005230 <MX_TIM1_Init+0x198>)
 80051a0:	f004 fc90 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80051aa:	f7ff fd79 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80051ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80051b2:	2208      	movs	r2, #8
 80051b4:	4619      	mov	r1, r3
 80051b6:	481e      	ldr	r0, [pc, #120]	@ (8005230 <MX_TIM1_Init+0x198>)
 80051b8:	f004 fc84 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80051c2:	f7ff fd6d 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80051c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80051ca:	220c      	movs	r2, #12
 80051cc:	4619      	mov	r1, r3
 80051ce:	4818      	ldr	r0, [pc, #96]	@ (8005230 <MX_TIM1_Init+0x198>)
 80051d0:	f004 fc78 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 80051da:	f7ff fd61 	bl	8004ca0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80051de:	2300      	movs	r3, #0
 80051e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80051e2:	2300      	movs	r3, #0
 80051e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80051ee:	2300      	movs	r3, #0
 80051f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80051f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80051fc:	2300      	movs	r3, #0
 80051fe:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005200:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005204:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005206:	2300      	movs	r3, #0
 8005208:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800520a:	2300      	movs	r3, #0
 800520c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800520e:	1d3b      	adds	r3, r7, #4
 8005210:	4619      	mov	r1, r3
 8005212:	4807      	ldr	r0, [pc, #28]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005214:	f005 faa8 	bl	800a768 <HAL_TIMEx_ConfigBreakDeadTime>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 800521e:	f7ff fd3f 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005222:	4803      	ldr	r0, [pc, #12]	@ (8005230 <MX_TIM1_Init+0x198>)
 8005224:	f000 fa1a 	bl	800565c <HAL_TIM_MspPostInit>

}
 8005228:	bf00      	nop
 800522a:	3768      	adds	r7, #104	@ 0x68
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	20000414 	.word	0x20000414
 8005234:	40010000 	.word	0x40010000

08005238 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b08e      	sub	sp, #56	@ 0x38
 800523c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800523e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005242:	2200      	movs	r2, #0
 8005244:	601a      	str	r2, [r3, #0]
 8005246:	605a      	str	r2, [r3, #4]
 8005248:	609a      	str	r2, [r3, #8]
 800524a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800524c:	f107 031c 	add.w	r3, r7, #28
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]
 8005254:	605a      	str	r2, [r3, #4]
 8005256:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005258:	463b      	mov	r3, r7
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	605a      	str	r2, [r3, #4]
 8005260:	609a      	str	r2, [r3, #8]
 8005262:	60da      	str	r2, [r3, #12]
 8005264:	611a      	str	r2, [r3, #16]
 8005266:	615a      	str	r2, [r3, #20]
 8005268:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800526a:	4b3b      	ldr	r3, [pc, #236]	@ (8005358 <MX_TIM2_Init+0x120>)
 800526c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005270:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8005272:	4b39      	ldr	r3, [pc, #228]	@ (8005358 <MX_TIM2_Init+0x120>)
 8005274:	2247      	movs	r2, #71	@ 0x47
 8005276:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005278:	4b37      	ldr	r3, [pc, #220]	@ (8005358 <MX_TIM2_Init+0x120>)
 800527a:	2200      	movs	r2, #0
 800527c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800527e:	4b36      	ldr	r3, [pc, #216]	@ (8005358 <MX_TIM2_Init+0x120>)
 8005280:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005284:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005286:	4b34      	ldr	r3, [pc, #208]	@ (8005358 <MX_TIM2_Init+0x120>)
 8005288:	2200      	movs	r2, #0
 800528a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800528c:	4b32      	ldr	r3, [pc, #200]	@ (8005358 <MX_TIM2_Init+0x120>)
 800528e:	2200      	movs	r2, #0
 8005290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005292:	4831      	ldr	r0, [pc, #196]	@ (8005358 <MX_TIM2_Init+0x120>)
 8005294:	f004 f81c 	bl	80092d0 <HAL_TIM_Base_Init>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800529e:	f7ff fcff 	bl	8004ca0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80052a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052ac:	4619      	mov	r1, r3
 80052ae:	482a      	ldr	r0, [pc, #168]	@ (8005358 <MX_TIM2_Init+0x120>)
 80052b0:	f004 fd1c 	bl	8009cec <HAL_TIM_ConfigClockSource>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80052ba:	f7ff fcf1 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80052be:	4826      	ldr	r0, [pc, #152]	@ (8005358 <MX_TIM2_Init+0x120>)
 80052c0:	f004 f905 	bl	80094ce <HAL_TIM_PWM_Init>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80052ca:	f7ff fce9 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052ce:	2300      	movs	r3, #0
 80052d0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052d2:	2300      	movs	r3, #0
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80052d6:	f107 031c 	add.w	r3, r7, #28
 80052da:	4619      	mov	r1, r3
 80052dc:	481e      	ldr	r0, [pc, #120]	@ (8005358 <MX_TIM2_Init+0x120>)
 80052de:	f005 f9b5 	bl	800a64c <HAL_TIMEx_MasterConfigSynchronization>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80052e8:	f7ff fcda 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80052ec:	2360      	movs	r3, #96	@ 0x60
 80052ee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 80052f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80052f4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052f6:	2300      	movs	r3, #0
 80052f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052fa:	2300      	movs	r3, #0
 80052fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80052fe:	463b      	mov	r3, r7
 8005300:	2200      	movs	r2, #0
 8005302:	4619      	mov	r1, r3
 8005304:	4814      	ldr	r0, [pc, #80]	@ (8005358 <MX_TIM2_Init+0x120>)
 8005306:	f004 fbdd 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d001      	beq.n	8005314 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8005310:	f7ff fcc6 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.Pulse = 10;
 8005314:	230a      	movs	r3, #10
 8005316:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005318:	463b      	mov	r3, r7
 800531a:	2208      	movs	r2, #8
 800531c:	4619      	mov	r1, r3
 800531e:	480e      	ldr	r0, [pc, #56]	@ (8005358 <MX_TIM2_Init+0x120>)
 8005320:	f004 fbd0 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 800532a:	f7ff fcb9 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800532e:	2300      	movs	r3, #0
 8005330:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005332:	463b      	mov	r3, r7
 8005334:	220c      	movs	r2, #12
 8005336:	4619      	mov	r1, r3
 8005338:	4807      	ldr	r0, [pc, #28]	@ (8005358 <MX_TIM2_Init+0x120>)
 800533a:	f004 fbc3 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8005344:	f7ff fcac 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005348:	4803      	ldr	r0, [pc, #12]	@ (8005358 <MX_TIM2_Init+0x120>)
 800534a:	f000 f987 	bl	800565c <HAL_TIM_MspPostInit>

}
 800534e:	bf00      	nop
 8005350:	3738      	adds	r7, #56	@ 0x38
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	20000460 	.word	0x20000460

0800535c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b08e      	sub	sp, #56	@ 0x38
 8005360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005362:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005366:	2200      	movs	r2, #0
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	605a      	str	r2, [r3, #4]
 800536c:	609a      	str	r2, [r3, #8]
 800536e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005370:	f107 031c 	add.w	r3, r7, #28
 8005374:	2200      	movs	r2, #0
 8005376:	601a      	str	r2, [r3, #0]
 8005378:	605a      	str	r2, [r3, #4]
 800537a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800537c:	463b      	mov	r3, r7
 800537e:	2200      	movs	r2, #0
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	605a      	str	r2, [r3, #4]
 8005384:	609a      	str	r2, [r3, #8]
 8005386:	60da      	str	r2, [r3, #12]
 8005388:	611a      	str	r2, [r3, #16]
 800538a:	615a      	str	r2, [r3, #20]
 800538c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800538e:	4b32      	ldr	r3, [pc, #200]	@ (8005458 <MX_TIM3_Init+0xfc>)
 8005390:	4a32      	ldr	r2, [pc, #200]	@ (800545c <MX_TIM3_Init+0x100>)
 8005392:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8005394:	4b30      	ldr	r3, [pc, #192]	@ (8005458 <MX_TIM3_Init+0xfc>)
 8005396:	2247      	movs	r2, #71	@ 0x47
 8005398:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800539a:	4b2f      	ldr	r3, [pc, #188]	@ (8005458 <MX_TIM3_Init+0xfc>)
 800539c:	2200      	movs	r2, #0
 800539e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 80053a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005458 <MX_TIM3_Init+0xfc>)
 80053a2:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80053a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005458 <MX_TIM3_Init+0xfc>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053ae:	4b2a      	ldr	r3, [pc, #168]	@ (8005458 <MX_TIM3_Init+0xfc>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80053b4:	4828      	ldr	r0, [pc, #160]	@ (8005458 <MX_TIM3_Init+0xfc>)
 80053b6:	f003 ff8b 	bl	80092d0 <HAL_TIM_Base_Init>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80053c0:	f7ff fc6e 	bl	8004ca0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80053c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80053ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80053ce:	4619      	mov	r1, r3
 80053d0:	4821      	ldr	r0, [pc, #132]	@ (8005458 <MX_TIM3_Init+0xfc>)
 80053d2:	f004 fc8b 	bl	8009cec <HAL_TIM_ConfigClockSource>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80053dc:	f7ff fc60 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80053e0:	481d      	ldr	r0, [pc, #116]	@ (8005458 <MX_TIM3_Init+0xfc>)
 80053e2:	f004 f874 	bl	80094ce <HAL_TIM_PWM_Init>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80053ec:	f7ff fc58 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053f0:	2300      	movs	r3, #0
 80053f2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053f4:	2300      	movs	r3, #0
 80053f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80053f8:	f107 031c 	add.w	r3, r7, #28
 80053fc:	4619      	mov	r1, r3
 80053fe:	4816      	ldr	r0, [pc, #88]	@ (8005458 <MX_TIM3_Init+0xfc>)
 8005400:	f005 f924 	bl	800a64c <HAL_TIMEx_MasterConfigSynchronization>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800540a:	f7ff fc49 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800540e:	2360      	movs	r3, #96	@ 0x60
 8005410:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005412:	2300      	movs	r3, #0
 8005414:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005416:	2300      	movs	r3, #0
 8005418:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800541a:	2300      	movs	r3, #0
 800541c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800541e:	463b      	mov	r3, r7
 8005420:	2208      	movs	r2, #8
 8005422:	4619      	mov	r1, r3
 8005424:	480c      	ldr	r0, [pc, #48]	@ (8005458 <MX_TIM3_Init+0xfc>)
 8005426:	f004 fb4d 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8005430:	f7ff fc36 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005434:	463b      	mov	r3, r7
 8005436:	220c      	movs	r2, #12
 8005438:	4619      	mov	r1, r3
 800543a:	4807      	ldr	r0, [pc, #28]	@ (8005458 <MX_TIM3_Init+0xfc>)
 800543c:	f004 fb42 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d001      	beq.n	800544a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8005446:	f7ff fc2b 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800544a:	4803      	ldr	r0, [pc, #12]	@ (8005458 <MX_TIM3_Init+0xfc>)
 800544c:	f000 f906 	bl	800565c <HAL_TIM_MspPostInit>

}
 8005450:	bf00      	nop
 8005452:	3738      	adds	r7, #56	@ 0x38
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	200004ac 	.word	0x200004ac
 800545c:	40000400 	.word	0x40000400

08005460 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b08e      	sub	sp, #56	@ 0x38
 8005464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005466:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]
 800546e:	605a      	str	r2, [r3, #4]
 8005470:	609a      	str	r2, [r3, #8]
 8005472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005474:	f107 031c 	add.w	r3, r7, #28
 8005478:	2200      	movs	r2, #0
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	605a      	str	r2, [r3, #4]
 800547e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005480:	463b      	mov	r3, r7
 8005482:	2200      	movs	r2, #0
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	605a      	str	r2, [r3, #4]
 8005488:	609a      	str	r2, [r3, #8]
 800548a:	60da      	str	r2, [r3, #12]
 800548c:	611a      	str	r2, [r3, #16]
 800548e:	615a      	str	r2, [r3, #20]
 8005490:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005492:	4b34      	ldr	r3, [pc, #208]	@ (8005564 <MX_TIM4_Init+0x104>)
 8005494:	4a34      	ldr	r2, [pc, #208]	@ (8005568 <MX_TIM4_Init+0x108>)
 8005496:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8005498:	4b32      	ldr	r3, [pc, #200]	@ (8005564 <MX_TIM4_Init+0x104>)
 800549a:	2247      	movs	r2, #71	@ 0x47
 800549c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800549e:	4b31      	ldr	r3, [pc, #196]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80054a4:	4b2f      	ldr	r3, [pc, #188]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80054aa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054b2:	4b2c      	ldr	r3, [pc, #176]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80054b8:	482a      	ldr	r0, [pc, #168]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054ba:	f003 ff09 	bl	80092d0 <HAL_TIM_Base_Init>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80054c4:	f7ff fbec 	bl	8004ca0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80054ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054d2:	4619      	mov	r1, r3
 80054d4:	4823      	ldr	r0, [pc, #140]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054d6:	f004 fc09 	bl	8009cec <HAL_TIM_ConfigClockSource>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80054e0:	f7ff fbde 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80054e4:	481f      	ldr	r0, [pc, #124]	@ (8005564 <MX_TIM4_Init+0x104>)
 80054e6:	f003 fff2 	bl	80094ce <HAL_TIM_PWM_Init>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80054f0:	f7ff fbd6 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054f4:	2300      	movs	r3, #0
 80054f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054f8:	2300      	movs	r3, #0
 80054fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80054fc:	f107 031c 	add.w	r3, r7, #28
 8005500:	4619      	mov	r1, r3
 8005502:	4818      	ldr	r0, [pc, #96]	@ (8005564 <MX_TIM4_Init+0x104>)
 8005504:	f005 f8a2 	bl	800a64c <HAL_TIMEx_MasterConfigSynchronization>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d001      	beq.n	8005512 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800550e:	f7ff fbc7 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005512:	2360      	movs	r3, #96	@ 0x60
 8005514:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8005516:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800551a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800551c:	2300      	movs	r3, #0
 800551e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005520:	2300      	movs	r3, #0
 8005522:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005524:	463b      	mov	r3, r7
 8005526:	2200      	movs	r2, #0
 8005528:	4619      	mov	r1, r3
 800552a:	480e      	ldr	r0, [pc, #56]	@ (8005564 <MX_TIM4_Init+0x104>)
 800552c:	f004 faca 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d001      	beq.n	800553a <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8005536:	f7ff fbb3 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800553a:	2300      	movs	r3, #0
 800553c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800553e:	463b      	mov	r3, r7
 8005540:	2208      	movs	r2, #8
 8005542:	4619      	mov	r1, r3
 8005544:	4807      	ldr	r0, [pc, #28]	@ (8005564 <MX_TIM4_Init+0x104>)
 8005546:	f004 fabd 	bl	8009ac4 <HAL_TIM_PWM_ConfigChannel>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 8005550:	f7ff fba6 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005554:	4803      	ldr	r0, [pc, #12]	@ (8005564 <MX_TIM4_Init+0x104>)
 8005556:	f000 f881 	bl	800565c <HAL_TIM_MspPostInit>

}
 800555a:	bf00      	nop
 800555c:	3738      	adds	r7, #56	@ 0x38
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	200004f8 	.word	0x200004f8
 8005568:	40000800 	.word	0x40000800

0800556c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a34      	ldr	r2, [pc, #208]	@ (800564c <HAL_TIM_Base_MspInit+0xe0>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d114      	bne.n	80055a8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800557e:	4b34      	ldr	r3, [pc, #208]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 8005580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005582:	4a33      	ldr	r2, [pc, #204]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 8005584:	f043 0301 	orr.w	r3, r3, #1
 8005588:	6453      	str	r3, [r2, #68]	@ 0x44
 800558a:	4b31      	ldr	r3, [pc, #196]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 800558c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	617b      	str	r3, [r7, #20]
 8005594:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005596:	2200      	movs	r2, #0
 8005598:	2100      	movs	r1, #0
 800559a:	201b      	movs	r0, #27
 800559c:	f000 fb7d 	bl	8005c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80055a0:	201b      	movs	r0, #27
 80055a2:	f000 fb96 	bl	8005cd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80055a6:	e04c      	b.n	8005642 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055b0:	d114      	bne.n	80055dc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80055b2:	4b27      	ldr	r3, [pc, #156]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	4a26      	ldr	r2, [pc, #152]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 80055b8:	f043 0301 	orr.w	r3, r3, #1
 80055bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80055be:	4b24      	ldr	r3, [pc, #144]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	613b      	str	r3, [r7, #16]
 80055c8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80055ca:	2200      	movs	r2, #0
 80055cc:	2100      	movs	r1, #0
 80055ce:	201c      	movs	r0, #28
 80055d0:	f000 fb63 	bl	8005c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80055d4:	201c      	movs	r0, #28
 80055d6:	f000 fb7c 	bl	8005cd2 <HAL_NVIC_EnableIRQ>
}
 80055da:	e032      	b.n	8005642 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005654 <HAL_TIM_Base_MspInit+0xe8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d114      	bne.n	8005610 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80055e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 80055e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ea:	4a19      	ldr	r2, [pc, #100]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 80055ec:	f043 0302 	orr.w	r3, r3, #2
 80055f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80055f2:	4b17      	ldr	r3, [pc, #92]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 80055f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	60fb      	str	r3, [r7, #12]
 80055fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80055fe:	2200      	movs	r2, #0
 8005600:	2100      	movs	r1, #0
 8005602:	201d      	movs	r0, #29
 8005604:	f000 fb49 	bl	8005c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005608:	201d      	movs	r0, #29
 800560a:	f000 fb62 	bl	8005cd2 <HAL_NVIC_EnableIRQ>
}
 800560e:	e018      	b.n	8005642 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a10      	ldr	r2, [pc, #64]	@ (8005658 <HAL_TIM_Base_MspInit+0xec>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d113      	bne.n	8005642 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800561a:	4b0d      	ldr	r3, [pc, #52]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	4a0c      	ldr	r2, [pc, #48]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 8005620:	f043 0304 	orr.w	r3, r3, #4
 8005624:	6413      	str	r3, [r2, #64]	@ 0x40
 8005626:	4b0a      	ldr	r3, [pc, #40]	@ (8005650 <HAL_TIM_Base_MspInit+0xe4>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562a:	f003 0304 	and.w	r3, r3, #4
 800562e:	60bb      	str	r3, [r7, #8]
 8005630:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005632:	2200      	movs	r2, #0
 8005634:	2100      	movs	r1, #0
 8005636:	201e      	movs	r0, #30
 8005638:	f000 fb2f 	bl	8005c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800563c:	201e      	movs	r0, #30
 800563e:	f000 fb48 	bl	8005cd2 <HAL_NVIC_EnableIRQ>
}
 8005642:	bf00      	nop
 8005644:	3718      	adds	r7, #24
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40010000 	.word	0x40010000
 8005650:	40023800 	.word	0x40023800
 8005654:	40000400 	.word	0x40000400
 8005658:	40000800 	.word	0x40000800

0800565c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08e      	sub	sp, #56	@ 0x38
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005664:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005668:	2200      	movs	r2, #0
 800566a:	601a      	str	r2, [r3, #0]
 800566c:	605a      	str	r2, [r3, #4]
 800566e:	609a      	str	r2, [r3, #8]
 8005670:	60da      	str	r2, [r3, #12]
 8005672:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a70      	ldr	r2, [pc, #448]	@ (800583c <HAL_TIM_MspPostInit+0x1e0>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d13a      	bne.n	80056f4 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800567e:	4b70      	ldr	r3, [pc, #448]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005682:	4a6f      	ldr	r2, [pc, #444]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005684:	f043 0310 	orr.w	r3, r3, #16
 8005688:	6313      	str	r3, [r2, #48]	@ 0x30
 800568a:	4b6d      	ldr	r3, [pc, #436]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800568c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800568e:	f003 0310 	and.w	r3, r3, #16
 8005692:	623b      	str	r3, [r7, #32]
 8005694:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005696:	4b6a      	ldr	r3, [pc, #424]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800569a:	4a69      	ldr	r2, [pc, #420]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800569c:	f043 0301 	orr.w	r3, r3, #1
 80056a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80056a2:	4b67      	ldr	r3, [pc, #412]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 80056a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	69fb      	ldr	r3, [r7, #28]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_Kitchen_Shutter_Pin|TIM1_CH2_LivingRoom_Shutter_Pin|TIM1_CH3_Garage_Shutter_Pin;
 80056ae:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80056b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056b4:	2302      	movs	r3, #2
 80056b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b8:	2300      	movs	r3, #0
 80056ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056bc:	2300      	movs	r3, #0
 80056be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80056c0:	2301      	movs	r3, #1
 80056c2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80056c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056c8:	4619      	mov	r1, r3
 80056ca:	485e      	ldr	r0, [pc, #376]	@ (8005844 <HAL_TIM_MspPostInit+0x1e8>)
 80056cc:	f000 fbae 	bl	8005e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM1_CH4_Door_Pin;
 80056d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056d6:	2302      	movs	r3, #2
 80056d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056da:	2300      	movs	r3, #0
 80056dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056de:	2300      	movs	r3, #0
 80056e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80056e2:	2301      	movs	r3, #1
 80056e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(TIM1_CH4_Door_GPIO_Port, &GPIO_InitStruct);
 80056e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056ea:	4619      	mov	r1, r3
 80056ec:	4856      	ldr	r0, [pc, #344]	@ (8005848 <HAL_TIM_MspPostInit+0x1ec>)
 80056ee:	f000 fb9d 	bl	8005e2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80056f2:	e09f      	b.n	8005834 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM2)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056fc:	d139      	bne.n	8005772 <HAL_TIM_MspPostInit+0x116>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056fe:	4b50      	ldr	r3, [pc, #320]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005702:	4a4f      	ldr	r2, [pc, #316]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005704:	f043 0301 	orr.w	r3, r3, #1
 8005708:	6313      	str	r3, [r2, #48]	@ 0x30
 800570a:	4b4d      	ldr	r3, [pc, #308]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800570c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	61bb      	str	r3, [r7, #24]
 8005714:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005716:	4b4a      	ldr	r3, [pc, #296]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571a:	4a49      	ldr	r2, [pc, #292]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800571c:	f043 0302 	orr.w	r3, r3, #2
 8005720:	6313      	str	r3, [r2, #48]	@ 0x30
 8005722:	4b47      	ldr	r3, [pc, #284]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	617b      	str	r3, [r7, #20]
 800572c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_RGB_Garage_Pin;
 800572e:	2301      	movs	r3, #1
 8005730:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005732:	2302      	movs	r3, #2
 8005734:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005736:	2300      	movs	r3, #0
 8005738:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800573a:	2300      	movs	r3, #0
 800573c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800573e:	2301      	movs	r3, #1
 8005740:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(TIM2_CH1_RGB_Garage_GPIO_Port, &GPIO_InitStruct);
 8005742:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005746:	4619      	mov	r1, r3
 8005748:	483f      	ldr	r0, [pc, #252]	@ (8005848 <HAL_TIM_MspPostInit+0x1ec>)
 800574a:	f000 fb6f 	bl	8005e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM2_CH3_Alarm_Buzzer_Pin|TIM2_CH4_RGB_Kitchen_Pin;
 800574e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005752:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005754:	2302      	movs	r3, #2
 8005756:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005758:	2300      	movs	r3, #0
 800575a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800575c:	2300      	movs	r3, #0
 800575e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005760:	2301      	movs	r3, #1
 8005762:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005768:	4619      	mov	r1, r3
 800576a:	4838      	ldr	r0, [pc, #224]	@ (800584c <HAL_TIM_MspPostInit+0x1f0>)
 800576c:	f000 fb5e 	bl	8005e2c <HAL_GPIO_Init>
}
 8005770:	e060      	b.n	8005834 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM3)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a36      	ldr	r2, [pc, #216]	@ (8005850 <HAL_TIM_MspPostInit+0x1f4>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d139      	bne.n	80057f0 <HAL_TIM_MspPostInit+0x194>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800577c:	4b30      	ldr	r3, [pc, #192]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800577e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005780:	4a2f      	ldr	r2, [pc, #188]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005782:	f043 0302 	orr.w	r3, r3, #2
 8005786:	6313      	str	r3, [r2, #48]	@ 0x30
 8005788:	4b2d      	ldr	r3, [pc, #180]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800578a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	613b      	str	r3, [r7, #16]
 8005792:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005794:	4b2a      	ldr	r3, [pc, #168]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005798:	4a29      	ldr	r2, [pc, #164]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 800579a:	f043 0304 	orr.w	r3, r3, #4
 800579e:	6313      	str	r3, [r2, #48]	@ 0x30
 80057a0:	4b27      	ldr	r3, [pc, #156]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 80057a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a4:	f003 0304 	and.w	r3, r3, #4
 80057a8:	60fb      	str	r3, [r7, #12]
 80057aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80057ac:	2301      	movs	r3, #1
 80057ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057b0:	2302      	movs	r3, #2
 80057b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b4:	2300      	movs	r3, #0
 80057b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057b8:	2300      	movs	r3, #0
 80057ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80057bc:	2302      	movs	r3, #2
 80057be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80057c4:	4619      	mov	r1, r3
 80057c6:	4821      	ldr	r0, [pc, #132]	@ (800584c <HAL_TIM_MspPostInit+0x1f0>)
 80057c8:	f000 fb30 	bl	8005e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM3_CH4_Garage_Pin;
 80057cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d2:	2302      	movs	r3, #2
 80057d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d6:	2300      	movs	r3, #0
 80057d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057da:	2300      	movs	r3, #0
 80057dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80057de:	2302      	movs	r3, #2
 80057e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(TIM3_CH4_Garage_GPIO_Port, &GPIO_InitStruct);
 80057e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80057e6:	4619      	mov	r1, r3
 80057e8:	481a      	ldr	r0, [pc, #104]	@ (8005854 <HAL_TIM_MspPostInit+0x1f8>)
 80057ea:	f000 fb1f 	bl	8005e2c <HAL_GPIO_Init>
}
 80057ee:	e021      	b.n	8005834 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM4)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a18      	ldr	r2, [pc, #96]	@ (8005858 <HAL_TIM_MspPostInit+0x1fc>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d11c      	bne.n	8005834 <HAL_TIM_MspPostInit+0x1d8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80057fa:	4b11      	ldr	r3, [pc, #68]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 80057fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fe:	4a10      	ldr	r2, [pc, #64]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005800:	f043 0308 	orr.w	r3, r3, #8
 8005804:	6313      	str	r3, [r2, #48]	@ 0x30
 8005806:	4b0e      	ldr	r3, [pc, #56]	@ (8005840 <HAL_TIM_MspPostInit+0x1e4>)
 8005808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	60bb      	str	r3, [r7, #8]
 8005810:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM4_CH1_RGB_LivingRoom_Pin|TIM4_CH3_heating_Pin;
 8005812:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005816:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005818:	2302      	movs	r3, #2
 800581a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800581c:	2300      	movs	r3, #0
 800581e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005820:	2300      	movs	r3, #0
 8005822:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005824:	2302      	movs	r3, #2
 8005826:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005828:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800582c:	4619      	mov	r1, r3
 800582e:	480b      	ldr	r0, [pc, #44]	@ (800585c <HAL_TIM_MspPostInit+0x200>)
 8005830:	f000 fafc 	bl	8005e2c <HAL_GPIO_Init>
}
 8005834:	bf00      	nop
 8005836:	3738      	adds	r7, #56	@ 0x38
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	40010000 	.word	0x40010000
 8005840:	40023800 	.word	0x40023800
 8005844:	40021000 	.word	0x40021000
 8005848:	40020000 	.word	0x40020000
 800584c:	40020400 	.word	0x40020400
 8005850:	40000400 	.word	0x40000400
 8005854:	40020800 	.word	0x40020800
 8005858:	40000800 	.word	0x40000800
 800585c:	40020c00 	.word	0x40020c00

08005860 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005864:	4b14      	ldr	r3, [pc, #80]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 8005866:	4a15      	ldr	r2, [pc, #84]	@ (80058bc <MX_USART6_UART_Init+0x5c>)
 8005868:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800586a:	4b13      	ldr	r3, [pc, #76]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 800586c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005870:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005872:	4b11      	ldr	r3, [pc, #68]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 8005874:	2200      	movs	r2, #0
 8005876:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005878:	4b0f      	ldr	r3, [pc, #60]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 800587a:	2200      	movs	r2, #0
 800587c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800587e:	4b0e      	ldr	r3, [pc, #56]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 8005880:	2200      	movs	r2, #0
 8005882:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005884:	4b0c      	ldr	r3, [pc, #48]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 8005886:	220c      	movs	r2, #12
 8005888:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800588a:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 800588c:	2200      	movs	r2, #0
 800588e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005890:	4b09      	ldr	r3, [pc, #36]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 8005892:	2200      	movs	r2, #0
 8005894:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005896:	4b08      	ldr	r3, [pc, #32]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 8005898:	2200      	movs	r2, #0
 800589a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800589c:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 800589e:	2200      	movs	r2, #0
 80058a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80058a2:	4805      	ldr	r0, [pc, #20]	@ (80058b8 <MX_USART6_UART_Init+0x58>)
 80058a4:	f004 fffc 	bl	800a8a0 <HAL_UART_Init>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80058ae:	f7ff f9f7 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	20000544 	.word	0x20000544
 80058bc:	40011400 	.word	0x40011400

080058c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b0aa      	sub	sp, #168	@ 0xa8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058c8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80058cc:	2200      	movs	r2, #0
 80058ce:	601a      	str	r2, [r3, #0]
 80058d0:	605a      	str	r2, [r3, #4]
 80058d2:	609a      	str	r2, [r3, #8]
 80058d4:	60da      	str	r2, [r3, #12]
 80058d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80058d8:	f107 0310 	add.w	r3, r7, #16
 80058dc:	2284      	movs	r2, #132	@ 0x84
 80058de:	2100      	movs	r1, #0
 80058e0:	4618      	mov	r0, r3
 80058e2:	f006 fb95 	bl	800c010 <memset>
  if(uartHandle->Instance==USART6)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a26      	ldr	r2, [pc, #152]	@ (8005984 <HAL_UART_MspInit+0xc4>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d144      	bne.n	800597a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80058f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80058f4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80058f6:	2300      	movs	r3, #0
 80058f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058fa:	f107 0310 	add.w	r3, r7, #16
 80058fe:	4618      	mov	r0, r3
 8005900:	f002 f882 	bl	8007a08 <HAL_RCCEx_PeriphCLKConfig>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800590a:	f7ff f9c9 	bl	8004ca0 <Error_Handler>
    }

    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800590e:	4b1e      	ldr	r3, [pc, #120]	@ (8005988 <HAL_UART_MspInit+0xc8>)
 8005910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005912:	4a1d      	ldr	r2, [pc, #116]	@ (8005988 <HAL_UART_MspInit+0xc8>)
 8005914:	f043 0320 	orr.w	r3, r3, #32
 8005918:	6453      	str	r3, [r2, #68]	@ 0x44
 800591a:	4b1b      	ldr	r3, [pc, #108]	@ (8005988 <HAL_UART_MspInit+0xc8>)
 800591c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	60fb      	str	r3, [r7, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005926:	4b18      	ldr	r3, [pc, #96]	@ (8005988 <HAL_UART_MspInit+0xc8>)
 8005928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800592a:	4a17      	ldr	r2, [pc, #92]	@ (8005988 <HAL_UART_MspInit+0xc8>)
 800592c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005930:	6313      	str	r3, [r2, #48]	@ 0x30
 8005932:	4b15      	ldr	r3, [pc, #84]	@ (8005988 <HAL_UART_MspInit+0xc8>)
 8005934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800593a:	60bb      	str	r3, [r7, #8]
 800593c:	68bb      	ldr	r3, [r7, #8]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800593e:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8005942:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005946:	2302      	movs	r3, #2
 8005948:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800594c:	2300      	movs	r3, #0
 800594e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005952:	2303      	movs	r3, #3
 8005954:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005958:	2308      	movs	r3, #8
 800595a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800595e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005962:	4619      	mov	r1, r3
 8005964:	4809      	ldr	r0, [pc, #36]	@ (800598c <HAL_UART_MspInit+0xcc>)
 8005966:	f000 fa61 	bl	8005e2c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800596a:	2200      	movs	r2, #0
 800596c:	2100      	movs	r1, #0
 800596e:	2047      	movs	r0, #71	@ 0x47
 8005970:	f000 f993 	bl	8005c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005974:	2047      	movs	r0, #71	@ 0x47
 8005976:	f000 f9ac 	bl	8005cd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800597a:	bf00      	nop
 800597c:	37a8      	adds	r7, #168	@ 0xa8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	40011400 	.word	0x40011400
 8005988:	40023800 	.word	0x40023800
 800598c:	40021800 	.word	0x40021800

08005990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80059c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005994:	480d      	ldr	r0, [pc, #52]	@ (80059cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005996:	490e      	ldr	r1, [pc, #56]	@ (80059d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005998:	4a0e      	ldr	r2, [pc, #56]	@ (80059d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800599a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800599c:	e002      	b.n	80059a4 <LoopCopyDataInit>

0800599e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800599e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059a2:	3304      	adds	r3, #4

080059a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059a8:	d3f9      	bcc.n	800599e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059aa:	4a0b      	ldr	r2, [pc, #44]	@ (80059d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80059ac:	4c0b      	ldr	r4, [pc, #44]	@ (80059dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80059ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059b0:	e001      	b.n	80059b6 <LoopFillZerobss>

080059b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059b4:	3204      	adds	r2, #4

080059b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059b8:	d3fb      	bcc.n	80059b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80059ba:	f7ff fb5b 	bl	8005074 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80059be:	f006 fb35 	bl	800c02c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059c2:	f7fd fce1 	bl	8003388 <main>
  bx  lr    
 80059c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80059c8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80059cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059d0:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80059d4:	0800ceb8 	.word	0x0800ceb8
  ldr r2, =_sbss
 80059d8:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 80059dc:	20000718 	.word	0x20000718

080059e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059e0:	e7fe      	b.n	80059e0 <ADC_IRQHandler>

080059e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059e6:	2003      	movs	r0, #3
 80059e8:	f000 f94c 	bl	8005c84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80059ec:	2000      	movs	r0, #0
 80059ee:	f000 f805 	bl	80059fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80059f2:	f7ff fa71 	bl	8004ed8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a04:	4b12      	ldr	r3, [pc, #72]	@ (8005a50 <HAL_InitTick+0x54>)
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	4b12      	ldr	r3, [pc, #72]	@ (8005a54 <HAL_InitTick+0x58>)
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a12:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 f967 	bl	8005cee <HAL_SYSTICK_Config>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e00e      	b.n	8005a48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2b0f      	cmp	r3, #15
 8005a2e:	d80a      	bhi.n	8005a46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a30:	2200      	movs	r2, #0
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	f04f 30ff 	mov.w	r0, #4294967295
 8005a38:	f000 f92f 	bl	8005c9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a3c:	4a06      	ldr	r2, [pc, #24]	@ (8005a58 <HAL_InitTick+0x5c>)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a42:	2300      	movs	r3, #0
 8005a44:	e000      	b.n	8005a48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	20000140 	.word	0x20000140
 8005a54:	20000148 	.word	0x20000148
 8005a58:	20000144 	.word	0x20000144

08005a5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a60:	4b06      	ldr	r3, [pc, #24]	@ (8005a7c <HAL_IncTick+0x20>)
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	461a      	mov	r2, r3
 8005a66:	4b06      	ldr	r3, [pc, #24]	@ (8005a80 <HAL_IncTick+0x24>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	4a04      	ldr	r2, [pc, #16]	@ (8005a80 <HAL_IncTick+0x24>)
 8005a6e:	6013      	str	r3, [r2, #0]
}
 8005a70:	bf00      	nop
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	20000148 	.word	0x20000148
 8005a80:	200005cc 	.word	0x200005cc

08005a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  return uwTick;
 8005a88:	4b03      	ldr	r3, [pc, #12]	@ (8005a98 <HAL_GetTick+0x14>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	200005cc 	.word	0x200005cc

08005a9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005aa4:	f7ff ffee 	bl	8005a84 <HAL_GetTick>
 8005aa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab4:	d005      	beq.n	8005ac2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ae0 <HAL_Delay+0x44>)
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	461a      	mov	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	4413      	add	r3, r2
 8005ac0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005ac2:	bf00      	nop
 8005ac4:	f7ff ffde 	bl	8005a84 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d8f7      	bhi.n	8005ac4 <HAL_Delay+0x28>
  {
  }
}
 8005ad4:	bf00      	nop
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	20000148 	.word	0x20000148

08005ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005af4:	4b0b      	ldr	r3, [pc, #44]	@ (8005b24 <__NVIC_SetPriorityGrouping+0x40>)
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b00:	4013      	ands	r3, r2
 8005b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b0c:	4b06      	ldr	r3, [pc, #24]	@ (8005b28 <__NVIC_SetPriorityGrouping+0x44>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b12:	4a04      	ldr	r2, [pc, #16]	@ (8005b24 <__NVIC_SetPriorityGrouping+0x40>)
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	60d3      	str	r3, [r2, #12]
}
 8005b18:	bf00      	nop
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	e000ed00 	.word	0xe000ed00
 8005b28:	05fa0000 	.word	0x05fa0000

08005b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b30:	4b04      	ldr	r3, [pc, #16]	@ (8005b44 <__NVIC_GetPriorityGrouping+0x18>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	0a1b      	lsrs	r3, r3, #8
 8005b36:	f003 0307 	and.w	r3, r3, #7
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr
 8005b44:	e000ed00 	.word	0xe000ed00

08005b48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	4603      	mov	r3, r0
 8005b50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	db0b      	blt.n	8005b72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b5a:	79fb      	ldrb	r3, [r7, #7]
 8005b5c:	f003 021f 	and.w	r2, r3, #31
 8005b60:	4907      	ldr	r1, [pc, #28]	@ (8005b80 <__NVIC_EnableIRQ+0x38>)
 8005b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b66:	095b      	lsrs	r3, r3, #5
 8005b68:	2001      	movs	r0, #1
 8005b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8005b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	e000e100 	.word	0xe000e100

08005b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	6039      	str	r1, [r7, #0]
 8005b8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	db0a      	blt.n	8005bae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	b2da      	uxtb	r2, r3
 8005b9c:	490c      	ldr	r1, [pc, #48]	@ (8005bd0 <__NVIC_SetPriority+0x4c>)
 8005b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ba2:	0112      	lsls	r2, r2, #4
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	440b      	add	r3, r1
 8005ba8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005bac:	e00a      	b.n	8005bc4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	b2da      	uxtb	r2, r3
 8005bb2:	4908      	ldr	r1, [pc, #32]	@ (8005bd4 <__NVIC_SetPriority+0x50>)
 8005bb4:	79fb      	ldrb	r3, [r7, #7]
 8005bb6:	f003 030f 	and.w	r3, r3, #15
 8005bba:	3b04      	subs	r3, #4
 8005bbc:	0112      	lsls	r2, r2, #4
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	440b      	add	r3, r1
 8005bc2:	761a      	strb	r2, [r3, #24]
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	e000e100 	.word	0xe000e100
 8005bd4:	e000ed00 	.word	0xe000ed00

08005bd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b089      	sub	sp, #36	@ 0x24
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f1c3 0307 	rsb	r3, r3, #7
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	bf28      	it	cs
 8005bf6:	2304      	movcs	r3, #4
 8005bf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	3304      	adds	r3, #4
 8005bfe:	2b06      	cmp	r3, #6
 8005c00:	d902      	bls.n	8005c08 <NVIC_EncodePriority+0x30>
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	3b03      	subs	r3, #3
 8005c06:	e000      	b.n	8005c0a <NVIC_EncodePriority+0x32>
 8005c08:	2300      	movs	r3, #0
 8005c0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	fa02 f303 	lsl.w	r3, r2, r3
 8005c16:	43da      	mvns	r2, r3
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	401a      	ands	r2, r3
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c20:	f04f 31ff 	mov.w	r1, #4294967295
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	fa01 f303 	lsl.w	r3, r1, r3
 8005c2a:	43d9      	mvns	r1, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c30:	4313      	orrs	r3, r2
         );
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3724      	adds	r7, #36	@ 0x24
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
	...

08005c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c50:	d301      	bcc.n	8005c56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005c52:	2301      	movs	r3, #1
 8005c54:	e00f      	b.n	8005c76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c56:	4a0a      	ldr	r2, [pc, #40]	@ (8005c80 <SysTick_Config+0x40>)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c5e:	210f      	movs	r1, #15
 8005c60:	f04f 30ff 	mov.w	r0, #4294967295
 8005c64:	f7ff ff8e 	bl	8005b84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c68:	4b05      	ldr	r3, [pc, #20]	@ (8005c80 <SysTick_Config+0x40>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c6e:	4b04      	ldr	r3, [pc, #16]	@ (8005c80 <SysTick_Config+0x40>)
 8005c70:	2207      	movs	r2, #7
 8005c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c74:	2300      	movs	r3, #0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3708      	adds	r7, #8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	e000e010 	.word	0xe000e010

08005c84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f7ff ff29 	bl	8005ae4 <__NVIC_SetPriorityGrouping>
}
 8005c92:	bf00      	nop
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b086      	sub	sp, #24
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	60b9      	str	r1, [r7, #8]
 8005ca4:	607a      	str	r2, [r7, #4]
 8005ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005cac:	f7ff ff3e 	bl	8005b2c <__NVIC_GetPriorityGrouping>
 8005cb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	68b9      	ldr	r1, [r7, #8]
 8005cb6:	6978      	ldr	r0, [r7, #20]
 8005cb8:	f7ff ff8e 	bl	8005bd8 <NVIC_EncodePriority>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cc2:	4611      	mov	r1, r2
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff ff5d 	bl	8005b84 <__NVIC_SetPriority>
}
 8005cca:	bf00      	nop
 8005ccc:	3718      	adds	r7, #24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b082      	sub	sp, #8
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	4603      	mov	r3, r0
 8005cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7ff ff31 	bl	8005b48 <__NVIC_EnableIRQ>
}
 8005ce6:	bf00      	nop
 8005ce8:	3708      	adds	r7, #8
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b082      	sub	sp, #8
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7ff ffa2 	bl	8005c40 <SysTick_Config>
 8005cfc:	4603      	mov	r3, r0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3708      	adds	r7, #8
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b084      	sub	sp, #16
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d12:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005d14:	f7ff feb6 	bl	8005a84 <HAL_GetTick>
 8005d18:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d008      	beq.n	8005d38 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2280      	movs	r2, #128	@ 0x80
 8005d2a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e052      	b.n	8005dde <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0216 	bic.w	r2, r2, #22
 8005d46:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695a      	ldr	r2, [r3, #20]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d56:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d103      	bne.n	8005d68 <HAL_DMA_Abort+0x62>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d007      	beq.n	8005d78 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0208 	bic.w	r2, r2, #8
 8005d76:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d88:	e013      	b.n	8005db2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d8a:	f7ff fe7b 	bl	8005a84 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	2b05      	cmp	r3, #5
 8005d96:	d90c      	bls.n	8005db2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2203      	movs	r2, #3
 8005da2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e015      	b.n	8005dde <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1e4      	bne.n	8005d8a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc4:	223f      	movs	r2, #63	@ 0x3f
 8005dc6:	409a      	lsls	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d004      	beq.n	8005e04 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2280      	movs	r2, #128	@ 0x80
 8005dfe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e00c      	b.n	8005e1e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2205      	movs	r2, #5
 8005e08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f022 0201 	bic.w	r2, r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
	...

08005e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b089      	sub	sp, #36	@ 0x24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005e36:	2300      	movs	r3, #0
 8005e38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005e42:	2300      	movs	r3, #0
 8005e44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e46:	2300      	movs	r3, #0
 8005e48:	61fb      	str	r3, [r7, #28]
 8005e4a:	e175      	b.n	8006138 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	f040 8164 	bne.w	8006132 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f003 0303 	and.w	r3, r3, #3
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d005      	beq.n	8005e82 <HAL_GPIO_Init+0x56>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d130      	bne.n	8005ee4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	2203      	movs	r2, #3
 8005e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e92:	43db      	mvns	r3, r3
 8005e94:	69ba      	ldr	r2, [r7, #24]
 8005e96:	4013      	ands	r3, r2
 8005e98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005eb8:	2201      	movs	r2, #1
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	091b      	lsrs	r3, r3, #4
 8005ece:	f003 0201 	and.w	r2, r3, #1
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed8:	69ba      	ldr	r2, [r7, #24]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	69ba      	ldr	r2, [r7, #24]
 8005ee2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f003 0303 	and.w	r3, r3, #3
 8005eec:	2b03      	cmp	r3, #3
 8005eee:	d017      	beq.n	8005f20 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	005b      	lsls	r3, r3, #1
 8005efa:	2203      	movs	r2, #3
 8005efc:	fa02 f303 	lsl.w	r3, r2, r3
 8005f00:	43db      	mvns	r3, r3
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	4013      	ands	r3, r2
 8005f06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	005b      	lsls	r3, r3, #1
 8005f10:	fa02 f303 	lsl.w	r3, r2, r3
 8005f14:	69ba      	ldr	r2, [r7, #24]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	69ba      	ldr	r2, [r7, #24]
 8005f1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f003 0303 	and.w	r3, r3, #3
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d123      	bne.n	8005f74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	08da      	lsrs	r2, r3, #3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	3208      	adds	r2, #8
 8005f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	220f      	movs	r2, #15
 8005f44:	fa02 f303 	lsl.w	r3, r2, r3
 8005f48:	43db      	mvns	r3, r3
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	08da      	lsrs	r2, r3, #3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	3208      	adds	r2, #8
 8005f6e:	69b9      	ldr	r1, [r7, #24]
 8005f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	2203      	movs	r2, #3
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	43db      	mvns	r3, r3
 8005f86:	69ba      	ldr	r2, [r7, #24]
 8005f88:	4013      	ands	r3, r2
 8005f8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	f003 0203 	and.w	r2, r3, #3
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9c:	69ba      	ldr	r2, [r7, #24]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 80be 	beq.w	8006132 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fb6:	4b66      	ldr	r3, [pc, #408]	@ (8006150 <HAL_GPIO_Init+0x324>)
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fba:	4a65      	ldr	r2, [pc, #404]	@ (8006150 <HAL_GPIO_Init+0x324>)
 8005fbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8005fc2:	4b63      	ldr	r3, [pc, #396]	@ (8006150 <HAL_GPIO_Init+0x324>)
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005fce:	4a61      	ldr	r2, [pc, #388]	@ (8006154 <HAL_GPIO_Init+0x328>)
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	089b      	lsrs	r3, r3, #2
 8005fd4:	3302      	adds	r3, #2
 8005fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	220f      	movs	r2, #15
 8005fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fea:	43db      	mvns	r3, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a58      	ldr	r2, [pc, #352]	@ (8006158 <HAL_GPIO_Init+0x32c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d037      	beq.n	800606a <HAL_GPIO_Init+0x23e>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a57      	ldr	r2, [pc, #348]	@ (800615c <HAL_GPIO_Init+0x330>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d031      	beq.n	8006066 <HAL_GPIO_Init+0x23a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a56      	ldr	r2, [pc, #344]	@ (8006160 <HAL_GPIO_Init+0x334>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d02b      	beq.n	8006062 <HAL_GPIO_Init+0x236>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a55      	ldr	r2, [pc, #340]	@ (8006164 <HAL_GPIO_Init+0x338>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d025      	beq.n	800605e <HAL_GPIO_Init+0x232>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a54      	ldr	r2, [pc, #336]	@ (8006168 <HAL_GPIO_Init+0x33c>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d01f      	beq.n	800605a <HAL_GPIO_Init+0x22e>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a53      	ldr	r2, [pc, #332]	@ (800616c <HAL_GPIO_Init+0x340>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d019      	beq.n	8006056 <HAL_GPIO_Init+0x22a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a52      	ldr	r2, [pc, #328]	@ (8006170 <HAL_GPIO_Init+0x344>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d013      	beq.n	8006052 <HAL_GPIO_Init+0x226>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a51      	ldr	r2, [pc, #324]	@ (8006174 <HAL_GPIO_Init+0x348>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00d      	beq.n	800604e <HAL_GPIO_Init+0x222>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a50      	ldr	r2, [pc, #320]	@ (8006178 <HAL_GPIO_Init+0x34c>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d007      	beq.n	800604a <HAL_GPIO_Init+0x21e>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a4f      	ldr	r2, [pc, #316]	@ (800617c <HAL_GPIO_Init+0x350>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d101      	bne.n	8006046 <HAL_GPIO_Init+0x21a>
 8006042:	2309      	movs	r3, #9
 8006044:	e012      	b.n	800606c <HAL_GPIO_Init+0x240>
 8006046:	230a      	movs	r3, #10
 8006048:	e010      	b.n	800606c <HAL_GPIO_Init+0x240>
 800604a:	2308      	movs	r3, #8
 800604c:	e00e      	b.n	800606c <HAL_GPIO_Init+0x240>
 800604e:	2307      	movs	r3, #7
 8006050:	e00c      	b.n	800606c <HAL_GPIO_Init+0x240>
 8006052:	2306      	movs	r3, #6
 8006054:	e00a      	b.n	800606c <HAL_GPIO_Init+0x240>
 8006056:	2305      	movs	r3, #5
 8006058:	e008      	b.n	800606c <HAL_GPIO_Init+0x240>
 800605a:	2304      	movs	r3, #4
 800605c:	e006      	b.n	800606c <HAL_GPIO_Init+0x240>
 800605e:	2303      	movs	r3, #3
 8006060:	e004      	b.n	800606c <HAL_GPIO_Init+0x240>
 8006062:	2302      	movs	r3, #2
 8006064:	e002      	b.n	800606c <HAL_GPIO_Init+0x240>
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <HAL_GPIO_Init+0x240>
 800606a:	2300      	movs	r3, #0
 800606c:	69fa      	ldr	r2, [r7, #28]
 800606e:	f002 0203 	and.w	r2, r2, #3
 8006072:	0092      	lsls	r2, r2, #2
 8006074:	4093      	lsls	r3, r2
 8006076:	69ba      	ldr	r2, [r7, #24]
 8006078:	4313      	orrs	r3, r2
 800607a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800607c:	4935      	ldr	r1, [pc, #212]	@ (8006154 <HAL_GPIO_Init+0x328>)
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	089b      	lsrs	r3, r3, #2
 8006082:	3302      	adds	r3, #2
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800608a:	4b3d      	ldr	r3, [pc, #244]	@ (8006180 <HAL_GPIO_Init+0x354>)
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	43db      	mvns	r3, r3
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	4013      	ands	r3, r2
 8006098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80060a6:	69ba      	ldr	r2, [r7, #24]
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80060ae:	4a34      	ldr	r2, [pc, #208]	@ (8006180 <HAL_GPIO_Init+0x354>)
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80060b4:	4b32      	ldr	r3, [pc, #200]	@ (8006180 <HAL_GPIO_Init+0x354>)
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	43db      	mvns	r3, r3
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	4013      	ands	r3, r2
 80060c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80060d8:	4a29      	ldr	r2, [pc, #164]	@ (8006180 <HAL_GPIO_Init+0x354>)
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80060de:	4b28      	ldr	r3, [pc, #160]	@ (8006180 <HAL_GPIO_Init+0x354>)
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	43db      	mvns	r3, r3
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	4013      	ands	r3, r2
 80060ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	4313      	orrs	r3, r2
 8006100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006102:	4a1f      	ldr	r2, [pc, #124]	@ (8006180 <HAL_GPIO_Init+0x354>)
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006108:	4b1d      	ldr	r3, [pc, #116]	@ (8006180 <HAL_GPIO_Init+0x354>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	43db      	mvns	r3, r3
 8006112:	69ba      	ldr	r2, [r7, #24]
 8006114:	4013      	ands	r3, r2
 8006116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800612c:	4a14      	ldr	r2, [pc, #80]	@ (8006180 <HAL_GPIO_Init+0x354>)
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	3301      	adds	r3, #1
 8006136:	61fb      	str	r3, [r7, #28]
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	2b0f      	cmp	r3, #15
 800613c:	f67f ae86 	bls.w	8005e4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	3724      	adds	r7, #36	@ 0x24
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40023800 	.word	0x40023800
 8006154:	40013800 	.word	0x40013800
 8006158:	40020000 	.word	0x40020000
 800615c:	40020400 	.word	0x40020400
 8006160:	40020800 	.word	0x40020800
 8006164:	40020c00 	.word	0x40020c00
 8006168:	40021000 	.word	0x40021000
 800616c:	40021400 	.word	0x40021400
 8006170:	40021800 	.word	0x40021800
 8006174:	40021c00 	.word	0x40021c00
 8006178:	40022000 	.word	0x40022000
 800617c:	40022400 	.word	0x40022400
 8006180:	40013c00 	.word	0x40013c00

08006184 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	460b      	mov	r3, r1
 800618e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	691a      	ldr	r2, [r3, #16]
 8006194:	887b      	ldrh	r3, [r7, #2]
 8006196:	4013      	ands	r3, r2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800619c:	2301      	movs	r3, #1
 800619e:	73fb      	strb	r3, [r7, #15]
 80061a0:	e001      	b.n	80061a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061a2:	2300      	movs	r3, #0
 80061a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	460b      	mov	r3, r1
 80061be:	807b      	strh	r3, [r7, #2]
 80061c0:	4613      	mov	r3, r2
 80061c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061c4:	787b      	ldrb	r3, [r7, #1]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061ca:	887a      	ldrh	r2, [r7, #2]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80061d0:	e003      	b.n	80061da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80061d2:	887b      	ldrh	r3, [r7, #2]
 80061d4:	041a      	lsls	r2, r3, #16
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	619a      	str	r2, [r3, #24]
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b085      	sub	sp, #20
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
 80061ee:	460b      	mov	r3, r1
 80061f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80061f8:	887a      	ldrh	r2, [r7, #2]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	4013      	ands	r3, r2
 80061fe:	041a      	lsls	r2, r3, #16
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	43d9      	mvns	r1, r3
 8006204:	887b      	ldrh	r3, [r7, #2]
 8006206:	400b      	ands	r3, r1
 8006208:	431a      	orrs	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	619a      	str	r2, [r3, #24]
}
 800620e:	bf00      	nop
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
	...

0800621c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	4603      	mov	r3, r0
 8006224:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006226:	4b08      	ldr	r3, [pc, #32]	@ (8006248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006228:	695a      	ldr	r2, [r3, #20]
 800622a:	88fb      	ldrh	r3, [r7, #6]
 800622c:	4013      	ands	r3, r2
 800622e:	2b00      	cmp	r3, #0
 8006230:	d006      	beq.n	8006240 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006232:	4a05      	ldr	r2, [pc, #20]	@ (8006248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006234:	88fb      	ldrh	r3, [r7, #6]
 8006236:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006238:	88fb      	ldrh	r3, [r7, #6]
 800623a:	4618      	mov	r0, r3
 800623c:	f000 f806 	bl	800624c <HAL_GPIO_EXTI_Callback>
  }
}
 8006240:	bf00      	nop
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	40013c00 	.word	0x40013c00

0800624c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	4603      	mov	r3, r0
 8006254:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006256:	bf00      	nop
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
	...

08006264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e07f      	b.n	8006376 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d106      	bne.n	8006290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fc fa4e 	bl	800272c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2224      	movs	r2, #36	@ 0x24
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f022 0201 	bic.w	r2, r2, #1
 80062a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80062b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689a      	ldr	r2, [r3, #8]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80062c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d107      	bne.n	80062de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062da:	609a      	str	r2, [r3, #8]
 80062dc:	e006      	b.n	80062ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689a      	ldr	r2, [r3, #8]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80062ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d104      	bne.n	80062fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	4b1d      	ldr	r3, [pc, #116]	@ (8006380 <HAL_I2C_Init+0x11c>)
 800630a:	430b      	orrs	r3, r1
 800630c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800631c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	691a      	ldr	r2, [r3, #16]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	69d9      	ldr	r1, [r3, #28]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a1a      	ldr	r2, [r3, #32]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	430a      	orrs	r2, r1
 8006346:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0201 	orr.w	r2, r2, #1
 8006356:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	02008000 	.word	0x02008000

08006384 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b088      	sub	sp, #32
 8006388:	af02      	add	r7, sp, #8
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	4608      	mov	r0, r1
 800638e:	4611      	mov	r1, r2
 8006390:	461a      	mov	r2, r3
 8006392:	4603      	mov	r3, r0
 8006394:	817b      	strh	r3, [r7, #10]
 8006396:	460b      	mov	r3, r1
 8006398:	813b      	strh	r3, [r7, #8]
 800639a:	4613      	mov	r3, r2
 800639c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b20      	cmp	r3, #32
 80063a8:	f040 80f9 	bne.w	800659e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_I2C_Mem_Write+0x34>
 80063b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d105      	bne.n	80063c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063be:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e0ed      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d101      	bne.n	80063d2 <HAL_I2C_Mem_Write+0x4e>
 80063ce:	2302      	movs	r3, #2
 80063d0:	e0e6      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063da:	f7ff fb53 	bl	8005a84 <HAL_GetTick>
 80063de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	2319      	movs	r3, #25
 80063e6:	2201      	movs	r2, #1
 80063e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 fbcb 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d001      	beq.n	80063fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e0d1      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2221      	movs	r2, #33	@ 0x21
 8006400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2240      	movs	r2, #64	@ 0x40
 8006408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6a3a      	ldr	r2, [r7, #32]
 8006416:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800641c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006424:	88f8      	ldrh	r0, [r7, #6]
 8006426:	893a      	ldrh	r2, [r7, #8]
 8006428:	8979      	ldrh	r1, [r7, #10]
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	9301      	str	r3, [sp, #4]
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	4603      	mov	r3, r0
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 fadb 	bl	80069f0 <I2C_RequestMemoryWrite>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d005      	beq.n	800644c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e0a9      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006450:	b29b      	uxth	r3, r3
 8006452:	2bff      	cmp	r3, #255	@ 0xff
 8006454:	d90e      	bls.n	8006474 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	22ff      	movs	r2, #255	@ 0xff
 800645a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006460:	b2da      	uxtb	r2, r3
 8006462:	8979      	ldrh	r1, [r7, #10]
 8006464:	2300      	movs	r3, #0
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 fd27 	bl	8006ec0 <I2C_TransferConfig>
 8006472:	e00f      	b.n	8006494 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006478:	b29a      	uxth	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006482:	b2da      	uxtb	r2, r3
 8006484:	8979      	ldrh	r1, [r7, #10]
 8006486:	2300      	movs	r3, #0
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 fd16 	bl	8006ec0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006494:	697a      	ldr	r2, [r7, #20]
 8006496:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f000 fbb5 	bl	8006c08 <I2C_WaitOnTXISFlagUntilTimeout>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e07b      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ac:	781a      	ldrb	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b8:	1c5a      	adds	r2, r3, #1
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064d0:	3b01      	subs	r3, #1
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064dc:	b29b      	uxth	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d034      	beq.n	800654c <HAL_I2C_Mem_Write+0x1c8>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d130      	bne.n	800654c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f0:	2200      	movs	r2, #0
 80064f2:	2180      	movs	r1, #128	@ 0x80
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 fb47 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e04d      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006508:	b29b      	uxth	r3, r3
 800650a:	2bff      	cmp	r3, #255	@ 0xff
 800650c:	d90e      	bls.n	800652c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	22ff      	movs	r2, #255	@ 0xff
 8006512:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006518:	b2da      	uxtb	r2, r3
 800651a:	8979      	ldrh	r1, [r7, #10]
 800651c:	2300      	movs	r3, #0
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fccb 	bl	8006ec0 <I2C_TransferConfig>
 800652a:	e00f      	b.n	800654c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006530:	b29a      	uxth	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800653a:	b2da      	uxtb	r2, r3
 800653c:	8979      	ldrh	r1, [r7, #10]
 800653e:	2300      	movs	r3, #0
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 fcba 	bl	8006ec0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006550:	b29b      	uxth	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d19e      	bne.n	8006494 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f000 fb94 	bl	8006c88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e01a      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2220      	movs	r2, #32
 8006570:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6859      	ldr	r1, [r3, #4]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	4b0a      	ldr	r3, [pc, #40]	@ (80065a8 <HAL_I2C_Mem_Write+0x224>)
 800657e:	400b      	ands	r3, r1
 8006580:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2220      	movs	r2, #32
 8006586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	e000      	b.n	80065a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800659e:	2302      	movs	r3, #2
  }
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	fe00e800 	.word	0xfe00e800

080065ac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	4608      	mov	r0, r1
 80065b6:	4611      	mov	r1, r2
 80065b8:	461a      	mov	r2, r3
 80065ba:	4603      	mov	r3, r0
 80065bc:	817b      	strh	r3, [r7, #10]
 80065be:	460b      	mov	r3, r1
 80065c0:	813b      	strh	r3, [r7, #8]
 80065c2:	4613      	mov	r3, r2
 80065c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b20      	cmp	r3, #32
 80065d0:	f040 80fd 	bne.w	80067ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80065d4:	6a3b      	ldr	r3, [r7, #32]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d002      	beq.n	80065e0 <HAL_I2C_Mem_Read+0x34>
 80065da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d105      	bne.n	80065ec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e0f1      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d101      	bne.n	80065fa <HAL_I2C_Mem_Read+0x4e>
 80065f6:	2302      	movs	r3, #2
 80065f8:	e0ea      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006602:	f7ff fa3f 	bl	8005a84 <HAL_GetTick>
 8006606:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	2319      	movs	r3, #25
 800660e:	2201      	movs	r2, #1
 8006610:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 fab7 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e0d5      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2222      	movs	r2, #34	@ 0x22
 8006628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2240      	movs	r2, #64	@ 0x40
 8006630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2200      	movs	r2, #0
 8006638:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6a3a      	ldr	r2, [r7, #32]
 800663e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006644:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800664c:	88f8      	ldrh	r0, [r7, #6]
 800664e:	893a      	ldrh	r2, [r7, #8]
 8006650:	8979      	ldrh	r1, [r7, #10]
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	9301      	str	r3, [sp, #4]
 8006656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	4603      	mov	r3, r0
 800665c:	68f8      	ldr	r0, [r7, #12]
 800665e:	f000 fa1b 	bl	8006a98 <I2C_RequestMemoryRead>
 8006662:	4603      	mov	r3, r0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d005      	beq.n	8006674 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e0ad      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	2bff      	cmp	r3, #255	@ 0xff
 800667c:	d90e      	bls.n	800669c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	22ff      	movs	r2, #255	@ 0xff
 8006682:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006688:	b2da      	uxtb	r2, r3
 800668a:	8979      	ldrh	r1, [r7, #10]
 800668c:	4b52      	ldr	r3, [pc, #328]	@ (80067d8 <HAL_I2C_Mem_Read+0x22c>)
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fc13 	bl	8006ec0 <I2C_TransferConfig>
 800669a:	e00f      	b.n	80066bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	8979      	ldrh	r1, [r7, #10]
 80066ae:	4b4a      	ldr	r3, [pc, #296]	@ (80067d8 <HAL_I2C_Mem_Read+0x22c>)
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 fc02 	bl	8006ec0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	2200      	movs	r2, #0
 80066c4:	2104      	movs	r1, #4
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f000 fa5e 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e07c      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066f2:	3b01      	subs	r3, #1
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066fe:	b29b      	uxth	r3, r3
 8006700:	3b01      	subs	r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670c:	b29b      	uxth	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d034      	beq.n	800677c <HAL_I2C_Mem_Read+0x1d0>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006716:	2b00      	cmp	r3, #0
 8006718:	d130      	bne.n	800677c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006720:	2200      	movs	r2, #0
 8006722:	2180      	movs	r1, #128	@ 0x80
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	f000 fa2f 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d001      	beq.n	8006734 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e04d      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006738:	b29b      	uxth	r3, r3
 800673a:	2bff      	cmp	r3, #255	@ 0xff
 800673c:	d90e      	bls.n	800675c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	22ff      	movs	r2, #255	@ 0xff
 8006742:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006748:	b2da      	uxtb	r2, r3
 800674a:	8979      	ldrh	r1, [r7, #10]
 800674c:	2300      	movs	r3, #0
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f000 fbb3 	bl	8006ec0 <I2C_TransferConfig>
 800675a:	e00f      	b.n	800677c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006760:	b29a      	uxth	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800676a:	b2da      	uxtb	r2, r3
 800676c:	8979      	ldrh	r1, [r7, #10]
 800676e:	2300      	movs	r3, #0
 8006770:	9300      	str	r3, [sp, #0]
 8006772:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 fba2 	bl	8006ec0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006780:	b29b      	uxth	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d19a      	bne.n	80066bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f000 fa7c 	bl	8006c88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e01a      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2220      	movs	r2, #32
 80067a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6859      	ldr	r1, [r3, #4]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	4b0b      	ldr	r3, [pc, #44]	@ (80067dc <HAL_I2C_Mem_Read+0x230>)
 80067ae:	400b      	ands	r3, r1
 80067b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80067ca:	2300      	movs	r3, #0
 80067cc:	e000      	b.n	80067d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80067ce:	2302      	movs	r3, #2
  }
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3718      	adds	r7, #24
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	80002400 	.word	0x80002400
 80067dc:	fe00e800 	.word	0xfe00e800

080067e0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b08a      	sub	sp, #40	@ 0x28
 80067e4:	af02      	add	r7, sp, #8
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	607a      	str	r2, [r7, #4]
 80067ea:	603b      	str	r3, [r7, #0]
 80067ec:	460b      	mov	r3, r1
 80067ee:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80067f0:	2300      	movs	r3, #0
 80067f2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	f040 80ef 	bne.w	80069e0 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	699b      	ldr	r3, [r3, #24]
 8006808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800680c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006810:	d101      	bne.n	8006816 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006812:	2302      	movs	r3, #2
 8006814:	e0e5      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800681c:	2b01      	cmp	r3, #1
 800681e:	d101      	bne.n	8006824 <HAL_I2C_IsDeviceReady+0x44>
 8006820:	2302      	movs	r3, #2
 8006822:	e0de      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2224      	movs	r2, #36	@ 0x24
 8006830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d105      	bne.n	800684e <HAL_I2C_IsDeviceReady+0x6e>
 8006842:	897b      	ldrh	r3, [r7, #10]
 8006844:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006848:	4b68      	ldr	r3, [pc, #416]	@ (80069ec <HAL_I2C_IsDeviceReady+0x20c>)
 800684a:	4313      	orrs	r3, r2
 800684c:	e004      	b.n	8006858 <HAL_I2C_IsDeviceReady+0x78>
 800684e:	897b      	ldrh	r3, [r7, #10]
 8006850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006854:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	6812      	ldr	r2, [r2, #0]
 800685c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800685e:	f7ff f911 	bl	8005a84 <HAL_GetTick>
 8006862:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	f003 0320 	and.w	r3, r3, #32
 800686e:	2b20      	cmp	r3, #32
 8006870:	bf0c      	ite	eq
 8006872:	2301      	moveq	r3, #1
 8006874:	2300      	movne	r3, #0
 8006876:	b2db      	uxtb	r3, r3
 8006878:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	699b      	ldr	r3, [r3, #24]
 8006880:	f003 0310 	and.w	r3, r3, #16
 8006884:	2b10      	cmp	r3, #16
 8006886:	bf0c      	ite	eq
 8006888:	2301      	moveq	r3, #1
 800688a:	2300      	movne	r3, #0
 800688c:	b2db      	uxtb	r3, r3
 800688e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006890:	e034      	b.n	80068fc <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d01a      	beq.n	80068d0 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800689a:	f7ff f8f3 	bl	8005a84 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d302      	bcc.n	80068b0 <HAL_I2C_IsDeviceReady+0xd0>
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d10f      	bne.n	80068d0 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2220      	movs	r2, #32
 80068b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068bc:	f043 0220 	orr.w	r2, r3, #32
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e088      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	f003 0320 	and.w	r3, r3, #32
 80068da:	2b20      	cmp	r3, #32
 80068dc:	bf0c      	ite	eq
 80068de:	2301      	moveq	r3, #1
 80068e0:	2300      	movne	r3, #0
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	f003 0310 	and.w	r3, r3, #16
 80068f0:	2b10      	cmp	r3, #16
 80068f2:	bf0c      	ite	eq
 80068f4:	2301      	moveq	r3, #1
 80068f6:	2300      	movne	r3, #0
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80068fc:	7ffb      	ldrb	r3, [r7, #31]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d102      	bne.n	8006908 <HAL_I2C_IsDeviceReady+0x128>
 8006902:	7fbb      	ldrb	r3, [r7, #30]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d0c4      	beq.n	8006892 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	f003 0310 	and.w	r3, r3, #16
 8006912:	2b10      	cmp	r3, #16
 8006914:	d01a      	beq.n	800694c <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	2200      	movs	r2, #0
 800691e:	2120      	movs	r1, #32
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 f931 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e058      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2220      	movs	r2, #32
 8006936:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2220      	movs	r2, #32
 800693c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8006948:	2300      	movs	r3, #0
 800694a:	e04a      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	9300      	str	r3, [sp, #0]
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	2200      	movs	r2, #0
 8006954:	2120      	movs	r1, #32
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 f916 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e03d      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2210      	movs	r2, #16
 800696c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2220      	movs	r2, #32
 8006974:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	429a      	cmp	r2, r3
 800697c:	d118      	bne.n	80069b0 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800698c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	2200      	movs	r2, #0
 8006996:	2120      	movs	r1, #32
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 f8f5 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 800699e:	4603      	mov	r3, r0
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e01c      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2220      	movs	r2, #32
 80069ae:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	3301      	adds	r3, #1
 80069b4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	f63f af3d 	bhi.w	800683a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069cc:	f043 0220 	orr.w	r2, r3, #32
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e000      	b.n	80069e2 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 80069e0:	2302      	movs	r3, #2
  }
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3720      	adds	r7, #32
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	02002000 	.word	0x02002000

080069f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b086      	sub	sp, #24
 80069f4:	af02      	add	r7, sp, #8
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	4608      	mov	r0, r1
 80069fa:	4611      	mov	r1, r2
 80069fc:	461a      	mov	r2, r3
 80069fe:	4603      	mov	r3, r0
 8006a00:	817b      	strh	r3, [r7, #10]
 8006a02:	460b      	mov	r3, r1
 8006a04:	813b      	strh	r3, [r7, #8]
 8006a06:	4613      	mov	r3, r2
 8006a08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006a0a:	88fb      	ldrh	r3, [r7, #6]
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	8979      	ldrh	r1, [r7, #10]
 8006a10:	4b20      	ldr	r3, [pc, #128]	@ (8006a94 <I2C_RequestMemoryWrite+0xa4>)
 8006a12:	9300      	str	r3, [sp, #0]
 8006a14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 fa51 	bl	8006ec0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a1e:	69fa      	ldr	r2, [r7, #28]
 8006a20:	69b9      	ldr	r1, [r7, #24]
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f000 f8f0 	bl	8006c08 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d001      	beq.n	8006a32 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e02c      	b.n	8006a8c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a32:	88fb      	ldrh	r3, [r7, #6]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d105      	bne.n	8006a44 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a38:	893b      	ldrh	r3, [r7, #8]
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a42:	e015      	b.n	8006a70 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a44:	893b      	ldrh	r3, [r7, #8]
 8006a46:	0a1b      	lsrs	r3, r3, #8
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a52:	69fa      	ldr	r2, [r7, #28]
 8006a54:	69b9      	ldr	r1, [r7, #24]
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f000 f8d6 	bl	8006c08 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e012      	b.n	8006a8c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a66:	893b      	ldrh	r3, [r7, #8]
 8006a68:	b2da      	uxtb	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	9300      	str	r3, [sp, #0]
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	2200      	movs	r2, #0
 8006a78:	2180      	movs	r1, #128	@ 0x80
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f000 f884 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d001      	beq.n	8006a8a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e000      	b.n	8006a8c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	80002000 	.word	0x80002000

08006a98 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b086      	sub	sp, #24
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	4608      	mov	r0, r1
 8006aa2:	4611      	mov	r1, r2
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	817b      	strh	r3, [r7, #10]
 8006aaa:	460b      	mov	r3, r1
 8006aac:	813b      	strh	r3, [r7, #8]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006ab2:	88fb      	ldrh	r3, [r7, #6]
 8006ab4:	b2da      	uxtb	r2, r3
 8006ab6:	8979      	ldrh	r1, [r7, #10]
 8006ab8:	4b20      	ldr	r3, [pc, #128]	@ (8006b3c <I2C_RequestMemoryRead+0xa4>)
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	2300      	movs	r3, #0
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f000 f9fe 	bl	8006ec0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ac4:	69fa      	ldr	r2, [r7, #28]
 8006ac6:	69b9      	ldr	r1, [r7, #24]
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f89d 	bl	8006c08 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e02c      	b.n	8006b32 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ad8:	88fb      	ldrh	r3, [r7, #6]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d105      	bne.n	8006aea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ade:	893b      	ldrh	r3, [r7, #8]
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ae8:	e015      	b.n	8006b16 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006aea:	893b      	ldrh	r3, [r7, #8]
 8006aec:	0a1b      	lsrs	r3, r3, #8
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006af8:	69fa      	ldr	r2, [r7, #28]
 8006afa:	69b9      	ldr	r1, [r7, #24]
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 f883 	bl	8006c08 <I2C_WaitOnTXISFlagUntilTimeout>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d001      	beq.n	8006b0c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e012      	b.n	8006b32 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b0c:	893b      	ldrh	r3, [r7, #8]
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	2140      	movs	r1, #64	@ 0x40
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 f831 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d001      	beq.n	8006b30 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e000      	b.n	8006b32 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	80002000 	.word	0x80002000

08006b40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d103      	bne.n	8006b5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d007      	beq.n	8006b7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	699a      	ldr	r2, [r3, #24]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f042 0201 	orr.w	r2, r2, #1
 8006b7a:	619a      	str	r2, [r3, #24]
  }
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	603b      	str	r3, [r7, #0]
 8006b94:	4613      	mov	r3, r2
 8006b96:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b98:	e022      	b.n	8006be0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba0:	d01e      	beq.n	8006be0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ba2:	f7fe ff6f 	bl	8005a84 <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	683a      	ldr	r2, [r7, #0]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d302      	bcc.n	8006bb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d113      	bne.n	8006be0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bbc:	f043 0220 	orr.w	r2, r3, #32
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e00f      	b.n	8006c00 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	4013      	ands	r3, r2
 8006bea:	68ba      	ldr	r2, [r7, #8]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	bf0c      	ite	eq
 8006bf0:	2301      	moveq	r3, #1
 8006bf2:	2300      	movne	r3, #0
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	79fb      	ldrb	r3, [r7, #7]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d0cd      	beq.n	8006b9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c14:	e02c      	b.n	8006c70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	68b9      	ldr	r1, [r7, #8]
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f000 f870 	bl	8006d00 <I2C_IsErrorOccurred>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d001      	beq.n	8006c2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e02a      	b.n	8006c80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c30:	d01e      	beq.n	8006c70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c32:	f7fe ff27 	bl	8005a84 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d302      	bcc.n	8006c48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d113      	bne.n	8006c70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c4c:	f043 0220 	orr.w	r2, r3, #32
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2220      	movs	r2, #32
 8006c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e007      	b.n	8006c80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	f003 0302 	and.w	r3, r3, #2
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d1cb      	bne.n	8006c16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c94:	e028      	b.n	8006ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	68b9      	ldr	r1, [r7, #8]
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 f830 	bl	8006d00 <I2C_IsErrorOccurred>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e026      	b.n	8006cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006caa:	f7fe feeb 	bl	8005a84 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d302      	bcc.n	8006cc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d113      	bne.n	8006ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc4:	f043 0220 	orr.w	r2, r3, #32
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2220      	movs	r2, #32
 8006cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e007      	b.n	8006cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	699b      	ldr	r3, [r3, #24]
 8006cee:	f003 0320 	and.w	r3, r3, #32
 8006cf2:	2b20      	cmp	r3, #32
 8006cf4:	d1cf      	bne.n	8006c96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b08a      	sub	sp, #40	@ 0x28
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	f003 0310 	and.w	r3, r3, #16
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d068      	beq.n	8006dfe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2210      	movs	r2, #16
 8006d32:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006d34:	e049      	b.n	8006dca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d3c:	d045      	beq.n	8006dca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d3e:	f7fe fea1 	bl	8005a84 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d302      	bcc.n	8006d54 <I2C_IsErrorOccurred+0x54>
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d13a      	bne.n	8006dca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d5e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d66:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d76:	d121      	bne.n	8006dbc <I2C_IsErrorOccurred+0xbc>
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d7e:	d01d      	beq.n	8006dbc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006d80:	7cfb      	ldrb	r3, [r7, #19]
 8006d82:	2b20      	cmp	r3, #32
 8006d84:	d01a      	beq.n	8006dbc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d94:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006d96:	f7fe fe75 	bl	8005a84 <HAL_GetTick>
 8006d9a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d9c:	e00e      	b.n	8006dbc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006d9e:	f7fe fe71 	bl	8005a84 <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	2b19      	cmp	r3, #25
 8006daa:	d907      	bls.n	8006dbc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006dac:	6a3b      	ldr	r3, [r7, #32]
 8006dae:	f043 0320 	orr.w	r3, r3, #32
 8006db2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006dba:	e006      	b.n	8006dca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	f003 0320 	and.w	r3, r3, #32
 8006dc6:	2b20      	cmp	r3, #32
 8006dc8:	d1e9      	bne.n	8006d9e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	f003 0320 	and.w	r3, r3, #32
 8006dd4:	2b20      	cmp	r3, #32
 8006dd6:	d003      	beq.n	8006de0 <I2C_IsErrorOccurred+0xe0>
 8006dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d0aa      	beq.n	8006d36 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006de0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d103      	bne.n	8006df0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2220      	movs	r2, #32
 8006dee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006df0:	6a3b      	ldr	r3, [r7, #32]
 8006df2:	f043 0304 	orr.w	r3, r3, #4
 8006df6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00b      	beq.n	8006e28 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006e10:	6a3b      	ldr	r3, [r7, #32]
 8006e12:	f043 0301 	orr.w	r3, r3, #1
 8006e16:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006e32:	6a3b      	ldr	r3, [r7, #32]
 8006e34:	f043 0308 	orr.w	r3, r3, #8
 8006e38:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006e42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d00b      	beq.n	8006e6c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006e54:	6a3b      	ldr	r3, [r7, #32]
 8006e56:	f043 0302 	orr.w	r3, r3, #2
 8006e5a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d01c      	beq.n	8006eae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7ff fe63 	bl	8006b40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6859      	ldr	r1, [r3, #4]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	4b0d      	ldr	r3, [pc, #52]	@ (8006ebc <I2C_IsErrorOccurred+0x1bc>)
 8006e86:	400b      	ands	r3, r1
 8006e88:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e8e:	6a3b      	ldr	r3, [r7, #32]
 8006e90:	431a      	orrs	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2220      	movs	r2, #32
 8006e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006eae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3728      	adds	r7, #40	@ 0x28
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	fe00e800 	.word	0xfe00e800

08006ec0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b087      	sub	sp, #28
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	607b      	str	r3, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	817b      	strh	r3, [r7, #10]
 8006ece:	4613      	mov	r3, r2
 8006ed0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ed2:	897b      	ldrh	r3, [r7, #10]
 8006ed4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ed8:	7a7b      	ldrb	r3, [r7, #9]
 8006eda:	041b      	lsls	r3, r3, #16
 8006edc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ee0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ee6:	6a3b      	ldr	r3, [r7, #32]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006eee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	685a      	ldr	r2, [r3, #4]
 8006ef6:	6a3b      	ldr	r3, [r7, #32]
 8006ef8:	0d5b      	lsrs	r3, r3, #21
 8006efa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006efe:	4b08      	ldr	r3, [pc, #32]	@ (8006f20 <I2C_TransferConfig+0x60>)
 8006f00:	430b      	orrs	r3, r1
 8006f02:	43db      	mvns	r3, r3
 8006f04:	ea02 0103 	and.w	r1, r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	697a      	ldr	r2, [r7, #20]
 8006f0e:	430a      	orrs	r2, r1
 8006f10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006f12:	bf00      	nop
 8006f14:	371c      	adds	r7, #28
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	03ff63ff 	.word	0x03ff63ff

08006f24 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	d138      	bne.n	8006fac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d101      	bne.n	8006f48 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006f44:	2302      	movs	r3, #2
 8006f46:	e032      	b.n	8006fae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2224      	movs	r2, #36	@ 0x24
 8006f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f022 0201 	bic.w	r2, r2, #1
 8006f66:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006f76:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6819      	ldr	r1, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	430a      	orrs	r2, r1
 8006f86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0201 	orr.w	r2, r2, #1
 8006f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2220      	movs	r2, #32
 8006f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	e000      	b.n	8006fae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fac:	2302      	movs	r3, #2
  }
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr

08006fba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b085      	sub	sp, #20
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
 8006fc2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	2b20      	cmp	r3, #32
 8006fce:	d139      	bne.n	8007044 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d101      	bne.n	8006fde <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006fda:	2302      	movs	r3, #2
 8006fdc:	e033      	b.n	8007046 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2224      	movs	r2, #36	@ 0x24
 8006fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f022 0201 	bic.w	r2, r2, #1
 8006ffc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800700c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	021b      	lsls	r3, r3, #8
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	4313      	orrs	r3, r2
 8007016:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f042 0201 	orr.w	r2, r2, #1
 800702e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2220      	movs	r2, #32
 8007034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007040:	2300      	movs	r3, #0
 8007042:	e000      	b.n	8007046 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007044:	2302      	movs	r3, #2
  }
}
 8007046:	4618      	mov	r0, r3
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
	...

08007054 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007054:	b480      	push	{r7}
 8007056:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007058:	4b05      	ldr	r3, [pc, #20]	@ (8007070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a04      	ldr	r2, [pc, #16]	@ (8007070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800705e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007062:	6013      	str	r3, [r2, #0]
}
 8007064:	bf00      	nop
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	40007000 	.word	0x40007000

08007074 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b086      	sub	sp, #24
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800707c:	2300      	movs	r3, #0
 800707e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e291      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0301 	and.w	r3, r3, #1
 8007092:	2b00      	cmp	r3, #0
 8007094:	f000 8087 	beq.w	80071a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007098:	4b96      	ldr	r3, [pc, #600]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	f003 030c 	and.w	r3, r3, #12
 80070a0:	2b04      	cmp	r3, #4
 80070a2:	d00c      	beq.n	80070be <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070a4:	4b93      	ldr	r3, [pc, #588]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f003 030c 	and.w	r3, r3, #12
 80070ac:	2b08      	cmp	r3, #8
 80070ae:	d112      	bne.n	80070d6 <HAL_RCC_OscConfig+0x62>
 80070b0:	4b90      	ldr	r3, [pc, #576]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070bc:	d10b      	bne.n	80070d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070be:	4b8d      	ldr	r3, [pc, #564]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d06c      	beq.n	80071a4 <HAL_RCC_OscConfig+0x130>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d168      	bne.n	80071a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e26b      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070de:	d106      	bne.n	80070ee <HAL_RCC_OscConfig+0x7a>
 80070e0:	4b84      	ldr	r3, [pc, #528]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a83      	ldr	r2, [pc, #524]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070ea:	6013      	str	r3, [r2, #0]
 80070ec:	e02e      	b.n	800714c <HAL_RCC_OscConfig+0xd8>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d10c      	bne.n	8007110 <HAL_RCC_OscConfig+0x9c>
 80070f6:	4b7f      	ldr	r3, [pc, #508]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a7e      	ldr	r2, [pc, #504]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80070fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007100:	6013      	str	r3, [r2, #0]
 8007102:	4b7c      	ldr	r3, [pc, #496]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a7b      	ldr	r2, [pc, #492]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007108:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800710c:	6013      	str	r3, [r2, #0]
 800710e:	e01d      	b.n	800714c <HAL_RCC_OscConfig+0xd8>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007118:	d10c      	bne.n	8007134 <HAL_RCC_OscConfig+0xc0>
 800711a:	4b76      	ldr	r3, [pc, #472]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a75      	ldr	r2, [pc, #468]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007124:	6013      	str	r3, [r2, #0]
 8007126:	4b73      	ldr	r3, [pc, #460]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a72      	ldr	r2, [pc, #456]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800712c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007130:	6013      	str	r3, [r2, #0]
 8007132:	e00b      	b.n	800714c <HAL_RCC_OscConfig+0xd8>
 8007134:	4b6f      	ldr	r3, [pc, #444]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a6e      	ldr	r2, [pc, #440]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800713a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800713e:	6013      	str	r3, [r2, #0]
 8007140:	4b6c      	ldr	r3, [pc, #432]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a6b      	ldr	r2, [pc, #428]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007146:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800714a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d013      	beq.n	800717c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007154:	f7fe fc96 	bl	8005a84 <HAL_GetTick>
 8007158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800715a:	e008      	b.n	800716e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800715c:	f7fe fc92 	bl	8005a84 <HAL_GetTick>
 8007160:	4602      	mov	r2, r0
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	2b64      	cmp	r3, #100	@ 0x64
 8007168:	d901      	bls.n	800716e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800716a:	2303      	movs	r3, #3
 800716c:	e21f      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800716e:	4b61      	ldr	r3, [pc, #388]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007176:	2b00      	cmp	r3, #0
 8007178:	d0f0      	beq.n	800715c <HAL_RCC_OscConfig+0xe8>
 800717a:	e014      	b.n	80071a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800717c:	f7fe fc82 	bl	8005a84 <HAL_GetTick>
 8007180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007182:	e008      	b.n	8007196 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007184:	f7fe fc7e 	bl	8005a84 <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	2b64      	cmp	r3, #100	@ 0x64
 8007190:	d901      	bls.n	8007196 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	e20b      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007196:	4b57      	ldr	r3, [pc, #348]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1f0      	bne.n	8007184 <HAL_RCC_OscConfig+0x110>
 80071a2:	e000      	b.n	80071a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0302 	and.w	r3, r3, #2
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d069      	beq.n	8007286 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80071b2:	4b50      	ldr	r3, [pc, #320]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f003 030c 	and.w	r3, r3, #12
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00b      	beq.n	80071d6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071be:	4b4d      	ldr	r3, [pc, #308]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 030c 	and.w	r3, r3, #12
 80071c6:	2b08      	cmp	r3, #8
 80071c8:	d11c      	bne.n	8007204 <HAL_RCC_OscConfig+0x190>
 80071ca:	4b4a      	ldr	r3, [pc, #296]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d116      	bne.n	8007204 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071d6:	4b47      	ldr	r3, [pc, #284]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 0302 	and.w	r3, r3, #2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d005      	beq.n	80071ee <HAL_RCC_OscConfig+0x17a>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d001      	beq.n	80071ee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e1df      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071ee:	4b41      	ldr	r3, [pc, #260]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	00db      	lsls	r3, r3, #3
 80071fc:	493d      	ldr	r1, [pc, #244]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80071fe:	4313      	orrs	r3, r2
 8007200:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007202:	e040      	b.n	8007286 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d023      	beq.n	8007254 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800720c:	4b39      	ldr	r3, [pc, #228]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a38      	ldr	r2, [pc, #224]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007212:	f043 0301 	orr.w	r3, r3, #1
 8007216:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007218:	f7fe fc34 	bl	8005a84 <HAL_GetTick>
 800721c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800721e:	e008      	b.n	8007232 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007220:	f7fe fc30 	bl	8005a84 <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	2b02      	cmp	r3, #2
 800722c:	d901      	bls.n	8007232 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e1bd      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007232:	4b30      	ldr	r3, [pc, #192]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 0302 	and.w	r3, r3, #2
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0f0      	beq.n	8007220 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800723e:	4b2d      	ldr	r3, [pc, #180]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	00db      	lsls	r3, r3, #3
 800724c:	4929      	ldr	r1, [pc, #164]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800724e:	4313      	orrs	r3, r2
 8007250:	600b      	str	r3, [r1, #0]
 8007252:	e018      	b.n	8007286 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007254:	4b27      	ldr	r3, [pc, #156]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a26      	ldr	r2, [pc, #152]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800725a:	f023 0301 	bic.w	r3, r3, #1
 800725e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007260:	f7fe fc10 	bl	8005a84 <HAL_GetTick>
 8007264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007266:	e008      	b.n	800727a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007268:	f7fe fc0c 	bl	8005a84 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	2b02      	cmp	r3, #2
 8007274:	d901      	bls.n	800727a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e199      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800727a:	4b1e      	ldr	r3, [pc, #120]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0302 	and.w	r3, r3, #2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1f0      	bne.n	8007268 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0308 	and.w	r3, r3, #8
 800728e:	2b00      	cmp	r3, #0
 8007290:	d038      	beq.n	8007304 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	695b      	ldr	r3, [r3, #20]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d019      	beq.n	80072ce <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800729a:	4b16      	ldr	r3, [pc, #88]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 800729c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800729e:	4a15      	ldr	r2, [pc, #84]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80072a0:	f043 0301 	orr.w	r3, r3, #1
 80072a4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072a6:	f7fe fbed 	bl	8005a84 <HAL_GetTick>
 80072aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072ac:	e008      	b.n	80072c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072ae:	f7fe fbe9 	bl	8005a84 <HAL_GetTick>
 80072b2:	4602      	mov	r2, r0
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d901      	bls.n	80072c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e176      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072c0:	4b0c      	ldr	r3, [pc, #48]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80072c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072c4:	f003 0302 	and.w	r3, r3, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0f0      	beq.n	80072ae <HAL_RCC_OscConfig+0x23a>
 80072cc:	e01a      	b.n	8007304 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072ce:	4b09      	ldr	r3, [pc, #36]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80072d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072d2:	4a08      	ldr	r2, [pc, #32]	@ (80072f4 <HAL_RCC_OscConfig+0x280>)
 80072d4:	f023 0301 	bic.w	r3, r3, #1
 80072d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072da:	f7fe fbd3 	bl	8005a84 <HAL_GetTick>
 80072de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072e0:	e00a      	b.n	80072f8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072e2:	f7fe fbcf 	bl	8005a84 <HAL_GetTick>
 80072e6:	4602      	mov	r2, r0
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d903      	bls.n	80072f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	e15c      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
 80072f4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072f8:	4b91      	ldr	r3, [pc, #580]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80072fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b00      	cmp	r3, #0
 8007302:	d1ee      	bne.n	80072e2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0304 	and.w	r3, r3, #4
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 80a4 	beq.w	800745a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007312:	4b8b      	ldr	r3, [pc, #556]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d10d      	bne.n	800733a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800731e:	4b88      	ldr	r3, [pc, #544]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007322:	4a87      	ldr	r2, [pc, #540]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007328:	6413      	str	r3, [r2, #64]	@ 0x40
 800732a:	4b85      	ldr	r3, [pc, #532]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 800732c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007332:	60bb      	str	r3, [r7, #8]
 8007334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007336:	2301      	movs	r3, #1
 8007338:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800733a:	4b82      	ldr	r3, [pc, #520]	@ (8007544 <HAL_RCC_OscConfig+0x4d0>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007342:	2b00      	cmp	r3, #0
 8007344:	d118      	bne.n	8007378 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007346:	4b7f      	ldr	r3, [pc, #508]	@ (8007544 <HAL_RCC_OscConfig+0x4d0>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a7e      	ldr	r2, [pc, #504]	@ (8007544 <HAL_RCC_OscConfig+0x4d0>)
 800734c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007352:	f7fe fb97 	bl	8005a84 <HAL_GetTick>
 8007356:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007358:	e008      	b.n	800736c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800735a:	f7fe fb93 	bl	8005a84 <HAL_GetTick>
 800735e:	4602      	mov	r2, r0
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	2b64      	cmp	r3, #100	@ 0x64
 8007366:	d901      	bls.n	800736c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e120      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800736c:	4b75      	ldr	r3, [pc, #468]	@ (8007544 <HAL_RCC_OscConfig+0x4d0>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007374:	2b00      	cmp	r3, #0
 8007376:	d0f0      	beq.n	800735a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	2b01      	cmp	r3, #1
 800737e:	d106      	bne.n	800738e <HAL_RCC_OscConfig+0x31a>
 8007380:	4b6f      	ldr	r3, [pc, #444]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007384:	4a6e      	ldr	r2, [pc, #440]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007386:	f043 0301 	orr.w	r3, r3, #1
 800738a:	6713      	str	r3, [r2, #112]	@ 0x70
 800738c:	e02d      	b.n	80073ea <HAL_RCC_OscConfig+0x376>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d10c      	bne.n	80073b0 <HAL_RCC_OscConfig+0x33c>
 8007396:	4b6a      	ldr	r3, [pc, #424]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800739a:	4a69      	ldr	r2, [pc, #420]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 800739c:	f023 0301 	bic.w	r3, r3, #1
 80073a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80073a2:	4b67      	ldr	r3, [pc, #412]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073a6:	4a66      	ldr	r2, [pc, #408]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073a8:	f023 0304 	bic.w	r3, r3, #4
 80073ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80073ae:	e01c      	b.n	80073ea <HAL_RCC_OscConfig+0x376>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	2b05      	cmp	r3, #5
 80073b6:	d10c      	bne.n	80073d2 <HAL_RCC_OscConfig+0x35e>
 80073b8:	4b61      	ldr	r3, [pc, #388]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073bc:	4a60      	ldr	r2, [pc, #384]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073be:	f043 0304 	orr.w	r3, r3, #4
 80073c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80073c4:	4b5e      	ldr	r3, [pc, #376]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073c8:	4a5d      	ldr	r2, [pc, #372]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073ca:	f043 0301 	orr.w	r3, r3, #1
 80073ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80073d0:	e00b      	b.n	80073ea <HAL_RCC_OscConfig+0x376>
 80073d2:	4b5b      	ldr	r3, [pc, #364]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073d6:	4a5a      	ldr	r2, [pc, #360]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073d8:	f023 0301 	bic.w	r3, r3, #1
 80073dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80073de:	4b58      	ldr	r3, [pc, #352]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073e2:	4a57      	ldr	r2, [pc, #348]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80073e4:	f023 0304 	bic.w	r3, r3, #4
 80073e8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d015      	beq.n	800741e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073f2:	f7fe fb47 	bl	8005a84 <HAL_GetTick>
 80073f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073f8:	e00a      	b.n	8007410 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073fa:	f7fe fb43 	bl	8005a84 <HAL_GetTick>
 80073fe:	4602      	mov	r2, r0
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	1ad3      	subs	r3, r2, r3
 8007404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007408:	4293      	cmp	r3, r2
 800740a:	d901      	bls.n	8007410 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e0ce      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007410:	4b4b      	ldr	r3, [pc, #300]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007414:	f003 0302 	and.w	r3, r3, #2
 8007418:	2b00      	cmp	r3, #0
 800741a:	d0ee      	beq.n	80073fa <HAL_RCC_OscConfig+0x386>
 800741c:	e014      	b.n	8007448 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800741e:	f7fe fb31 	bl	8005a84 <HAL_GetTick>
 8007422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007424:	e00a      	b.n	800743c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007426:	f7fe fb2d 	bl	8005a84 <HAL_GetTick>
 800742a:	4602      	mov	r2, r0
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007434:	4293      	cmp	r3, r2
 8007436:	d901      	bls.n	800743c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007438:	2303      	movs	r3, #3
 800743a:	e0b8      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800743c:	4b40      	ldr	r3, [pc, #256]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 800743e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007440:	f003 0302 	and.w	r3, r3, #2
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1ee      	bne.n	8007426 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007448:	7dfb      	ldrb	r3, [r7, #23]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d105      	bne.n	800745a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800744e:	4b3c      	ldr	r3, [pc, #240]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007452:	4a3b      	ldr	r2, [pc, #236]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007454:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007458:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 80a4 	beq.w	80075ac <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007464:	4b36      	ldr	r3, [pc, #216]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f003 030c 	and.w	r3, r3, #12
 800746c:	2b08      	cmp	r3, #8
 800746e:	d06b      	beq.n	8007548 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	2b02      	cmp	r3, #2
 8007476:	d149      	bne.n	800750c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007478:	4b31      	ldr	r3, [pc, #196]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a30      	ldr	r2, [pc, #192]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 800747e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007484:	f7fe fafe 	bl	8005a84 <HAL_GetTick>
 8007488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800748a:	e008      	b.n	800749e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800748c:	f7fe fafa 	bl	8005a84 <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	2b02      	cmp	r3, #2
 8007498:	d901      	bls.n	800749e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e087      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800749e:	4b28      	ldr	r3, [pc, #160]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1f0      	bne.n	800748c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	69da      	ldr	r2, [r3, #28]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	431a      	orrs	r2, r3
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b8:	019b      	lsls	r3, r3, #6
 80074ba:	431a      	orrs	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c0:	085b      	lsrs	r3, r3, #1
 80074c2:	3b01      	subs	r3, #1
 80074c4:	041b      	lsls	r3, r3, #16
 80074c6:	431a      	orrs	r2, r3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074cc:	061b      	lsls	r3, r3, #24
 80074ce:	4313      	orrs	r3, r2
 80074d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80074d2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80074d6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074d8:	4b19      	ldr	r3, [pc, #100]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a18      	ldr	r2, [pc, #96]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 80074de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e4:	f7fe face 	bl	8005a84 <HAL_GetTick>
 80074e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074ea:	e008      	b.n	80074fe <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074ec:	f7fe faca 	bl	8005a84 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	d901      	bls.n	80074fe <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	e057      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074fe:	4b10      	ldr	r3, [pc, #64]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0f0      	beq.n	80074ec <HAL_RCC_OscConfig+0x478>
 800750a:	e04f      	b.n	80075ac <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800750c:	4b0c      	ldr	r3, [pc, #48]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a0b      	ldr	r2, [pc, #44]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007512:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007518:	f7fe fab4 	bl	8005a84 <HAL_GetTick>
 800751c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800751e:	e008      	b.n	8007532 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007520:	f7fe fab0 	bl	8005a84 <HAL_GetTick>
 8007524:	4602      	mov	r2, r0
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	2b02      	cmp	r3, #2
 800752c:	d901      	bls.n	8007532 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e03d      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007532:	4b03      	ldr	r3, [pc, #12]	@ (8007540 <HAL_RCC_OscConfig+0x4cc>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1f0      	bne.n	8007520 <HAL_RCC_OscConfig+0x4ac>
 800753e:	e035      	b.n	80075ac <HAL_RCC_OscConfig+0x538>
 8007540:	40023800 	.word	0x40023800
 8007544:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007548:	4b1b      	ldr	r3, [pc, #108]	@ (80075b8 <HAL_RCC_OscConfig+0x544>)
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d028      	beq.n	80075a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007560:	429a      	cmp	r2, r3
 8007562:	d121      	bne.n	80075a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800756e:	429a      	cmp	r2, r3
 8007570:	d11a      	bne.n	80075a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007578:	4013      	ands	r3, r2
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800757e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007580:	4293      	cmp	r3, r2
 8007582:	d111      	bne.n	80075a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800758e:	085b      	lsrs	r3, r3, #1
 8007590:	3b01      	subs	r3, #1
 8007592:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007594:	429a      	cmp	r2, r3
 8007596:	d107      	bne.n	80075a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d001      	beq.n	80075ac <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e000      	b.n	80075ae <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3718      	adds	r7, #24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	40023800 	.word	0x40023800

080075bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80075c6:	2300      	movs	r3, #0
 80075c8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d101      	bne.n	80075d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e0d0      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075d4:	4b6a      	ldr	r3, [pc, #424]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 030f 	and.w	r3, r3, #15
 80075dc:	683a      	ldr	r2, [r7, #0]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d910      	bls.n	8007604 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075e2:	4b67      	ldr	r3, [pc, #412]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f023 020f 	bic.w	r2, r3, #15
 80075ea:	4965      	ldr	r1, [pc, #404]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075f2:	4b63      	ldr	r3, [pc, #396]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 030f 	and.w	r3, r3, #15
 80075fa:	683a      	ldr	r2, [r7, #0]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d001      	beq.n	8007604 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e0b8      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 0302 	and.w	r3, r3, #2
 800760c:	2b00      	cmp	r3, #0
 800760e:	d020      	beq.n	8007652 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	2b00      	cmp	r3, #0
 800761a:	d005      	beq.n	8007628 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800761c:	4b59      	ldr	r3, [pc, #356]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	4a58      	ldr	r2, [pc, #352]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007622:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007626:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0308 	and.w	r3, r3, #8
 8007630:	2b00      	cmp	r3, #0
 8007632:	d005      	beq.n	8007640 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007634:	4b53      	ldr	r3, [pc, #332]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	4a52      	ldr	r2, [pc, #328]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800763a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800763e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007640:	4b50      	ldr	r3, [pc, #320]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	494d      	ldr	r1, [pc, #308]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800764e:	4313      	orrs	r3, r2
 8007650:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 0301 	and.w	r3, r3, #1
 800765a:	2b00      	cmp	r3, #0
 800765c:	d040      	beq.n	80076e0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d107      	bne.n	8007676 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007666:	4b47      	ldr	r3, [pc, #284]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800766e:	2b00      	cmp	r3, #0
 8007670:	d115      	bne.n	800769e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e07f      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	2b02      	cmp	r3, #2
 800767c:	d107      	bne.n	800768e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800767e:	4b41      	ldr	r3, [pc, #260]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d109      	bne.n	800769e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e073      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800768e:	4b3d      	ldr	r3, [pc, #244]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 0302 	and.w	r3, r3, #2
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e06b      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800769e:	4b39      	ldr	r3, [pc, #228]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f023 0203 	bic.w	r2, r3, #3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	4936      	ldr	r1, [pc, #216]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076b0:	f7fe f9e8 	bl	8005a84 <HAL_GetTick>
 80076b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076b6:	e00a      	b.n	80076ce <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076b8:	f7fe f9e4 	bl	8005a84 <HAL_GetTick>
 80076bc:	4602      	mov	r2, r0
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	1ad3      	subs	r3, r2, r3
 80076c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e053      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ce:	4b2d      	ldr	r3, [pc, #180]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f003 020c 	and.w	r2, r3, #12
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	429a      	cmp	r2, r3
 80076de:	d1eb      	bne.n	80076b8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076e0:	4b27      	ldr	r3, [pc, #156]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 030f 	and.w	r3, r3, #15
 80076e8:	683a      	ldr	r2, [r7, #0]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d210      	bcs.n	8007710 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ee:	4b24      	ldr	r3, [pc, #144]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f023 020f 	bic.w	r2, r3, #15
 80076f6:	4922      	ldr	r1, [pc, #136]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076fe:	4b20      	ldr	r3, [pc, #128]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 030f 	and.w	r3, r3, #15
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	429a      	cmp	r2, r3
 800770a:	d001      	beq.n	8007710 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e032      	b.n	8007776 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0304 	and.w	r3, r3, #4
 8007718:	2b00      	cmp	r3, #0
 800771a:	d008      	beq.n	800772e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800771c:	4b19      	ldr	r3, [pc, #100]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	4916      	ldr	r1, [pc, #88]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800772a:	4313      	orrs	r3, r2
 800772c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0308 	and.w	r3, r3, #8
 8007736:	2b00      	cmp	r3, #0
 8007738:	d009      	beq.n	800774e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800773a:	4b12      	ldr	r3, [pc, #72]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	00db      	lsls	r3, r3, #3
 8007748:	490e      	ldr	r1, [pc, #56]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800774a:	4313      	orrs	r3, r2
 800774c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800774e:	f000 f821 	bl	8007794 <HAL_RCC_GetSysClockFreq>
 8007752:	4602      	mov	r2, r0
 8007754:	4b0b      	ldr	r3, [pc, #44]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	091b      	lsrs	r3, r3, #4
 800775a:	f003 030f 	and.w	r3, r3, #15
 800775e:	490a      	ldr	r1, [pc, #40]	@ (8007788 <HAL_RCC_ClockConfig+0x1cc>)
 8007760:	5ccb      	ldrb	r3, [r1, r3]
 8007762:	fa22 f303 	lsr.w	r3, r2, r3
 8007766:	4a09      	ldr	r2, [pc, #36]	@ (800778c <HAL_RCC_ClockConfig+0x1d0>)
 8007768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800776a:	4b09      	ldr	r3, [pc, #36]	@ (8007790 <HAL_RCC_ClockConfig+0x1d4>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4618      	mov	r0, r3
 8007770:	f7fe f944 	bl	80059fc <HAL_InitTick>

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	40023c00 	.word	0x40023c00
 8007784:	40023800 	.word	0x40023800
 8007788:	0800cd5c 	.word	0x0800cd5c
 800778c:	20000140 	.word	0x20000140
 8007790:	20000144 	.word	0x20000144

08007794 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007798:	b094      	sub	sp, #80	@ 0x50
 800779a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800779c:	2300      	movs	r3, #0
 800779e:	647b      	str	r3, [r7, #68]	@ 0x44
 80077a0:	2300      	movs	r3, #0
 80077a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077a4:	2300      	movs	r3, #0
 80077a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80077a8:	2300      	movs	r3, #0
 80077aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80077ac:	4b79      	ldr	r3, [pc, #484]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x200>)
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f003 030c 	and.w	r3, r3, #12
 80077b4:	2b08      	cmp	r3, #8
 80077b6:	d00d      	beq.n	80077d4 <HAL_RCC_GetSysClockFreq+0x40>
 80077b8:	2b08      	cmp	r3, #8
 80077ba:	f200 80e1 	bhi.w	8007980 <HAL_RCC_GetSysClockFreq+0x1ec>
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d002      	beq.n	80077c8 <HAL_RCC_GetSysClockFreq+0x34>
 80077c2:	2b04      	cmp	r3, #4
 80077c4:	d003      	beq.n	80077ce <HAL_RCC_GetSysClockFreq+0x3a>
 80077c6:	e0db      	b.n	8007980 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80077c8:	4b73      	ldr	r3, [pc, #460]	@ (8007998 <HAL_RCC_GetSysClockFreq+0x204>)
 80077ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80077cc:	e0db      	b.n	8007986 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80077ce:	4b73      	ldr	r3, [pc, #460]	@ (800799c <HAL_RCC_GetSysClockFreq+0x208>)
 80077d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80077d2:	e0d8      	b.n	8007986 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80077d4:	4b6f      	ldr	r3, [pc, #444]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x200>)
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077dc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80077de:	4b6d      	ldr	r3, [pc, #436]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x200>)
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d063      	beq.n	80078b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077ea:	4b6a      	ldr	r3, [pc, #424]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x200>)
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	099b      	lsrs	r3, r3, #6
 80077f0:	2200      	movs	r2, #0
 80077f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80077f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80077fe:	2300      	movs	r3, #0
 8007800:	637b      	str	r3, [r7, #52]	@ 0x34
 8007802:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007806:	4622      	mov	r2, r4
 8007808:	462b      	mov	r3, r5
 800780a:	f04f 0000 	mov.w	r0, #0
 800780e:	f04f 0100 	mov.w	r1, #0
 8007812:	0159      	lsls	r1, r3, #5
 8007814:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007818:	0150      	lsls	r0, r2, #5
 800781a:	4602      	mov	r2, r0
 800781c:	460b      	mov	r3, r1
 800781e:	4621      	mov	r1, r4
 8007820:	1a51      	subs	r1, r2, r1
 8007822:	6139      	str	r1, [r7, #16]
 8007824:	4629      	mov	r1, r5
 8007826:	eb63 0301 	sbc.w	r3, r3, r1
 800782a:	617b      	str	r3, [r7, #20]
 800782c:	f04f 0200 	mov.w	r2, #0
 8007830:	f04f 0300 	mov.w	r3, #0
 8007834:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007838:	4659      	mov	r1, fp
 800783a:	018b      	lsls	r3, r1, #6
 800783c:	4651      	mov	r1, sl
 800783e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007842:	4651      	mov	r1, sl
 8007844:	018a      	lsls	r2, r1, #6
 8007846:	4651      	mov	r1, sl
 8007848:	ebb2 0801 	subs.w	r8, r2, r1
 800784c:	4659      	mov	r1, fp
 800784e:	eb63 0901 	sbc.w	r9, r3, r1
 8007852:	f04f 0200 	mov.w	r2, #0
 8007856:	f04f 0300 	mov.w	r3, #0
 800785a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800785e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007862:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007866:	4690      	mov	r8, r2
 8007868:	4699      	mov	r9, r3
 800786a:	4623      	mov	r3, r4
 800786c:	eb18 0303 	adds.w	r3, r8, r3
 8007870:	60bb      	str	r3, [r7, #8]
 8007872:	462b      	mov	r3, r5
 8007874:	eb49 0303 	adc.w	r3, r9, r3
 8007878:	60fb      	str	r3, [r7, #12]
 800787a:	f04f 0200 	mov.w	r2, #0
 800787e:	f04f 0300 	mov.w	r3, #0
 8007882:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007886:	4629      	mov	r1, r5
 8007888:	024b      	lsls	r3, r1, #9
 800788a:	4621      	mov	r1, r4
 800788c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007890:	4621      	mov	r1, r4
 8007892:	024a      	lsls	r2, r1, #9
 8007894:	4610      	mov	r0, r2
 8007896:	4619      	mov	r1, r3
 8007898:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800789a:	2200      	movs	r2, #0
 800789c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800789e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80078a4:	f7f9 fa0a 	bl	8000cbc <__aeabi_uldivmod>
 80078a8:	4602      	mov	r2, r0
 80078aa:	460b      	mov	r3, r1
 80078ac:	4613      	mov	r3, r2
 80078ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078b0:	e058      	b.n	8007964 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078b2:	4b38      	ldr	r3, [pc, #224]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x200>)
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	099b      	lsrs	r3, r3, #6
 80078b8:	2200      	movs	r2, #0
 80078ba:	4618      	mov	r0, r3
 80078bc:	4611      	mov	r1, r2
 80078be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80078c2:	623b      	str	r3, [r7, #32]
 80078c4:	2300      	movs	r3, #0
 80078c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80078c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80078cc:	4642      	mov	r2, r8
 80078ce:	464b      	mov	r3, r9
 80078d0:	f04f 0000 	mov.w	r0, #0
 80078d4:	f04f 0100 	mov.w	r1, #0
 80078d8:	0159      	lsls	r1, r3, #5
 80078da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078de:	0150      	lsls	r0, r2, #5
 80078e0:	4602      	mov	r2, r0
 80078e2:	460b      	mov	r3, r1
 80078e4:	4641      	mov	r1, r8
 80078e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80078ea:	4649      	mov	r1, r9
 80078ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80078f0:	f04f 0200 	mov.w	r2, #0
 80078f4:	f04f 0300 	mov.w	r3, #0
 80078f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80078fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007900:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007904:	ebb2 040a 	subs.w	r4, r2, sl
 8007908:	eb63 050b 	sbc.w	r5, r3, fp
 800790c:	f04f 0200 	mov.w	r2, #0
 8007910:	f04f 0300 	mov.w	r3, #0
 8007914:	00eb      	lsls	r3, r5, #3
 8007916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800791a:	00e2      	lsls	r2, r4, #3
 800791c:	4614      	mov	r4, r2
 800791e:	461d      	mov	r5, r3
 8007920:	4643      	mov	r3, r8
 8007922:	18e3      	adds	r3, r4, r3
 8007924:	603b      	str	r3, [r7, #0]
 8007926:	464b      	mov	r3, r9
 8007928:	eb45 0303 	adc.w	r3, r5, r3
 800792c:	607b      	str	r3, [r7, #4]
 800792e:	f04f 0200 	mov.w	r2, #0
 8007932:	f04f 0300 	mov.w	r3, #0
 8007936:	e9d7 4500 	ldrd	r4, r5, [r7]
 800793a:	4629      	mov	r1, r5
 800793c:	028b      	lsls	r3, r1, #10
 800793e:	4621      	mov	r1, r4
 8007940:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007944:	4621      	mov	r1, r4
 8007946:	028a      	lsls	r2, r1, #10
 8007948:	4610      	mov	r0, r2
 800794a:	4619      	mov	r1, r3
 800794c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800794e:	2200      	movs	r2, #0
 8007950:	61bb      	str	r3, [r7, #24]
 8007952:	61fa      	str	r2, [r7, #28]
 8007954:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007958:	f7f9 f9b0 	bl	8000cbc <__aeabi_uldivmod>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4613      	mov	r3, r2
 8007962:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007964:	4b0b      	ldr	r3, [pc, #44]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x200>)
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	0c1b      	lsrs	r3, r3, #16
 800796a:	f003 0303 	and.w	r3, r3, #3
 800796e:	3301      	adds	r3, #1
 8007970:	005b      	lsls	r3, r3, #1
 8007972:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007974:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007978:	fbb2 f3f3 	udiv	r3, r2, r3
 800797c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800797e:	e002      	b.n	8007986 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007980:	4b05      	ldr	r3, [pc, #20]	@ (8007998 <HAL_RCC_GetSysClockFreq+0x204>)
 8007982:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007984:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007986:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007988:	4618      	mov	r0, r3
 800798a:	3750      	adds	r7, #80	@ 0x50
 800798c:	46bd      	mov	sp, r7
 800798e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007992:	bf00      	nop
 8007994:	40023800 	.word	0x40023800
 8007998:	00f42400 	.word	0x00f42400
 800799c:	007a1200 	.word	0x007a1200

080079a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079a0:	b480      	push	{r7}
 80079a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079a4:	4b03      	ldr	r3, [pc, #12]	@ (80079b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80079a6:	681b      	ldr	r3, [r3, #0]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	20000140 	.word	0x20000140

080079b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80079bc:	f7ff fff0 	bl	80079a0 <HAL_RCC_GetHCLKFreq>
 80079c0:	4602      	mov	r2, r0
 80079c2:	4b05      	ldr	r3, [pc, #20]	@ (80079d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	0a9b      	lsrs	r3, r3, #10
 80079c8:	f003 0307 	and.w	r3, r3, #7
 80079cc:	4903      	ldr	r1, [pc, #12]	@ (80079dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80079ce:	5ccb      	ldrb	r3, [r1, r3]
 80079d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	40023800 	.word	0x40023800
 80079dc:	0800cd6c 	.word	0x0800cd6c

080079e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80079e4:	f7ff ffdc 	bl	80079a0 <HAL_RCC_GetHCLKFreq>
 80079e8:	4602      	mov	r2, r0
 80079ea:	4b05      	ldr	r3, [pc, #20]	@ (8007a00 <HAL_RCC_GetPCLK2Freq+0x20>)
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	0b5b      	lsrs	r3, r3, #13
 80079f0:	f003 0307 	and.w	r3, r3, #7
 80079f4:	4903      	ldr	r1, [pc, #12]	@ (8007a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079f6:	5ccb      	ldrb	r3, [r1, r3]
 80079f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	40023800 	.word	0x40023800
 8007a04:	0800cd6c 	.word	0x0800cd6c

08007a08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b088      	sub	sp, #32
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007a10:	2300      	movs	r3, #0
 8007a12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007a14:	2300      	movs	r3, #0
 8007a16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007a20:	2300      	movs	r3, #0
 8007a22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 0301 	and.w	r3, r3, #1
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d012      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007a30:	4b69      	ldr	r3, [pc, #420]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	4a68      	ldr	r2, [pc, #416]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a36:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007a3a:	6093      	str	r3, [r2, #8]
 8007a3c:	4b66      	ldr	r3, [pc, #408]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a3e:	689a      	ldr	r2, [r3, #8]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a44:	4964      	ldr	r1, [pc, #400]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a46:	4313      	orrs	r3, r2
 8007a48:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d101      	bne.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007a52:	2301      	movs	r3, #1
 8007a54:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d017      	beq.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a62:	4b5d      	ldr	r3, [pc, #372]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a68:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a70:	4959      	ldr	r1, [pc, #356]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a80:	d101      	bne.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007a82:	2301      	movs	r3, #1
 8007a84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d101      	bne.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d017      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007a9e:	4b4e      	ldr	r3, [pc, #312]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007aa4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aac:	494a      	ldr	r1, [pc, #296]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007abc:	d101      	bne.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007aca:	2301      	movs	r3, #1
 8007acc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d001      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007ada:	2301      	movs	r3, #1
 8007adc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0320 	and.w	r3, r3, #32
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f000 808b 	beq.w	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007aec:	4b3a      	ldr	r3, [pc, #232]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af0:	4a39      	ldr	r2, [pc, #228]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8007af8:	4b37      	ldr	r3, [pc, #220]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b00:	60bb      	str	r3, [r7, #8]
 8007b02:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007b04:	4b35      	ldr	r3, [pc, #212]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a34      	ldr	r2, [pc, #208]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b10:	f7fd ffb8 	bl	8005a84 <HAL_GetTick>
 8007b14:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007b16:	e008      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b18:	f7fd ffb4 	bl	8005a84 <HAL_GetTick>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	2b64      	cmp	r3, #100	@ 0x64
 8007b24:	d901      	bls.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e357      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d0f0      	beq.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b36:	4b28      	ldr	r3, [pc, #160]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b3e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d035      	beq.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d02e      	beq.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b54:	4b20      	ldr	r3, [pc, #128]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b5c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b62:	4a1d      	ldr	r2, [pc, #116]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b68:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b74:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007b76:	4a18      	ldr	r2, [pc, #96]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b7c:	4b16      	ldr	r3, [pc, #88]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d114      	bne.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b88:	f7fd ff7c 	bl	8005a84 <HAL_GetTick>
 8007b8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b8e:	e00a      	b.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b90:	f7fd ff78 	bl	8005a84 <HAL_GetTick>
 8007b94:	4602      	mov	r2, r0
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d901      	bls.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e319      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007baa:	f003 0302 	and.w	r3, r3, #2
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d0ee      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bbe:	d111      	bne.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007bc0:	4b05      	ldr	r3, [pc, #20]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007bcc:	4b04      	ldr	r3, [pc, #16]	@ (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007bce:	400b      	ands	r3, r1
 8007bd0:	4901      	ldr	r1, [pc, #4]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	608b      	str	r3, [r1, #8]
 8007bd6:	e00b      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007bd8:	40023800 	.word	0x40023800
 8007bdc:	40007000 	.word	0x40007000
 8007be0:	0ffffcff 	.word	0x0ffffcff
 8007be4:	4baa      	ldr	r3, [pc, #680]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	4aa9      	ldr	r2, [pc, #676]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007bee:	6093      	str	r3, [r2, #8]
 8007bf0:	4ba7      	ldr	r3, [pc, #668]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bf2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bfc:	49a4      	ldr	r1, [pc, #656]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 0310 	and.w	r3, r3, #16
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d010      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c14:	4a9e      	ldr	r2, [pc, #632]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007c1e:	4b9c      	ldr	r3, [pc, #624]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c20:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c28:	4999      	ldr	r1, [pc, #612]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00a      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c3c:	4b94      	ldr	r3, [pc, #592]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c4a:	4991      	ldr	r1, [pc, #580]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c5e:	4b8c      	ldr	r3, [pc, #560]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c6c:	4988      	ldr	r1, [pc, #544]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00a      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c80:	4b83      	ldr	r3, [pc, #524]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c8e:	4980      	ldr	r1, [pc, #512]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00a      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007ca2:	4b7b      	ldr	r3, [pc, #492]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cb0:	4977      	ldr	r1, [pc, #476]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00a      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007cc4:	4b72      	ldr	r3, [pc, #456]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cca:	f023 0203 	bic.w	r2, r3, #3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd2:	496f      	ldr	r1, [pc, #444]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00a      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007ce6:	4b6a      	ldr	r3, [pc, #424]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cec:	f023 020c 	bic.w	r2, r3, #12
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cf4:	4966      	ldr	r1, [pc, #408]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d00a      	beq.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007d08:	4b61      	ldr	r3, [pc, #388]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d0e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d16:	495e      	ldr	r1, [pc, #376]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00a      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007d2a:	4b59      	ldr	r3, [pc, #356]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d30:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d38:	4955      	ldr	r1, [pc, #340]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d00a      	beq.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007d4c:	4b50      	ldr	r3, [pc, #320]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d52:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d5a:	494d      	ldr	r1, [pc, #308]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00a      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007d6e:	4b48      	ldr	r3, [pc, #288]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d74:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d7c:	4944      	ldr	r1, [pc, #272]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00a      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007d90:	4b3f      	ldr	r3, [pc, #252]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d96:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d9e:	493c      	ldr	r1, [pc, #240]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007da0:	4313      	orrs	r3, r2
 8007da2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00a      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007db2:	4b37      	ldr	r3, [pc, #220]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dc0:	4933      	ldr	r1, [pc, #204]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00a      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007dd4:	4b2e      	ldr	r3, [pc, #184]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dda:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007de2:	492b      	ldr	r1, [pc, #172]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007de4:	4313      	orrs	r3, r2
 8007de6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d011      	beq.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007df6:	4b26      	ldr	r3, [pc, #152]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dfc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e04:	4922      	ldr	r1, [pc, #136]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e06:	4313      	orrs	r3, r2
 8007e08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e14:	d101      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007e16:	2301      	movs	r3, #1
 8007e18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0308 	and.w	r3, r3, #8
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d001      	beq.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007e26:	2301      	movs	r3, #1
 8007e28:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d00a      	beq.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e36:	4b16      	ldr	r3, [pc, #88]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e3c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e44:	4912      	ldr	r1, [pc, #72]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00b      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007e58:	4b0d      	ldr	r3, [pc, #52]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e5e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e68:	4909      	ldr	r1, [pc, #36]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d006      	beq.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f000 80d9 	beq.w	8008036 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007e84:	4b02      	ldr	r3, [pc, #8]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a01      	ldr	r2, [pc, #4]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007e8e:	e001      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8007e90:	40023800 	.word	0x40023800
 8007e94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e96:	f7fd fdf5 	bl	8005a84 <HAL_GetTick>
 8007e9a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e9c:	e008      	b.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007e9e:	f7fd fdf1 	bl	8005a84 <HAL_GetTick>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	1ad3      	subs	r3, r2, r3
 8007ea8:	2b64      	cmp	r3, #100	@ 0x64
 8007eaa:	d901      	bls.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	e194      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1f0      	bne.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f003 0301 	and.w	r3, r3, #1
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d021      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d11d      	bne.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007ed0:	4b64      	ldr	r3, [pc, #400]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ed6:	0c1b      	lsrs	r3, r3, #16
 8007ed8:	f003 0303 	and.w	r3, r3, #3
 8007edc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007ede:	4b61      	ldr	r3, [pc, #388]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ee4:	0e1b      	lsrs	r3, r3, #24
 8007ee6:	f003 030f 	and.w	r3, r3, #15
 8007eea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	019a      	lsls	r2, r3, #6
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	041b      	lsls	r3, r3, #16
 8007ef6:	431a      	orrs	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	061b      	lsls	r3, r3, #24
 8007efc:	431a      	orrs	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	071b      	lsls	r3, r3, #28
 8007f04:	4957      	ldr	r1, [pc, #348]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d004      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f20:	d00a      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d02e      	beq.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f36:	d129      	bne.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007f38:	4b4a      	ldr	r3, [pc, #296]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f3e:	0c1b      	lsrs	r3, r3, #16
 8007f40:	f003 0303 	and.w	r3, r3, #3
 8007f44:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007f46:	4b47      	ldr	r3, [pc, #284]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f4c:	0f1b      	lsrs	r3, r3, #28
 8007f4e:	f003 0307 	and.w	r3, r3, #7
 8007f52:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	019a      	lsls	r2, r3, #6
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	041b      	lsls	r3, r3, #16
 8007f5e:	431a      	orrs	r2, r3
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	061b      	lsls	r3, r3, #24
 8007f66:	431a      	orrs	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	071b      	lsls	r3, r3, #28
 8007f6c:	493d      	ldr	r1, [pc, #244]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007f74:	4b3b      	ldr	r3, [pc, #236]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f7a:	f023 021f 	bic.w	r2, r3, #31
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f82:	3b01      	subs	r3, #1
 8007f84:	4937      	ldr	r1, [pc, #220]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f86:	4313      	orrs	r3, r2
 8007f88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d01d      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007f98:	4b32      	ldr	r3, [pc, #200]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f9e:	0e1b      	lsrs	r3, r3, #24
 8007fa0:	f003 030f 	and.w	r3, r3, #15
 8007fa4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fac:	0f1b      	lsrs	r3, r3, #28
 8007fae:	f003 0307 	and.w	r3, r3, #7
 8007fb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	019a      	lsls	r2, r3, #6
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	691b      	ldr	r3, [r3, #16]
 8007fbe:	041b      	lsls	r3, r3, #16
 8007fc0:	431a      	orrs	r2, r3
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	061b      	lsls	r3, r3, #24
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	071b      	lsls	r3, r3, #28
 8007fcc:	4925      	ldr	r1, [pc, #148]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d011      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	019a      	lsls	r2, r3, #6
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	041b      	lsls	r3, r3, #16
 8007fec:	431a      	orrs	r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	061b      	lsls	r3, r3, #24
 8007ff4:	431a      	orrs	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	071b      	lsls	r3, r3, #28
 8007ffc:	4919      	ldr	r1, [pc, #100]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008004:	4b17      	ldr	r3, [pc, #92]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a16      	ldr	r2, [pc, #88]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800800a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800800e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008010:	f7fd fd38 	bl	8005a84 <HAL_GetTick>
 8008014:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008016:	e008      	b.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008018:	f7fd fd34 	bl	8005a84 <HAL_GetTick>
 800801c:	4602      	mov	r2, r0
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	2b64      	cmp	r3, #100	@ 0x64
 8008024:	d901      	bls.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008026:	2303      	movs	r3, #3
 8008028:	e0d7      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800802a:	4b0e      	ldr	r3, [pc, #56]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0f0      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	2b01      	cmp	r3, #1
 800803a:	f040 80cd 	bne.w	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800803e:	4b09      	ldr	r3, [pc, #36]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a08      	ldr	r2, [pc, #32]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008044:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008048:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800804a:	f7fd fd1b 	bl	8005a84 <HAL_GetTick>
 800804e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008050:	e00a      	b.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008052:	f7fd fd17 	bl	8005a84 <HAL_GetTick>
 8008056:	4602      	mov	r2, r0
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	2b64      	cmp	r3, #100	@ 0x64
 800805e:	d903      	bls.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	e0ba      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008064:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008068:	4b5e      	ldr	r3, [pc, #376]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008074:	d0ed      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008086:	2b00      	cmp	r3, #0
 8008088:	d009      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008092:	2b00      	cmp	r3, #0
 8008094:	d02e      	beq.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809a:	2b00      	cmp	r3, #0
 800809c:	d12a      	bne.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800809e:	4b51      	ldr	r3, [pc, #324]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a4:	0c1b      	lsrs	r3, r3, #16
 80080a6:	f003 0303 	and.w	r3, r3, #3
 80080aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80080ac:	4b4d      	ldr	r3, [pc, #308]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080b2:	0f1b      	lsrs	r3, r3, #28
 80080b4:	f003 0307 	and.w	r3, r3, #7
 80080b8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	695b      	ldr	r3, [r3, #20]
 80080be:	019a      	lsls	r2, r3, #6
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	041b      	lsls	r3, r3, #16
 80080c4:	431a      	orrs	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	061b      	lsls	r3, r3, #24
 80080cc:	431a      	orrs	r2, r3
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	071b      	lsls	r3, r3, #28
 80080d2:	4944      	ldr	r1, [pc, #272]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080d4:	4313      	orrs	r3, r2
 80080d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80080da:	4b42      	ldr	r3, [pc, #264]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080e0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e8:	3b01      	subs	r3, #1
 80080ea:	021b      	lsls	r3, r3, #8
 80080ec:	493d      	ldr	r1, [pc, #244]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080ee:	4313      	orrs	r3, r2
 80080f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d022      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008104:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008108:	d11d      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800810a:	4b36      	ldr	r3, [pc, #216]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800810c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008110:	0e1b      	lsrs	r3, r3, #24
 8008112:	f003 030f 	and.w	r3, r3, #15
 8008116:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008118:	4b32      	ldr	r3, [pc, #200]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800811a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800811e:	0f1b      	lsrs	r3, r3, #28
 8008120:	f003 0307 	and.w	r3, r3, #7
 8008124:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	019a      	lsls	r2, r3, #6
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a1b      	ldr	r3, [r3, #32]
 8008130:	041b      	lsls	r3, r3, #16
 8008132:	431a      	orrs	r2, r3
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	061b      	lsls	r3, r3, #24
 8008138:	431a      	orrs	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	071b      	lsls	r3, r3, #28
 800813e:	4929      	ldr	r1, [pc, #164]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008140:	4313      	orrs	r3, r2
 8008142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0308 	and.w	r3, r3, #8
 800814e:	2b00      	cmp	r3, #0
 8008150:	d028      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008152:	4b24      	ldr	r3, [pc, #144]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008158:	0e1b      	lsrs	r3, r3, #24
 800815a:	f003 030f 	and.w	r3, r3, #15
 800815e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008160:	4b20      	ldr	r3, [pc, #128]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008166:	0c1b      	lsrs	r3, r3, #16
 8008168:	f003 0303 	and.w	r3, r3, #3
 800816c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	695b      	ldr	r3, [r3, #20]
 8008172:	019a      	lsls	r2, r3, #6
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	041b      	lsls	r3, r3, #16
 8008178:	431a      	orrs	r2, r3
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	061b      	lsls	r3, r3, #24
 800817e:	431a      	orrs	r2, r3
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	69db      	ldr	r3, [r3, #28]
 8008184:	071b      	lsls	r3, r3, #28
 8008186:	4917      	ldr	r1, [pc, #92]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008188:	4313      	orrs	r3, r2
 800818a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800818e:	4b15      	ldr	r3, [pc, #84]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008190:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008194:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800819c:	4911      	ldr	r1, [pc, #68]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80081a4:	4b0f      	ldr	r3, [pc, #60]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a0e      	ldr	r2, [pc, #56]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80081aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081b0:	f7fd fc68 	bl	8005a84 <HAL_GetTick>
 80081b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80081b6:	e008      	b.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80081b8:	f7fd fc64 	bl	8005a84 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b64      	cmp	r3, #100	@ 0x64
 80081c4:	d901      	bls.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e007      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80081ca:	4b06      	ldr	r3, [pc, #24]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081d6:	d1ef      	bne.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3720      	adds	r7, #32
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	40023800 	.word	0x40023800

080081e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d101      	bne.n	80081fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e09d      	b.n	8008336 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d108      	bne.n	8008214 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800820a:	d009      	beq.n	8008220 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	61da      	str	r2, [r3, #28]
 8008212:	e005      	b.n	8008220 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d106      	bne.n	8008240 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7fc fdb0 	bl	8004da0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008256:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008260:	d902      	bls.n	8008268 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008262:	2300      	movs	r3, #0
 8008264:	60fb      	str	r3, [r7, #12]
 8008266:	e002      	b.n	800826e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800826c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	68db      	ldr	r3, [r3, #12]
 8008272:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008276:	d007      	beq.n	8008288 <HAL_SPI_Init+0xa0>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008280:	d002      	beq.n	8008288 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008298:	431a      	orrs	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	f003 0302 	and.w	r3, r3, #2
 80082a2:	431a      	orrs	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	f003 0301 	and.w	r3, r3, #1
 80082ac:	431a      	orrs	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082b6:	431a      	orrs	r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082c0:	431a      	orrs	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a1b      	ldr	r3, [r3, #32]
 80082c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ca:	ea42 0103 	orr.w	r1, r2, r3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	430a      	orrs	r2, r1
 80082dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	0c1b      	lsrs	r3, r3, #16
 80082e4:	f003 0204 	and.w	r2, r3, #4
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ec:	f003 0310 	and.w	r3, r3, #16
 80082f0:	431a      	orrs	r2, r3
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082f6:	f003 0308 	and.w	r3, r3, #8
 80082fa:	431a      	orrs	r2, r3
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008304:	ea42 0103 	orr.w	r1, r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	430a      	orrs	r2, r1
 8008314:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69da      	ldr	r2, [r3, #28]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008324:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008334:	2300      	movs	r3, #0
}
 8008336:	4618      	mov	r0, r3
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b088      	sub	sp, #32
 8008342:	af00      	add	r7, sp, #0
 8008344:	60f8      	str	r0, [r7, #12]
 8008346:	60b9      	str	r1, [r7, #8]
 8008348:	603b      	str	r3, [r7, #0]
 800834a:	4613      	mov	r3, r2
 800834c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800834e:	2300      	movs	r3, #0
 8008350:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008358:	2b01      	cmp	r3, #1
 800835a:	d101      	bne.n	8008360 <HAL_SPI_Transmit+0x22>
 800835c:	2302      	movs	r3, #2
 800835e:	e158      	b.n	8008612 <HAL_SPI_Transmit+0x2d4>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008368:	f7fd fb8c 	bl	8005a84 <HAL_GetTick>
 800836c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800836e:	88fb      	ldrh	r3, [r7, #6]
 8008370:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008378:	b2db      	uxtb	r3, r3
 800837a:	2b01      	cmp	r3, #1
 800837c:	d002      	beq.n	8008384 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800837e:	2302      	movs	r3, #2
 8008380:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008382:	e13d      	b.n	8008600 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d002      	beq.n	8008390 <HAL_SPI_Transmit+0x52>
 800838a:	88fb      	ldrh	r3, [r7, #6]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d102      	bne.n	8008396 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008394:	e134      	b.n	8008600 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2203      	movs	r2, #3
 800839a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2200      	movs	r2, #0
 80083a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	68ba      	ldr	r2, [r7, #8]
 80083a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	88fa      	ldrh	r2, [r7, #6]
 80083ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	88fa      	ldrh	r2, [r7, #6]
 80083b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083e0:	d10f      	bne.n	8008402 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008400:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840c:	2b40      	cmp	r3, #64	@ 0x40
 800840e:	d007      	beq.n	8008420 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800841e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008428:	d94b      	bls.n	80084c2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d002      	beq.n	8008438 <HAL_SPI_Transmit+0xfa>
 8008432:	8afb      	ldrh	r3, [r7, #22]
 8008434:	2b01      	cmp	r3, #1
 8008436:	d13e      	bne.n	80084b6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800843c:	881a      	ldrh	r2, [r3, #0]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008448:	1c9a      	adds	r2, r3, #2
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008452:	b29b      	uxth	r3, r3
 8008454:	3b01      	subs	r3, #1
 8008456:	b29a      	uxth	r2, r3
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800845c:	e02b      	b.n	80084b6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	f003 0302 	and.w	r3, r3, #2
 8008468:	2b02      	cmp	r3, #2
 800846a:	d112      	bne.n	8008492 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008470:	881a      	ldrh	r2, [r3, #0]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847c:	1c9a      	adds	r2, r3, #2
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008486:	b29b      	uxth	r3, r3
 8008488:	3b01      	subs	r3, #1
 800848a:	b29a      	uxth	r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008490:	e011      	b.n	80084b6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008492:	f7fd faf7 	bl	8005a84 <HAL_GetTick>
 8008496:	4602      	mov	r2, r0
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	1ad3      	subs	r3, r2, r3
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	429a      	cmp	r2, r3
 80084a0:	d803      	bhi.n	80084aa <HAL_SPI_Transmit+0x16c>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a8:	d102      	bne.n	80084b0 <HAL_SPI_Transmit+0x172>
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d102      	bne.n	80084b6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80084b4:	e0a4      	b.n	8008600 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1ce      	bne.n	800845e <HAL_SPI_Transmit+0x120>
 80084c0:	e07c      	b.n	80085bc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d002      	beq.n	80084d0 <HAL_SPI_Transmit+0x192>
 80084ca:	8afb      	ldrh	r3, [r7, #22]
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d170      	bne.n	80085b2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d912      	bls.n	8008500 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084de:	881a      	ldrh	r2, [r3, #0]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ea:	1c9a      	adds	r2, r3, #2
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	3b02      	subs	r3, #2
 80084f8:	b29a      	uxth	r2, r3
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80084fe:	e058      	b.n	80085b2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	330c      	adds	r3, #12
 800850a:	7812      	ldrb	r2, [r2, #0]
 800850c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800851c:	b29b      	uxth	r3, r3
 800851e:	3b01      	subs	r3, #1
 8008520:	b29a      	uxth	r2, r3
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008526:	e044      	b.n	80085b2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f003 0302 	and.w	r3, r3, #2
 8008532:	2b02      	cmp	r3, #2
 8008534:	d12b      	bne.n	800858e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800853a:	b29b      	uxth	r3, r3
 800853c:	2b01      	cmp	r3, #1
 800853e:	d912      	bls.n	8008566 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008544:	881a      	ldrh	r2, [r3, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008550:	1c9a      	adds	r2, r3, #2
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800855a:	b29b      	uxth	r3, r3
 800855c:	3b02      	subs	r3, #2
 800855e:	b29a      	uxth	r2, r3
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008564:	e025      	b.n	80085b2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	330c      	adds	r3, #12
 8008570:	7812      	ldrb	r2, [r2, #0]
 8008572:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008578:	1c5a      	adds	r2, r3, #1
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008582:	b29b      	uxth	r3, r3
 8008584:	3b01      	subs	r3, #1
 8008586:	b29a      	uxth	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800858c:	e011      	b.n	80085b2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800858e:	f7fd fa79 	bl	8005a84 <HAL_GetTick>
 8008592:	4602      	mov	r2, r0
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	429a      	cmp	r2, r3
 800859c:	d803      	bhi.n	80085a6 <HAL_SPI_Transmit+0x268>
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a4:	d102      	bne.n	80085ac <HAL_SPI_Transmit+0x26e>
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d102      	bne.n	80085b2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80085ac:	2303      	movs	r3, #3
 80085ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80085b0:	e026      	b.n	8008600 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1b5      	bne.n	8008528 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085bc:	69ba      	ldr	r2, [r7, #24]
 80085be:	6839      	ldr	r1, [r7, #0]
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	f000 fe1b 	bl	80091fc <SPI_EndRxTxTransaction>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d002      	beq.n	80085d2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2220      	movs	r2, #32
 80085d0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10a      	bne.n	80085f0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085da:	2300      	movs	r3, #0
 80085dc:	613b      	str	r3, [r7, #16]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	613b      	str	r3, [r7, #16]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	613b      	str	r3, [r7, #16]
 80085ee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	77fb      	strb	r3, [r7, #31]
 80085fc:	e000      	b.n	8008600 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80085fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008610:	7ffb      	ldrb	r3, [r7, #31]
}
 8008612:	4618      	mov	r0, r3
 8008614:	3720      	adds	r7, #32
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800861a:	b580      	push	{r7, lr}
 800861c:	b088      	sub	sp, #32
 800861e:	af02      	add	r7, sp, #8
 8008620:	60f8      	str	r0, [r7, #12]
 8008622:	60b9      	str	r1, [r7, #8]
 8008624:	603b      	str	r3, [r7, #0]
 8008626:	4613      	mov	r3, r2
 8008628:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008636:	d112      	bne.n	800865e <HAL_SPI_Receive+0x44>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10e      	bne.n	800865e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2204      	movs	r2, #4
 8008644:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008648:	88fa      	ldrh	r2, [r7, #6]
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	4613      	mov	r3, r2
 8008650:	68ba      	ldr	r2, [r7, #8]
 8008652:	68b9      	ldr	r1, [r7, #8]
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f000 f910 	bl	800887a <HAL_SPI_TransmitReceive>
 800865a:	4603      	mov	r3, r0
 800865c:	e109      	b.n	8008872 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008664:	2b01      	cmp	r3, #1
 8008666:	d101      	bne.n	800866c <HAL_SPI_Receive+0x52>
 8008668:	2302      	movs	r3, #2
 800866a:	e102      	b.n	8008872 <HAL_SPI_Receive+0x258>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008674:	f7fd fa06 	bl	8005a84 <HAL_GetTick>
 8008678:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b01      	cmp	r3, #1
 8008684:	d002      	beq.n	800868c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008686:	2302      	movs	r3, #2
 8008688:	75fb      	strb	r3, [r7, #23]
    goto error;
 800868a:	e0e9      	b.n	8008860 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d002      	beq.n	8008698 <HAL_SPI_Receive+0x7e>
 8008692:	88fb      	ldrh	r3, [r7, #6]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d102      	bne.n	800869e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800869c:	e0e0      	b.n	8008860 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2204      	movs	r2, #4
 80086a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	68ba      	ldr	r2, [r7, #8]
 80086b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	88fa      	ldrh	r2, [r7, #6]
 80086b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	88fa      	ldrh	r2, [r7, #6]
 80086be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2200      	movs	r2, #0
 80086d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2200      	movs	r2, #0
 80086d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2200      	movs	r2, #0
 80086de:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80086e8:	d908      	bls.n	80086fc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685a      	ldr	r2, [r3, #4]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80086f8:	605a      	str	r2, [r3, #4]
 80086fa:	e007      	b.n	800870c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685a      	ldr	r2, [r3, #4]
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800870a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008714:	d10f      	bne.n	8008736 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008724:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008734:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008740:	2b40      	cmp	r3, #64	@ 0x40
 8008742:	d007      	beq.n	8008754 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008752:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800875c:	d867      	bhi.n	800882e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800875e:	e030      	b.n	80087c2 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	2b01      	cmp	r3, #1
 800876c:	d117      	bne.n	800879e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f103 020c 	add.w	r2, r3, #12
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800877a:	7812      	ldrb	r2, [r2, #0]
 800877c:	b2d2      	uxtb	r2, r2
 800877e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008784:	1c5a      	adds	r2, r3, #1
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008790:	b29b      	uxth	r3, r3
 8008792:	3b01      	subs	r3, #1
 8008794:	b29a      	uxth	r2, r3
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800879c:	e011      	b.n	80087c2 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800879e:	f7fd f971 	bl	8005a84 <HAL_GetTick>
 80087a2:	4602      	mov	r2, r0
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	1ad3      	subs	r3, r2, r3
 80087a8:	683a      	ldr	r2, [r7, #0]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d803      	bhi.n	80087b6 <HAL_SPI_Receive+0x19c>
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b4:	d102      	bne.n	80087bc <HAL_SPI_Receive+0x1a2>
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d102      	bne.n	80087c2 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80087bc:	2303      	movs	r3, #3
 80087be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80087c0:	e04e      	b.n	8008860 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087c8:	b29b      	uxth	r3, r3
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1c8      	bne.n	8008760 <HAL_SPI_Receive+0x146>
 80087ce:	e034      	b.n	800883a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f003 0301 	and.w	r3, r3, #1
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d115      	bne.n	800880a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68da      	ldr	r2, [r3, #12]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e8:	b292      	uxth	r2, r2
 80087ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f0:	1c9a      	adds	r2, r3, #2
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	3b01      	subs	r3, #1
 8008800:	b29a      	uxth	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008808:	e011      	b.n	800882e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800880a:	f7fd f93b 	bl	8005a84 <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	683a      	ldr	r2, [r7, #0]
 8008816:	429a      	cmp	r2, r3
 8008818:	d803      	bhi.n	8008822 <HAL_SPI_Receive+0x208>
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008820:	d102      	bne.n	8008828 <HAL_SPI_Receive+0x20e>
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d102      	bne.n	800882e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008828:	2303      	movs	r3, #3
 800882a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800882c:	e018      	b.n	8008860 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008834:	b29b      	uxth	r3, r3
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1ca      	bne.n	80087d0 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	6839      	ldr	r1, [r7, #0]
 800883e:	68f8      	ldr	r0, [r7, #12]
 8008840:	f000 fc60 	bl	8009104 <SPI_EndRxTransaction>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d002      	beq.n	8008850 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2220      	movs	r2, #32
 800884e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	75fb      	strb	r3, [r7, #23]
 800885c:	e000      	b.n	8008860 <HAL_SPI_Receive+0x246>
  }

error :
 800885e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008870:	7dfb      	ldrb	r3, [r7, #23]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3718      	adds	r7, #24
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b08a      	sub	sp, #40	@ 0x28
 800887e:	af00      	add	r7, sp, #0
 8008880:	60f8      	str	r0, [r7, #12]
 8008882:	60b9      	str	r1, [r7, #8]
 8008884:	607a      	str	r2, [r7, #4]
 8008886:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008888:	2301      	movs	r3, #1
 800888a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800888c:	2300      	movs	r3, #0
 800888e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008898:	2b01      	cmp	r3, #1
 800889a:	d101      	bne.n	80088a0 <HAL_SPI_TransmitReceive+0x26>
 800889c:	2302      	movs	r3, #2
 800889e:	e1fb      	b.n	8008c98 <HAL_SPI_TransmitReceive+0x41e>
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2201      	movs	r2, #1
 80088a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088a8:	f7fd f8ec 	bl	8005a84 <HAL_GetTick>
 80088ac:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80088b4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80088bc:	887b      	ldrh	r3, [r7, #2]
 80088be:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80088c0:	887b      	ldrh	r3, [r7, #2]
 80088c2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80088c4:	7efb      	ldrb	r3, [r7, #27]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d00e      	beq.n	80088e8 <HAL_SPI_TransmitReceive+0x6e>
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088d0:	d106      	bne.n	80088e0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d102      	bne.n	80088e0 <HAL_SPI_TransmitReceive+0x66>
 80088da:	7efb      	ldrb	r3, [r7, #27]
 80088dc:	2b04      	cmp	r3, #4
 80088de:	d003      	beq.n	80088e8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80088e0:	2302      	movs	r3, #2
 80088e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80088e6:	e1cd      	b.n	8008c84 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d005      	beq.n	80088fa <HAL_SPI_TransmitReceive+0x80>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <HAL_SPI_TransmitReceive+0x80>
 80088f4:	887b      	ldrh	r3, [r7, #2]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d103      	bne.n	8008902 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80088fa:	2301      	movs	r3, #1
 80088fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008900:	e1c0      	b.n	8008c84 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b04      	cmp	r3, #4
 800890c:	d003      	beq.n	8008916 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2205      	movs	r2, #5
 8008912:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	887a      	ldrh	r2, [r7, #2]
 8008926:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	887a      	ldrh	r2, [r7, #2]
 800892e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	68ba      	ldr	r2, [r7, #8]
 8008936:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	887a      	ldrh	r2, [r7, #2]
 800893c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	887a      	ldrh	r2, [r7, #2]
 8008942:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2200      	movs	r2, #0
 8008948:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	2200      	movs	r2, #0
 800894e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008958:	d802      	bhi.n	8008960 <HAL_SPI_TransmitReceive+0xe6>
 800895a:	8a3b      	ldrh	r3, [r7, #16]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d908      	bls.n	8008972 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	685a      	ldr	r2, [r3, #4]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800896e:	605a      	str	r2, [r3, #4]
 8008970:	e007      	b.n	8008982 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	685a      	ldr	r2, [r3, #4]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008980:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800898c:	2b40      	cmp	r3, #64	@ 0x40
 800898e:	d007      	beq.n	80089a0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800899e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	68db      	ldr	r3, [r3, #12]
 80089a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80089a8:	d97c      	bls.n	8008aa4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d002      	beq.n	80089b8 <HAL_SPI_TransmitReceive+0x13e>
 80089b2:	8a7b      	ldrh	r3, [r7, #18]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d169      	bne.n	8008a8c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089bc:	881a      	ldrh	r2, [r3, #0]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089c8:	1c9a      	adds	r2, r3, #2
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	3b01      	subs	r3, #1
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089dc:	e056      	b.n	8008a8c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	f003 0302 	and.w	r3, r3, #2
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d11b      	bne.n	8008a24 <HAL_SPI_TransmitReceive+0x1aa>
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d016      	beq.n	8008a24 <HAL_SPI_TransmitReceive+0x1aa>
 80089f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d113      	bne.n	8008a24 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a00:	881a      	ldrh	r2, [r3, #0]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0c:	1c9a      	adds	r2, r3, #2
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	3b01      	subs	r3, #1
 8008a1a:	b29a      	uxth	r2, r3
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a20:	2300      	movs	r3, #0
 8008a22:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f003 0301 	and.w	r3, r3, #1
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d11c      	bne.n	8008a6c <HAL_SPI_TransmitReceive+0x1f2>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d016      	beq.n	8008a6c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68da      	ldr	r2, [r3, #12]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a48:	b292      	uxth	r2, r2
 8008a4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a50:	1c9a      	adds	r2, r3, #2
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	b29a      	uxth	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008a6c:	f7fd f80a 	bl	8005a84 <HAL_GetTick>
 8008a70:	4602      	mov	r2, r0
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d807      	bhi.n	8008a8c <HAL_SPI_TransmitReceive+0x212>
 8008a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a82:	d003      	beq.n	8008a8c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008a84:	2303      	movs	r3, #3
 8008a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8008a8a:	e0fb      	b.n	8008c84 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1a3      	bne.n	80089de <HAL_SPI_TransmitReceive+0x164>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d19d      	bne.n	80089de <HAL_SPI_TransmitReceive+0x164>
 8008aa2:	e0df      	b.n	8008c64 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d003      	beq.n	8008ab4 <HAL_SPI_TransmitReceive+0x23a>
 8008aac:	8a7b      	ldrh	r3, [r7, #18]
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	f040 80cb 	bne.w	8008c4a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d912      	bls.n	8008ae4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac2:	881a      	ldrh	r2, [r3, #0]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ace:	1c9a      	adds	r2, r3, #2
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	3b02      	subs	r3, #2
 8008adc:	b29a      	uxth	r2, r3
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ae2:	e0b2      	b.n	8008c4a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	330c      	adds	r3, #12
 8008aee:	7812      	ldrb	r2, [r2, #0]
 8008af0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	3b01      	subs	r3, #1
 8008b04:	b29a      	uxth	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b0a:	e09e      	b.n	8008c4a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	f003 0302 	and.w	r3, r3, #2
 8008b16:	2b02      	cmp	r3, #2
 8008b18:	d134      	bne.n	8008b84 <HAL_SPI_TransmitReceive+0x30a>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b1e:	b29b      	uxth	r3, r3
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d02f      	beq.n	8008b84 <HAL_SPI_TransmitReceive+0x30a>
 8008b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d12c      	bne.n	8008b84 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d912      	bls.n	8008b5a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b38:	881a      	ldrh	r2, [r3, #0]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b44:	1c9a      	adds	r2, r3, #2
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	3b02      	subs	r3, #2
 8008b52:	b29a      	uxth	r2, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b58:	e012      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	330c      	adds	r3, #12
 8008b64:	7812      	ldrb	r2, [r2, #0]
 8008b66:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b6c:	1c5a      	adds	r2, r3, #1
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008b80:	2300      	movs	r3, #0
 8008b82:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	f003 0301 	and.w	r3, r3, #1
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d148      	bne.n	8008c24 <HAL_SPI_TransmitReceive+0x3aa>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d042      	beq.n	8008c24 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d923      	bls.n	8008bf2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68da      	ldr	r2, [r3, #12]
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb4:	b292      	uxth	r2, r2
 8008bb6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bbc:	1c9a      	adds	r2, r3, #2
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	3b02      	subs	r3, #2
 8008bcc:	b29a      	uxth	r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bda:	b29b      	uxth	r3, r3
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d81f      	bhi.n	8008c20 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	685a      	ldr	r2, [r3, #4]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008bee:	605a      	str	r2, [r3, #4]
 8008bf0:	e016      	b.n	8008c20 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f103 020c 	add.w	r2, r3, #12
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bfe:	7812      	ldrb	r2, [r2, #0]
 8008c00:	b2d2      	uxtb	r2, r2
 8008c02:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c08:	1c5a      	adds	r2, r3, #1
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	3b01      	subs	r3, #1
 8008c18:	b29a      	uxth	r2, r3
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c20:	2301      	movs	r3, #1
 8008c22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008c24:	f7fc ff2e 	bl	8005a84 <HAL_GetTick>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	1ad3      	subs	r3, r2, r3
 8008c2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d803      	bhi.n	8008c3c <HAL_SPI_TransmitReceive+0x3c2>
 8008c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3a:	d102      	bne.n	8008c42 <HAL_SPI_TransmitReceive+0x3c8>
 8008c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d103      	bne.n	8008c4a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008c42:	2303      	movs	r3, #3
 8008c44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8008c48:	e01c      	b.n	8008c84 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f47f af5b 	bne.w	8008b0c <HAL_SPI_TransmitReceive+0x292>
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f47f af54 	bne.w	8008b0c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c64:	69fa      	ldr	r2, [r7, #28]
 8008c66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008c68:	68f8      	ldr	r0, [r7, #12]
 8008c6a:	f000 fac7 	bl	80091fc <SPI_EndRxTxTransaction>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d006      	beq.n	8008c82 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2220      	movs	r2, #32
 8008c7e:	661a      	str	r2, [r3, #96]	@ 0x60
 8008c80:	e000      	b.n	8008c84 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8008c82:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008c94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3728      	adds	r7, #40	@ 0x28
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b088      	sub	sp, #32
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d10e      	bne.n	8008ce0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d009      	beq.n	8008ce0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d004      	beq.n	8008ce0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	4798      	blx	r3
    return;
 8008cde:	e0ce      	b.n	8008e7e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	f003 0302 	and.w	r3, r3, #2
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d009      	beq.n	8008cfe <HAL_SPI_IRQHandler+0x5e>
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d004      	beq.n	8008cfe <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	4798      	blx	r3
    return;
 8008cfc:	e0bf      	b.n	8008e7e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008cfe:	69bb      	ldr	r3, [r7, #24]
 8008d00:	f003 0320 	and.w	r3, r3, #32
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10a      	bne.n	8008d1e <HAL_SPI_IRQHandler+0x7e>
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d105      	bne.n	8008d1e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 80b0 	beq.w	8008e7e <HAL_SPI_IRQHandler+0x1de>
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	f003 0320 	and.w	r3, r3, #32
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 80aa 	beq.w	8008e7e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d023      	beq.n	8008d7c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	2b03      	cmp	r3, #3
 8008d3e:	d011      	beq.n	8008d64 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d44:	f043 0204 	orr.w	r2, r3, #4
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	617b      	str	r3, [r7, #20]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	617b      	str	r3, [r7, #20]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	617b      	str	r3, [r7, #20]
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	e00b      	b.n	8008d7c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d64:	2300      	movs	r3, #0
 8008d66:	613b      	str	r3, [r7, #16]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	613b      	str	r3, [r7, #16]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	613b      	str	r3, [r7, #16]
 8008d78:	693b      	ldr	r3, [r7, #16]
        return;
 8008d7a:	e080      	b.n	8008e7e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	f003 0320 	and.w	r3, r3, #32
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d014      	beq.n	8008db0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d8a:	f043 0201 	orr.w	r2, r3, #1
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008d92:	2300      	movs	r3, #0
 8008d94:	60fb      	str	r3, [r7, #12]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	60fb      	str	r3, [r7, #12]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dac:	601a      	str	r2, [r3, #0]
 8008dae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008db0:	69bb      	ldr	r3, [r7, #24]
 8008db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00c      	beq.n	8008dd4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dbe:	f043 0208 	orr.w	r2, r3, #8
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60bb      	str	r3, [r7, #8]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	60bb      	str	r3, [r7, #8]
 8008dd2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d04f      	beq.n	8008e7c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685a      	ldr	r2, [r3, #4]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008dea:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008df4:	69fb      	ldr	r3, [r7, #28]
 8008df6:	f003 0302 	and.w	r3, r3, #2
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d104      	bne.n	8008e08 <HAL_SPI_IRQHandler+0x168>
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	f003 0301 	and.w	r3, r3, #1
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d034      	beq.n	8008e72 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	685a      	ldr	r2, [r3, #4]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f022 0203 	bic.w	r2, r2, #3
 8008e16:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d011      	beq.n	8008e44 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e24:	4a17      	ldr	r2, [pc, #92]	@ (8008e84 <HAL_SPI_IRQHandler+0x1e4>)
 8008e26:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7fc ffda 	bl	8005de6 <HAL_DMA_Abort_IT>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d005      	beq.n	8008e44 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d016      	beq.n	8008e7a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e50:	4a0c      	ldr	r2, [pc, #48]	@ (8008e84 <HAL_SPI_IRQHandler+0x1e4>)
 8008e52:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7fc ffc4 	bl	8005de6 <HAL_DMA_Abort_IT>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008e70:	e003      	b.n	8008e7a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f808 	bl	8008e88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008e78:	e000      	b.n	8008e7c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8008e7a:	bf00      	nop
    return;
 8008e7c:	bf00      	nop
  }
}
 8008e7e:	3720      	adds	r7, #32
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	08008e9d 	.word	0x08008e9d

08008e88 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008e90:	bf00      	nop
 8008e92:	370c      	adds	r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b084      	sub	sp, #16
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008eb8:	68f8      	ldr	r0, [r7, #12]
 8008eba:	f7ff ffe5 	bl	8008e88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008ebe:	bf00      	nop
 8008ec0:	3710      	adds	r7, #16
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
	...

08008ec8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b088      	sub	sp, #32
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	60b9      	str	r1, [r7, #8]
 8008ed2:	603b      	str	r3, [r7, #0]
 8008ed4:	4613      	mov	r3, r2
 8008ed6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008ed8:	f7fc fdd4 	bl	8005a84 <HAL_GetTick>
 8008edc:	4602      	mov	r2, r0
 8008ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee0:	1a9b      	subs	r3, r3, r2
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008ee8:	f7fc fdcc 	bl	8005a84 <HAL_GetTick>
 8008eec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008eee:	4b39      	ldr	r3, [pc, #228]	@ (8008fd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	015b      	lsls	r3, r3, #5
 8008ef4:	0d1b      	lsrs	r3, r3, #20
 8008ef6:	69fa      	ldr	r2, [r7, #28]
 8008ef8:	fb02 f303 	mul.w	r3, r2, r3
 8008efc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008efe:	e054      	b.n	8008faa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f06:	d050      	beq.n	8008faa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f08:	f7fc fdbc 	bl	8005a84 <HAL_GetTick>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	1ad3      	subs	r3, r2, r3
 8008f12:	69fa      	ldr	r2, [r7, #28]
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d902      	bls.n	8008f1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d13d      	bne.n	8008f9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	685a      	ldr	r2, [r3, #4]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008f2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f36:	d111      	bne.n	8008f5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f40:	d004      	beq.n	8008f4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f4a:	d107      	bne.n	8008f5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f64:	d10f      	bne.n	8008f86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f74:	601a      	str	r2, [r3, #0]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008f96:	2303      	movs	r3, #3
 8008f98:	e017      	b.n	8008fca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d101      	bne.n	8008fa4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	3b01      	subs	r3, #1
 8008fa8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	689a      	ldr	r2, [r3, #8]
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	4013      	ands	r3, r2
 8008fb4:	68ba      	ldr	r2, [r7, #8]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	bf0c      	ite	eq
 8008fba:	2301      	moveq	r3, #1
 8008fbc:	2300      	movne	r3, #0
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	79fb      	ldrb	r3, [r7, #7]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d19b      	bne.n	8008f00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3720      	adds	r7, #32
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20000140 	.word	0x20000140

08008fd8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b08a      	sub	sp, #40	@ 0x28
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
 8008fe4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008fea:	f7fc fd4b 	bl	8005a84 <HAL_GetTick>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff2:	1a9b      	subs	r3, r3, r2
 8008ff4:	683a      	ldr	r2, [r7, #0]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008ffa:	f7fc fd43 	bl	8005a84 <HAL_GetTick>
 8008ffe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	330c      	adds	r3, #12
 8009006:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009008:	4b3d      	ldr	r3, [pc, #244]	@ (8009100 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	4613      	mov	r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	4413      	add	r3, r2
 8009012:	00da      	lsls	r2, r3, #3
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	0d1b      	lsrs	r3, r3, #20
 8009018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800901a:	fb02 f303 	mul.w	r3, r2, r3
 800901e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009020:	e060      	b.n	80090e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009028:	d107      	bne.n	800903a <SPI_WaitFifoStateUntilTimeout+0x62>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d104      	bne.n	800903a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009030:	69fb      	ldr	r3, [r7, #28]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	b2db      	uxtb	r3, r3
 8009036:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009038:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009040:	d050      	beq.n	80090e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009042:	f7fc fd1f 	bl	8005a84 <HAL_GetTick>
 8009046:	4602      	mov	r2, r0
 8009048:	6a3b      	ldr	r3, [r7, #32]
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800904e:	429a      	cmp	r2, r3
 8009050:	d902      	bls.n	8009058 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009054:	2b00      	cmp	r3, #0
 8009056:	d13d      	bne.n	80090d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009066:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009070:	d111      	bne.n	8009096 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800907a:	d004      	beq.n	8009086 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009084:	d107      	bne.n	8009096 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009094:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800909a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800909e:	d10f      	bne.n	80090c0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090ae:	601a      	str	r2, [r3, #0]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2201      	movs	r2, #1
 80090c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80090d0:	2303      	movs	r3, #3
 80090d2:	e010      	b.n	80090f6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d101      	bne.n	80090de <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80090da:	2300      	movs	r3, #0
 80090dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	3b01      	subs	r3, #1
 80090e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	689a      	ldr	r2, [r3, #8]
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	4013      	ands	r3, r2
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d196      	bne.n	8009022 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3728      	adds	r7, #40	@ 0x28
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	20000140 	.word	0x20000140

08009104 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b088      	sub	sp, #32
 8009108:	af02      	add	r7, sp, #8
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009118:	d111      	bne.n	800913e <SPI_EndRxTransaction+0x3a>
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009122:	d004      	beq.n	800912e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800912c:	d107      	bne.n	800913e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800913c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009146:	d112      	bne.n	800916e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	9300      	str	r3, [sp, #0]
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	2200      	movs	r2, #0
 8009150:	2180      	movs	r1, #128	@ 0x80
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	f7ff feb8 	bl	8008ec8 <SPI_WaitFlagStateUntilTimeout>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	d021      	beq.n	80091a2 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009162:	f043 0220 	orr.w	r2, r3, #32
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800916a:	2303      	movs	r3, #3
 800916c:	e03d      	b.n	80091ea <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800916e:	4b21      	ldr	r3, [pc, #132]	@ (80091f4 <SPI_EndRxTransaction+0xf0>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a21      	ldr	r2, [pc, #132]	@ (80091f8 <SPI_EndRxTransaction+0xf4>)
 8009174:	fba2 2303 	umull	r2, r3, r2, r3
 8009178:	0d5b      	lsrs	r3, r3, #21
 800917a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800917e:	fb02 f303 	mul.w	r3, r2, r3
 8009182:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00a      	beq.n	80091a0 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	3b01      	subs	r3, #1
 800918e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800919a:	2b80      	cmp	r3, #128	@ 0x80
 800919c:	d0f2      	beq.n	8009184 <SPI_EndRxTransaction+0x80>
 800919e:	e000      	b.n	80091a2 <SPI_EndRxTransaction+0x9e>
        break;
 80091a0:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091aa:	d11d      	bne.n	80091e8 <SPI_EndRxTransaction+0xe4>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091b4:	d004      	beq.n	80091c0 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091be:	d113      	bne.n	80091e8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	9300      	str	r3, [sp, #0]
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80091cc:	68f8      	ldr	r0, [r7, #12]
 80091ce:	f7ff ff03 	bl	8008fd8 <SPI_WaitFifoStateUntilTimeout>
 80091d2:	4603      	mov	r3, r0
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d007      	beq.n	80091e8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091dc:	f043 0220 	orr.w	r2, r3, #32
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80091e4:	2303      	movs	r3, #3
 80091e6:	e000      	b.n	80091ea <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80091e8:	2300      	movs	r3, #0
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3718      	adds	r7, #24
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}
 80091f2:	bf00      	nop
 80091f4:	20000140 	.word	0x20000140
 80091f8:	165e9f81 	.word	0x165e9f81

080091fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b088      	sub	sp, #32
 8009200:	af02      	add	r7, sp, #8
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	9300      	str	r3, [sp, #0]
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	2200      	movs	r2, #0
 8009210:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009214:	68f8      	ldr	r0, [r7, #12]
 8009216:	f7ff fedf 	bl	8008fd8 <SPI_WaitFifoStateUntilTimeout>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d007      	beq.n	8009230 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009224:	f043 0220 	orr.w	r2, r3, #32
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e046      	b.n	80092be <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009230:	4b25      	ldr	r3, [pc, #148]	@ (80092c8 <SPI_EndRxTxTransaction+0xcc>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a25      	ldr	r2, [pc, #148]	@ (80092cc <SPI_EndRxTxTransaction+0xd0>)
 8009236:	fba2 2303 	umull	r2, r3, r2, r3
 800923a:	0d5b      	lsrs	r3, r3, #21
 800923c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009240:	fb02 f303 	mul.w	r3, r2, r3
 8009244:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800924e:	d112      	bne.n	8009276 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	2200      	movs	r2, #0
 8009258:	2180      	movs	r1, #128	@ 0x80
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f7ff fe34 	bl	8008ec8 <SPI_WaitFlagStateUntilTimeout>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d016      	beq.n	8009294 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800926a:	f043 0220 	orr.w	r2, r3, #32
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009272:	2303      	movs	r3, #3
 8009274:	e023      	b.n	80092be <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00a      	beq.n	8009292 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	3b01      	subs	r3, #1
 8009280:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800928c:	2b80      	cmp	r3, #128	@ 0x80
 800928e:	d0f2      	beq.n	8009276 <SPI_EndRxTxTransaction+0x7a>
 8009290:	e000      	b.n	8009294 <SPI_EndRxTxTransaction+0x98>
        break;
 8009292:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	2200      	movs	r2, #0
 800929c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f7ff fe99 	bl	8008fd8 <SPI_WaitFifoStateUntilTimeout>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d007      	beq.n	80092bc <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092b0:	f043 0220 	orr.w	r2, r3, #32
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80092b8:	2303      	movs	r3, #3
 80092ba:	e000      	b.n	80092be <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80092bc:	2300      	movs	r3, #0
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3718      	adds	r7, #24
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	bf00      	nop
 80092c8:	20000140 	.word	0x20000140
 80092cc:	165e9f81 	.word	0x165e9f81

080092d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b082      	sub	sp, #8
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d101      	bne.n	80092e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e049      	b.n	8009376 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d106      	bne.n	80092fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f7fc f938 	bl	800556c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2202      	movs	r2, #2
 8009300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	3304      	adds	r3, #4
 800930c:	4619      	mov	r1, r3
 800930e:	4610      	mov	r0, r2
 8009310:	f000 fdde 	bl	8009ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2201      	movs	r2, #1
 8009330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2201      	movs	r2, #1
 8009350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2201      	movs	r2, #1
 8009370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
	...

08009380 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009380:	b480      	push	{r7}
 8009382:	b085      	sub	sp, #20
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800938e:	b2db      	uxtb	r3, r3
 8009390:	2b01      	cmp	r3, #1
 8009392:	d001      	beq.n	8009398 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	e054      	b.n	8009442 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2202      	movs	r2, #2
 800939c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68da      	ldr	r2, [r3, #12]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f042 0201 	orr.w	r2, r2, #1
 80093ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a26      	ldr	r2, [pc, #152]	@ (8009450 <HAL_TIM_Base_Start_IT+0xd0>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d022      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093c2:	d01d      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a22      	ldr	r2, [pc, #136]	@ (8009454 <HAL_TIM_Base_Start_IT+0xd4>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d018      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a21      	ldr	r2, [pc, #132]	@ (8009458 <HAL_TIM_Base_Start_IT+0xd8>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d013      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a1f      	ldr	r2, [pc, #124]	@ (800945c <HAL_TIM_Base_Start_IT+0xdc>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d00e      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a1e      	ldr	r2, [pc, #120]	@ (8009460 <HAL_TIM_Base_Start_IT+0xe0>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d009      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a1c      	ldr	r2, [pc, #112]	@ (8009464 <HAL_TIM_Base_Start_IT+0xe4>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d004      	beq.n	8009400 <HAL_TIM_Base_Start_IT+0x80>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a1b      	ldr	r2, [pc, #108]	@ (8009468 <HAL_TIM_Base_Start_IT+0xe8>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d115      	bne.n	800942c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	689a      	ldr	r2, [r3, #8]
 8009406:	4b19      	ldr	r3, [pc, #100]	@ (800946c <HAL_TIM_Base_Start_IT+0xec>)
 8009408:	4013      	ands	r3, r2
 800940a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2b06      	cmp	r3, #6
 8009410:	d015      	beq.n	800943e <HAL_TIM_Base_Start_IT+0xbe>
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009418:	d011      	beq.n	800943e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	681a      	ldr	r2, [r3, #0]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f042 0201 	orr.w	r2, r2, #1
 8009428:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800942a:	e008      	b.n	800943e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	681a      	ldr	r2, [r3, #0]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f042 0201 	orr.w	r2, r2, #1
 800943a:	601a      	str	r2, [r3, #0]
 800943c:	e000      	b.n	8009440 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800943e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	40010000 	.word	0x40010000
 8009454:	40000400 	.word	0x40000400
 8009458:	40000800 	.word	0x40000800
 800945c:	40000c00 	.word	0x40000c00
 8009460:	40010400 	.word	0x40010400
 8009464:	40014000 	.word	0x40014000
 8009468:	40001800 	.word	0x40001800
 800946c:	00010007 	.word	0x00010007

08009470 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68da      	ldr	r2, [r3, #12]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f022 0201 	bic.w	r2, r2, #1
 8009486:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	6a1a      	ldr	r2, [r3, #32]
 800948e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009492:	4013      	ands	r3, r2
 8009494:	2b00      	cmp	r3, #0
 8009496:	d10f      	bne.n	80094b8 <HAL_TIM_Base_Stop_IT+0x48>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6a1a      	ldr	r2, [r3, #32]
 800949e:	f240 4344 	movw	r3, #1092	@ 0x444
 80094a2:	4013      	ands	r3, r2
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d107      	bne.n	80094b8 <HAL_TIM_Base_Stop_IT+0x48>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f022 0201 	bic.w	r2, r2, #1
 80094b6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2201      	movs	r2, #1
 80094bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	370c      	adds	r7, #12
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr

080094ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80094ce:	b580      	push	{r7, lr}
 80094d0:	b082      	sub	sp, #8
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d101      	bne.n	80094e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	e049      	b.n	8009574 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d106      	bne.n	80094fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 f841 	bl	800957c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2202      	movs	r2, #2
 80094fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	3304      	adds	r3, #4
 800950a:	4619      	mov	r1, r3
 800950c:	4610      	mov	r0, r2
 800950e:	f000 fcdf 	bl	8009ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2201      	movs	r2, #1
 8009516:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2201      	movs	r2, #1
 800953e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2201      	movs	r2, #1
 8009546:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2201      	movs	r2, #1
 8009556:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2201      	movs	r2, #1
 800955e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2201      	movs	r2, #1
 8009566:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2201      	movs	r2, #1
 800956e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009572:	2300      	movs	r3, #0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009584:	bf00      	nop
 8009586:	370c      	adds	r7, #12
 8009588:	46bd      	mov	sp, r7
 800958a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958e:	4770      	bx	lr

08009590 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d109      	bne.n	80095b4 <HAL_TIM_PWM_Start+0x24>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	bf14      	ite	ne
 80095ac:	2301      	movne	r3, #1
 80095ae:	2300      	moveq	r3, #0
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	e03c      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	2b04      	cmp	r3, #4
 80095b8:	d109      	bne.n	80095ce <HAL_TIM_PWM_Start+0x3e>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	bf14      	ite	ne
 80095c6:	2301      	movne	r3, #1
 80095c8:	2300      	moveq	r3, #0
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	e02f      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	2b08      	cmp	r3, #8
 80095d2:	d109      	bne.n	80095e8 <HAL_TIM_PWM_Start+0x58>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b01      	cmp	r3, #1
 80095de:	bf14      	ite	ne
 80095e0:	2301      	movne	r3, #1
 80095e2:	2300      	moveq	r3, #0
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	e022      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	2b0c      	cmp	r3, #12
 80095ec:	d109      	bne.n	8009602 <HAL_TIM_PWM_Start+0x72>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	bf14      	ite	ne
 80095fa:	2301      	movne	r3, #1
 80095fc:	2300      	moveq	r3, #0
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	e015      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	2b10      	cmp	r3, #16
 8009606:	d109      	bne.n	800961c <HAL_TIM_PWM_Start+0x8c>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b01      	cmp	r3, #1
 8009612:	bf14      	ite	ne
 8009614:	2301      	movne	r3, #1
 8009616:	2300      	moveq	r3, #0
 8009618:	b2db      	uxtb	r3, r3
 800961a:	e008      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009622:	b2db      	uxtb	r3, r3
 8009624:	2b01      	cmp	r3, #1
 8009626:	bf14      	ite	ne
 8009628:	2301      	movne	r3, #1
 800962a:	2300      	moveq	r3, #0
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d001      	beq.n	8009636 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	e092      	b.n	800975c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d104      	bne.n	8009646 <HAL_TIM_PWM_Start+0xb6>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2202      	movs	r2, #2
 8009640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009644:	e023      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	2b04      	cmp	r3, #4
 800964a:	d104      	bne.n	8009656 <HAL_TIM_PWM_Start+0xc6>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2202      	movs	r2, #2
 8009650:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009654:	e01b      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b08      	cmp	r3, #8
 800965a:	d104      	bne.n	8009666 <HAL_TIM_PWM_Start+0xd6>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2202      	movs	r2, #2
 8009660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009664:	e013      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	2b0c      	cmp	r3, #12
 800966a:	d104      	bne.n	8009676 <HAL_TIM_PWM_Start+0xe6>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2202      	movs	r2, #2
 8009670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009674:	e00b      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	2b10      	cmp	r3, #16
 800967a:	d104      	bne.n	8009686 <HAL_TIM_PWM_Start+0xf6>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2202      	movs	r2, #2
 8009680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009684:	e003      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2202      	movs	r2, #2
 800968a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	2201      	movs	r2, #1
 8009694:	6839      	ldr	r1, [r7, #0]
 8009696:	4618      	mov	r0, r3
 8009698:	f000 ffb2 	bl	800a600 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a30      	ldr	r2, [pc, #192]	@ (8009764 <HAL_TIM_PWM_Start+0x1d4>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d004      	beq.n	80096b0 <HAL_TIM_PWM_Start+0x120>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a2f      	ldr	r2, [pc, #188]	@ (8009768 <HAL_TIM_PWM_Start+0x1d8>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d101      	bne.n	80096b4 <HAL_TIM_PWM_Start+0x124>
 80096b0:	2301      	movs	r3, #1
 80096b2:	e000      	b.n	80096b6 <HAL_TIM_PWM_Start+0x126>
 80096b4:	2300      	movs	r3, #0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d007      	beq.n	80096ca <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a25      	ldr	r2, [pc, #148]	@ (8009764 <HAL_TIM_PWM_Start+0x1d4>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d022      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096dc:	d01d      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a22      	ldr	r2, [pc, #136]	@ (800976c <HAL_TIM_PWM_Start+0x1dc>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d018      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a20      	ldr	r2, [pc, #128]	@ (8009770 <HAL_TIM_PWM_Start+0x1e0>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d013      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009774 <HAL_TIM_PWM_Start+0x1e4>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d00e      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a19      	ldr	r2, [pc, #100]	@ (8009768 <HAL_TIM_PWM_Start+0x1d8>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d009      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a1b      	ldr	r2, [pc, #108]	@ (8009778 <HAL_TIM_PWM_Start+0x1e8>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d004      	beq.n	800971a <HAL_TIM_PWM_Start+0x18a>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a19      	ldr	r2, [pc, #100]	@ (800977c <HAL_TIM_PWM_Start+0x1ec>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d115      	bne.n	8009746 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	689a      	ldr	r2, [r3, #8]
 8009720:	4b17      	ldr	r3, [pc, #92]	@ (8009780 <HAL_TIM_PWM_Start+0x1f0>)
 8009722:	4013      	ands	r3, r2
 8009724:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2b06      	cmp	r3, #6
 800972a:	d015      	beq.n	8009758 <HAL_TIM_PWM_Start+0x1c8>
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009732:	d011      	beq.n	8009758 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f042 0201 	orr.w	r2, r2, #1
 8009742:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009744:	e008      	b.n	8009758 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f042 0201 	orr.w	r2, r2, #1
 8009754:	601a      	str	r2, [r3, #0]
 8009756:	e000      	b.n	800975a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009758:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800975a:	2300      	movs	r3, #0
}
 800975c:	4618      	mov	r0, r3
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}
 8009764:	40010000 	.word	0x40010000
 8009768:	40010400 	.word	0x40010400
 800976c:	40000400 	.word	0x40000400
 8009770:	40000800 	.word	0x40000800
 8009774:	40000c00 	.word	0x40000c00
 8009778:	40014000 	.word	0x40014000
 800977c:	40001800 	.word	0x40001800
 8009780:	00010007 	.word	0x00010007

08009784 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2200      	movs	r2, #0
 8009794:	6839      	ldr	r1, [r7, #0]
 8009796:	4618      	mov	r0, r3
 8009798:	f000 ff32 	bl	800a600 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a36      	ldr	r2, [pc, #216]	@ (800987c <HAL_TIM_PWM_Stop+0xf8>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d004      	beq.n	80097b0 <HAL_TIM_PWM_Stop+0x2c>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a35      	ldr	r2, [pc, #212]	@ (8009880 <HAL_TIM_PWM_Stop+0xfc>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d101      	bne.n	80097b4 <HAL_TIM_PWM_Stop+0x30>
 80097b0:	2301      	movs	r3, #1
 80097b2:	e000      	b.n	80097b6 <HAL_TIM_PWM_Stop+0x32>
 80097b4:	2300      	movs	r3, #0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d017      	beq.n	80097ea <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	6a1a      	ldr	r2, [r3, #32]
 80097c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80097c4:	4013      	ands	r3, r2
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d10f      	bne.n	80097ea <HAL_TIM_PWM_Stop+0x66>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	6a1a      	ldr	r2, [r3, #32]
 80097d0:	f240 4344 	movw	r3, #1092	@ 0x444
 80097d4:	4013      	ands	r3, r2
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d107      	bne.n	80097ea <HAL_TIM_PWM_Stop+0x66>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80097e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	6a1a      	ldr	r2, [r3, #32]
 80097f0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80097f4:	4013      	ands	r3, r2
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10f      	bne.n	800981a <HAL_TIM_PWM_Stop+0x96>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	6a1a      	ldr	r2, [r3, #32]
 8009800:	f240 4344 	movw	r3, #1092	@ 0x444
 8009804:	4013      	ands	r3, r2
 8009806:	2b00      	cmp	r3, #0
 8009808:	d107      	bne.n	800981a <HAL_TIM_PWM_Stop+0x96>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f022 0201 	bic.w	r2, r2, #1
 8009818:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d104      	bne.n	800982a <HAL_TIM_PWM_Stop+0xa6>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2201      	movs	r2, #1
 8009824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009828:	e023      	b.n	8009872 <HAL_TIM_PWM_Stop+0xee>
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	2b04      	cmp	r3, #4
 800982e:	d104      	bne.n	800983a <HAL_TIM_PWM_Stop+0xb6>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2201      	movs	r2, #1
 8009834:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009838:	e01b      	b.n	8009872 <HAL_TIM_PWM_Stop+0xee>
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2b08      	cmp	r3, #8
 800983e:	d104      	bne.n	800984a <HAL_TIM_PWM_Stop+0xc6>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009848:	e013      	b.n	8009872 <HAL_TIM_PWM_Stop+0xee>
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	2b0c      	cmp	r3, #12
 800984e:	d104      	bne.n	800985a <HAL_TIM_PWM_Stop+0xd6>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009858:	e00b      	b.n	8009872 <HAL_TIM_PWM_Stop+0xee>
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	2b10      	cmp	r3, #16
 800985e:	d104      	bne.n	800986a <HAL_TIM_PWM_Stop+0xe6>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2201      	movs	r2, #1
 8009864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009868:	e003      	b.n	8009872 <HAL_TIM_PWM_Stop+0xee>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2201      	movs	r2, #1
 800986e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3708      	adds	r7, #8
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}
 800987c:	40010000 	.word	0x40010000
 8009880:	40010400 	.word	0x40010400

08009884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	f003 0302 	and.w	r3, r3, #2
 8009896:	2b02      	cmp	r3, #2
 8009898:	d122      	bne.n	80098e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	f003 0302 	and.w	r3, r3, #2
 80098a4:	2b02      	cmp	r3, #2
 80098a6:	d11b      	bne.n	80098e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f06f 0202 	mvn.w	r2, #2
 80098b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2201      	movs	r2, #1
 80098b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	699b      	ldr	r3, [r3, #24]
 80098be:	f003 0303 	and.w	r3, r3, #3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d003      	beq.n	80098ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 fae4 	bl	8009e94 <HAL_TIM_IC_CaptureCallback>
 80098cc:	e005      	b.n	80098da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 fad6 	bl	8009e80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 fae7 	bl	8009ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	f003 0304 	and.w	r3, r3, #4
 80098ea:	2b04      	cmp	r3, #4
 80098ec:	d122      	bne.n	8009934 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	68db      	ldr	r3, [r3, #12]
 80098f4:	f003 0304 	and.w	r3, r3, #4
 80098f8:	2b04      	cmp	r3, #4
 80098fa:	d11b      	bne.n	8009934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f06f 0204 	mvn.w	r2, #4
 8009904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2202      	movs	r2, #2
 800990a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009916:	2b00      	cmp	r3, #0
 8009918:	d003      	beq.n	8009922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 faba 	bl	8009e94 <HAL_TIM_IC_CaptureCallback>
 8009920:	e005      	b.n	800992e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 faac 	bl	8009e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fabd 	bl	8009ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2200      	movs	r2, #0
 8009932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	f003 0308 	and.w	r3, r3, #8
 800993e:	2b08      	cmp	r3, #8
 8009940:	d122      	bne.n	8009988 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68db      	ldr	r3, [r3, #12]
 8009948:	f003 0308 	and.w	r3, r3, #8
 800994c:	2b08      	cmp	r3, #8
 800994e:	d11b      	bne.n	8009988 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f06f 0208 	mvn.w	r2, #8
 8009958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2204      	movs	r2, #4
 800995e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	69db      	ldr	r3, [r3, #28]
 8009966:	f003 0303 	and.w	r3, r3, #3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d003      	beq.n	8009976 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fa90 	bl	8009e94 <HAL_TIM_IC_CaptureCallback>
 8009974:	e005      	b.n	8009982 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fa82 	bl	8009e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fa93 	bl	8009ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2200      	movs	r2, #0
 8009986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	f003 0310 	and.w	r3, r3, #16
 8009992:	2b10      	cmp	r3, #16
 8009994:	d122      	bne.n	80099dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	68db      	ldr	r3, [r3, #12]
 800999c:	f003 0310 	and.w	r3, r3, #16
 80099a0:	2b10      	cmp	r3, #16
 80099a2:	d11b      	bne.n	80099dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f06f 0210 	mvn.w	r2, #16
 80099ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2208      	movs	r2, #8
 80099b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	69db      	ldr	r3, [r3, #28]
 80099ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d003      	beq.n	80099ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fa66 	bl	8009e94 <HAL_TIM_IC_CaptureCallback>
 80099c8:	e005      	b.n	80099d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fa58 	bl	8009e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f000 fa69 	bl	8009ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d10e      	bne.n	8009a08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	f003 0301 	and.w	r3, r3, #1
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	d107      	bne.n	8009a08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f06f 0201 	mvn.w	r2, #1
 8009a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f7f9 fc36 	bl	8003274 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	691b      	ldr	r3, [r3, #16]
 8009a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a12:	2b80      	cmp	r3, #128	@ 0x80
 8009a14:	d10e      	bne.n	8009a34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a20:	2b80      	cmp	r3, #128	@ 0x80
 8009a22:	d107      	bne.n	8009a34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f000 ff22 	bl	800a878 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a42:	d10e      	bne.n	8009a62 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	68db      	ldr	r3, [r3, #12]
 8009a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a4e:	2b80      	cmp	r3, #128	@ 0x80
 8009a50:	d107      	bne.n	8009a62 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 ff15 	bl	800a88c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a6c:	2b40      	cmp	r3, #64	@ 0x40
 8009a6e:	d10e      	bne.n	8009a8e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	68db      	ldr	r3, [r3, #12]
 8009a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a7a:	2b40      	cmp	r3, #64	@ 0x40
 8009a7c:	d107      	bne.n	8009a8e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fa17 	bl	8009ebc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	691b      	ldr	r3, [r3, #16]
 8009a94:	f003 0320 	and.w	r3, r3, #32
 8009a98:	2b20      	cmp	r3, #32
 8009a9a:	d10e      	bne.n	8009aba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	f003 0320 	and.w	r3, r3, #32
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	d107      	bne.n	8009aba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f06f 0220 	mvn.w	r2, #32
 8009ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fed5 	bl	800a864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009aba:	bf00      	nop
 8009abc:	3708      	adds	r7, #8
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
	...

08009ac4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d101      	bne.n	8009ae2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009ade:	2302      	movs	r3, #2
 8009ae0:	e0ff      	b.n	8009ce2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2b14      	cmp	r3, #20
 8009aee:	f200 80f0 	bhi.w	8009cd2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009af2:	a201      	add	r2, pc, #4	@ (adr r2, 8009af8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af8:	08009b4d 	.word	0x08009b4d
 8009afc:	08009cd3 	.word	0x08009cd3
 8009b00:	08009cd3 	.word	0x08009cd3
 8009b04:	08009cd3 	.word	0x08009cd3
 8009b08:	08009b8d 	.word	0x08009b8d
 8009b0c:	08009cd3 	.word	0x08009cd3
 8009b10:	08009cd3 	.word	0x08009cd3
 8009b14:	08009cd3 	.word	0x08009cd3
 8009b18:	08009bcf 	.word	0x08009bcf
 8009b1c:	08009cd3 	.word	0x08009cd3
 8009b20:	08009cd3 	.word	0x08009cd3
 8009b24:	08009cd3 	.word	0x08009cd3
 8009b28:	08009c0f 	.word	0x08009c0f
 8009b2c:	08009cd3 	.word	0x08009cd3
 8009b30:	08009cd3 	.word	0x08009cd3
 8009b34:	08009cd3 	.word	0x08009cd3
 8009b38:	08009c51 	.word	0x08009c51
 8009b3c:	08009cd3 	.word	0x08009cd3
 8009b40:	08009cd3 	.word	0x08009cd3
 8009b44:	08009cd3 	.word	0x08009cd3
 8009b48:	08009c91 	.word	0x08009c91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68b9      	ldr	r1, [r7, #8]
 8009b52:	4618      	mov	r0, r3
 8009b54:	f000 fa5c 	bl	800a010 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	699a      	ldr	r2, [r3, #24]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f042 0208 	orr.w	r2, r2, #8
 8009b66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	699a      	ldr	r2, [r3, #24]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f022 0204 	bic.w	r2, r2, #4
 8009b76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	6999      	ldr	r1, [r3, #24]
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	691a      	ldr	r2, [r3, #16]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	430a      	orrs	r2, r1
 8009b88:	619a      	str	r2, [r3, #24]
      break;
 8009b8a:	e0a5      	b.n	8009cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	68b9      	ldr	r1, [r7, #8]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f000 faae 	bl	800a0f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	699a      	ldr	r2, [r3, #24]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ba6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	699a      	ldr	r2, [r3, #24]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009bb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	6999      	ldr	r1, [r3, #24]
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	691b      	ldr	r3, [r3, #16]
 8009bc2:	021a      	lsls	r2, r3, #8
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	430a      	orrs	r2, r1
 8009bca:	619a      	str	r2, [r3, #24]
      break;
 8009bcc:	e084      	b.n	8009cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	68b9      	ldr	r1, [r7, #8]
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f000 fb05 	bl	800a1e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	69da      	ldr	r2, [r3, #28]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f042 0208 	orr.w	r2, r2, #8
 8009be8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	69da      	ldr	r2, [r3, #28]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f022 0204 	bic.w	r2, r2, #4
 8009bf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	69d9      	ldr	r1, [r3, #28]
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	691a      	ldr	r2, [r3, #16]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	61da      	str	r2, [r3, #28]
      break;
 8009c0c:	e064      	b.n	8009cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68b9      	ldr	r1, [r7, #8]
 8009c14:	4618      	mov	r0, r3
 8009c16:	f000 fb5b 	bl	800a2d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	69da      	ldr	r2, [r3, #28]
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	69da      	ldr	r2, [r3, #28]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	69d9      	ldr	r1, [r3, #28]
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	021a      	lsls	r2, r3, #8
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	430a      	orrs	r2, r1
 8009c4c:	61da      	str	r2, [r3, #28]
      break;
 8009c4e:	e043      	b.n	8009cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	68b9      	ldr	r1, [r7, #8]
 8009c56:	4618      	mov	r0, r3
 8009c58:	f000 fb92 	bl	800a380 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f042 0208 	orr.w	r2, r2, #8
 8009c6a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f022 0204 	bic.w	r2, r2, #4
 8009c7a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	691a      	ldr	r2, [r3, #16]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	430a      	orrs	r2, r1
 8009c8c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009c8e:	e023      	b.n	8009cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	68b9      	ldr	r1, [r7, #8]
 8009c96:	4618      	mov	r0, r3
 8009c98:	f000 fbc4 	bl	800a424 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009caa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	691b      	ldr	r3, [r3, #16]
 8009cc6:	021a      	lsls	r2, r3, #8
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	430a      	orrs	r2, r1
 8009cce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009cd0:	e002      	b.n	8009cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	75fb      	strb	r3, [r7, #23]
      break;
 8009cd6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3718      	adds	r7, #24
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	bf00      	nop

08009cec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b084      	sub	sp, #16
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d101      	bne.n	8009d08 <HAL_TIM_ConfigClockSource+0x1c>
 8009d04:	2302      	movs	r3, #2
 8009d06:	e0b4      	b.n	8009e72 <HAL_TIM_ConfigClockSource+0x186>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2202      	movs	r2, #2
 8009d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	4b56      	ldr	r3, [pc, #344]	@ (8009e7c <HAL_TIM_ConfigClockSource+0x190>)
 8009d24:	4013      	ands	r3, r2
 8009d26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009d2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68ba      	ldr	r2, [r7, #8]
 8009d36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d40:	d03e      	beq.n	8009dc0 <HAL_TIM_ConfigClockSource+0xd4>
 8009d42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d46:	f200 8087 	bhi.w	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d4e:	f000 8086 	beq.w	8009e5e <HAL_TIM_ConfigClockSource+0x172>
 8009d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d56:	d87f      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d58:	2b70      	cmp	r3, #112	@ 0x70
 8009d5a:	d01a      	beq.n	8009d92 <HAL_TIM_ConfigClockSource+0xa6>
 8009d5c:	2b70      	cmp	r3, #112	@ 0x70
 8009d5e:	d87b      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d60:	2b60      	cmp	r3, #96	@ 0x60
 8009d62:	d050      	beq.n	8009e06 <HAL_TIM_ConfigClockSource+0x11a>
 8009d64:	2b60      	cmp	r3, #96	@ 0x60
 8009d66:	d877      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d68:	2b50      	cmp	r3, #80	@ 0x50
 8009d6a:	d03c      	beq.n	8009de6 <HAL_TIM_ConfigClockSource+0xfa>
 8009d6c:	2b50      	cmp	r3, #80	@ 0x50
 8009d6e:	d873      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d70:	2b40      	cmp	r3, #64	@ 0x40
 8009d72:	d058      	beq.n	8009e26 <HAL_TIM_ConfigClockSource+0x13a>
 8009d74:	2b40      	cmp	r3, #64	@ 0x40
 8009d76:	d86f      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d78:	2b30      	cmp	r3, #48	@ 0x30
 8009d7a:	d064      	beq.n	8009e46 <HAL_TIM_ConfigClockSource+0x15a>
 8009d7c:	2b30      	cmp	r3, #48	@ 0x30
 8009d7e:	d86b      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d80:	2b20      	cmp	r3, #32
 8009d82:	d060      	beq.n	8009e46 <HAL_TIM_ConfigClockSource+0x15a>
 8009d84:	2b20      	cmp	r3, #32
 8009d86:	d867      	bhi.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d05c      	beq.n	8009e46 <HAL_TIM_ConfigClockSource+0x15a>
 8009d8c:	2b10      	cmp	r3, #16
 8009d8e:	d05a      	beq.n	8009e46 <HAL_TIM_ConfigClockSource+0x15a>
 8009d90:	e062      	b.n	8009e58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009da2:	f000 fc0d 	bl	800a5c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009db4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68ba      	ldr	r2, [r7, #8]
 8009dbc:	609a      	str	r2, [r3, #8]
      break;
 8009dbe:	e04f      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009dd0:	f000 fbf6 	bl	800a5c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	689a      	ldr	r2, [r3, #8]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009de2:	609a      	str	r2, [r3, #8]
      break;
 8009de4:	e03c      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009df2:	461a      	mov	r2, r3
 8009df4:	f000 fb6a 	bl	800a4cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	2150      	movs	r1, #80	@ 0x50
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 fbc3 	bl	800a58a <TIM_ITRx_SetConfig>
      break;
 8009e04:	e02c      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e12:	461a      	mov	r2, r3
 8009e14:	f000 fb89 	bl	800a52a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	2160      	movs	r1, #96	@ 0x60
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f000 fbb3 	bl	800a58a <TIM_ITRx_SetConfig>
      break;
 8009e24:	e01c      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e32:	461a      	mov	r2, r3
 8009e34:	f000 fb4a 	bl	800a4cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	2140      	movs	r1, #64	@ 0x40
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f000 fba3 	bl	800a58a <TIM_ITRx_SetConfig>
      break;
 8009e44:	e00c      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4619      	mov	r1, r3
 8009e50:	4610      	mov	r0, r2
 8009e52:	f000 fb9a 	bl	800a58a <TIM_ITRx_SetConfig>
      break;
 8009e56:	e003      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8009e5c:	e000      	b.n	8009e60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009e5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2201      	movs	r2, #1
 8009e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	fffeff88 	.word	0xfffeff88

08009e80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e88:	bf00      	nop
 8009e8a:	370c      	adds	r7, #12
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr

08009e94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b083      	sub	sp, #12
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e9c:	bf00      	nop
 8009e9e:	370c      	adds	r7, #12
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009eb0:	bf00      	nop
 8009eb2:	370c      	adds	r7, #12
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr

08009ebc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b083      	sub	sp, #12
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ec4:	bf00      	nop
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a40      	ldr	r2, [pc, #256]	@ (8009fe4 <TIM_Base_SetConfig+0x114>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d013      	beq.n	8009f10 <TIM_Base_SetConfig+0x40>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009eee:	d00f      	beq.n	8009f10 <TIM_Base_SetConfig+0x40>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	4a3d      	ldr	r2, [pc, #244]	@ (8009fe8 <TIM_Base_SetConfig+0x118>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d00b      	beq.n	8009f10 <TIM_Base_SetConfig+0x40>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	4a3c      	ldr	r2, [pc, #240]	@ (8009fec <TIM_Base_SetConfig+0x11c>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d007      	beq.n	8009f10 <TIM_Base_SetConfig+0x40>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	4a3b      	ldr	r2, [pc, #236]	@ (8009ff0 <TIM_Base_SetConfig+0x120>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d003      	beq.n	8009f10 <TIM_Base_SetConfig+0x40>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	4a3a      	ldr	r2, [pc, #232]	@ (8009ff4 <TIM_Base_SetConfig+0x124>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d108      	bne.n	8009f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	68fa      	ldr	r2, [r7, #12]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	4a2f      	ldr	r2, [pc, #188]	@ (8009fe4 <TIM_Base_SetConfig+0x114>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d02b      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f30:	d027      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4a2c      	ldr	r2, [pc, #176]	@ (8009fe8 <TIM_Base_SetConfig+0x118>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d023      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4a2b      	ldr	r2, [pc, #172]	@ (8009fec <TIM_Base_SetConfig+0x11c>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d01f      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	4a2a      	ldr	r2, [pc, #168]	@ (8009ff0 <TIM_Base_SetConfig+0x120>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d01b      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	4a29      	ldr	r2, [pc, #164]	@ (8009ff4 <TIM_Base_SetConfig+0x124>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d017      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	4a28      	ldr	r2, [pc, #160]	@ (8009ff8 <TIM_Base_SetConfig+0x128>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d013      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	4a27      	ldr	r2, [pc, #156]	@ (8009ffc <TIM_Base_SetConfig+0x12c>)
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d00f      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	4a26      	ldr	r2, [pc, #152]	@ (800a000 <TIM_Base_SetConfig+0x130>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d00b      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	4a25      	ldr	r2, [pc, #148]	@ (800a004 <TIM_Base_SetConfig+0x134>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d007      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	4a24      	ldr	r2, [pc, #144]	@ (800a008 <TIM_Base_SetConfig+0x138>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d003      	beq.n	8009f82 <TIM_Base_SetConfig+0xb2>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	4a23      	ldr	r2, [pc, #140]	@ (800a00c <TIM_Base_SetConfig+0x13c>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d108      	bne.n	8009f94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	4313      	orrs	r3, r2
 8009f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	695b      	ldr	r3, [r3, #20]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	68fa      	ldr	r2, [r7, #12]
 8009fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	689a      	ldr	r2, [r3, #8]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	681a      	ldr	r2, [r3, #0]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4a0a      	ldr	r2, [pc, #40]	@ (8009fe4 <TIM_Base_SetConfig+0x114>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d003      	beq.n	8009fc8 <TIM_Base_SetConfig+0xf8>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8009ff4 <TIM_Base_SetConfig+0x124>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d103      	bne.n	8009fd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	691a      	ldr	r2, [r3, #16]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	615a      	str	r2, [r3, #20]
}
 8009fd6:	bf00      	nop
 8009fd8:	3714      	adds	r7, #20
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr
 8009fe2:	bf00      	nop
 8009fe4:	40010000 	.word	0x40010000
 8009fe8:	40000400 	.word	0x40000400
 8009fec:	40000800 	.word	0x40000800
 8009ff0:	40000c00 	.word	0x40000c00
 8009ff4:	40010400 	.word	0x40010400
 8009ff8:	40014000 	.word	0x40014000
 8009ffc:	40014400 	.word	0x40014400
 800a000:	40014800 	.word	0x40014800
 800a004:	40001800 	.word	0x40001800
 800a008:	40001c00 	.word	0x40001c00
 800a00c:	40002000 	.word	0x40002000

0800a010 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a010:	b480      	push	{r7}
 800a012:	b087      	sub	sp, #28
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a1b      	ldr	r3, [r3, #32]
 800a01e:	f023 0201 	bic.w	r2, r3, #1
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6a1b      	ldr	r3, [r3, #32]
 800a02a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	699b      	ldr	r3, [r3, #24]
 800a036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	4b2b      	ldr	r3, [pc, #172]	@ (800a0e8 <TIM_OC1_SetConfig+0xd8>)
 800a03c:	4013      	ands	r3, r2
 800a03e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f023 0303 	bic.w	r3, r3, #3
 800a046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	4313      	orrs	r3, r2
 800a050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	f023 0302 	bic.w	r3, r3, #2
 800a058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	4313      	orrs	r3, r2
 800a062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a21      	ldr	r2, [pc, #132]	@ (800a0ec <TIM_OC1_SetConfig+0xdc>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d003      	beq.n	800a074 <TIM_OC1_SetConfig+0x64>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	4a20      	ldr	r2, [pc, #128]	@ (800a0f0 <TIM_OC1_SetConfig+0xe0>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d10c      	bne.n	800a08e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	f023 0308 	bic.w	r3, r3, #8
 800a07a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	697a      	ldr	r2, [r7, #20]
 800a082:	4313      	orrs	r3, r2
 800a084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	f023 0304 	bic.w	r3, r3, #4
 800a08c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a16      	ldr	r2, [pc, #88]	@ (800a0ec <TIM_OC1_SetConfig+0xdc>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d003      	beq.n	800a09e <TIM_OC1_SetConfig+0x8e>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a15      	ldr	r2, [pc, #84]	@ (800a0f0 <TIM_OC1_SetConfig+0xe0>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d111      	bne.n	800a0c2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a0ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	695b      	ldr	r3, [r3, #20]
 800a0b2:	693a      	ldr	r2, [r7, #16]
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	699b      	ldr	r3, [r3, #24]
 800a0bc:	693a      	ldr	r2, [r7, #16]
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	693a      	ldr	r2, [r7, #16]
 800a0c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	68fa      	ldr	r2, [r7, #12]
 800a0cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	685a      	ldr	r2, [r3, #4]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	697a      	ldr	r2, [r7, #20]
 800a0da:	621a      	str	r2, [r3, #32]
}
 800a0dc:	bf00      	nop
 800a0de:	371c      	adds	r7, #28
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr
 800a0e8:	fffeff8f 	.word	0xfffeff8f
 800a0ec:	40010000 	.word	0x40010000
 800a0f0:	40010400 	.word	0x40010400

0800a0f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	f023 0210 	bic.w	r2, r3, #16
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6a1b      	ldr	r3, [r3, #32]
 800a10e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a11c:	68fa      	ldr	r2, [r7, #12]
 800a11e:	4b2e      	ldr	r3, [pc, #184]	@ (800a1d8 <TIM_OC2_SetConfig+0xe4>)
 800a120:	4013      	ands	r3, r2
 800a122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	021b      	lsls	r3, r3, #8
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	f023 0320 	bic.w	r3, r3, #32
 800a13e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	011b      	lsls	r3, r3, #4
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	4313      	orrs	r3, r2
 800a14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a23      	ldr	r2, [pc, #140]	@ (800a1dc <TIM_OC2_SetConfig+0xe8>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d003      	beq.n	800a15c <TIM_OC2_SetConfig+0x68>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a22      	ldr	r2, [pc, #136]	@ (800a1e0 <TIM_OC2_SetConfig+0xec>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d10d      	bne.n	800a178 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	011b      	lsls	r3, r3, #4
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	4313      	orrs	r3, r2
 800a16e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a176:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a18      	ldr	r2, [pc, #96]	@ (800a1dc <TIM_OC2_SetConfig+0xe8>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d003      	beq.n	800a188 <TIM_OC2_SetConfig+0x94>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4a17      	ldr	r2, [pc, #92]	@ (800a1e0 <TIM_OC2_SetConfig+0xec>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d113      	bne.n	800a1b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a18e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a196:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	695b      	ldr	r3, [r3, #20]
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	693a      	ldr	r2, [r7, #16]
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	699b      	ldr	r3, [r3, #24]
 800a1a8:	009b      	lsls	r3, r3, #2
 800a1aa:	693a      	ldr	r2, [r7, #16]
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	693a      	ldr	r2, [r7, #16]
 800a1b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	68fa      	ldr	r2, [r7, #12]
 800a1ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	685a      	ldr	r2, [r3, #4]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	621a      	str	r2, [r3, #32]
}
 800a1ca:	bf00      	nop
 800a1cc:	371c      	adds	r7, #28
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	feff8fff 	.word	0xfeff8fff
 800a1dc:	40010000 	.word	0x40010000
 800a1e0:	40010400 	.word	0x40010400

0800a1e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b087      	sub	sp, #28
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
 800a1f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a1b      	ldr	r3, [r3, #32]
 800a1fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	69db      	ldr	r3, [r3, #28]
 800a20a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a20c:	68fa      	ldr	r2, [r7, #12]
 800a20e:	4b2d      	ldr	r3, [pc, #180]	@ (800a2c4 <TIM_OC3_SetConfig+0xe0>)
 800a210:	4013      	ands	r3, r2
 800a212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f023 0303 	bic.w	r3, r3, #3
 800a21a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	4313      	orrs	r3, r2
 800a224:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a22c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	021b      	lsls	r3, r3, #8
 800a234:	697a      	ldr	r2, [r7, #20]
 800a236:	4313      	orrs	r3, r2
 800a238:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4a22      	ldr	r2, [pc, #136]	@ (800a2c8 <TIM_OC3_SetConfig+0xe4>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d003      	beq.n	800a24a <TIM_OC3_SetConfig+0x66>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	4a21      	ldr	r2, [pc, #132]	@ (800a2cc <TIM_OC3_SetConfig+0xe8>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d10d      	bne.n	800a266 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a250:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	021b      	lsls	r3, r3, #8
 800a258:	697a      	ldr	r2, [r7, #20]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a17      	ldr	r2, [pc, #92]	@ (800a2c8 <TIM_OC3_SetConfig+0xe4>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d003      	beq.n	800a276 <TIM_OC3_SetConfig+0x92>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	4a16      	ldr	r2, [pc, #88]	@ (800a2cc <TIM_OC3_SetConfig+0xe8>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d113      	bne.n	800a29e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a27c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	695b      	ldr	r3, [r3, #20]
 800a28a:	011b      	lsls	r3, r3, #4
 800a28c:	693a      	ldr	r2, [r7, #16]
 800a28e:	4313      	orrs	r3, r2
 800a290:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	699b      	ldr	r3, [r3, #24]
 800a296:	011b      	lsls	r3, r3, #4
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	693a      	ldr	r2, [r7, #16]
 800a2a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	697a      	ldr	r2, [r7, #20]
 800a2b6:	621a      	str	r2, [r3, #32]
}
 800a2b8:	bf00      	nop
 800a2ba:	371c      	adds	r7, #28
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr
 800a2c4:	fffeff8f 	.word	0xfffeff8f
 800a2c8:	40010000 	.word	0x40010000
 800a2cc:	40010400 	.word	0x40010400

0800a2d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b087      	sub	sp, #28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6a1b      	ldr	r3, [r3, #32]
 800a2de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	69db      	ldr	r3, [r3, #28]
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	4b1e      	ldr	r3, [pc, #120]	@ (800a374 <TIM_OC4_SetConfig+0xa4>)
 800a2fc:	4013      	ands	r3, r2
 800a2fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a306:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	021b      	lsls	r3, r3, #8
 800a30e:	68fa      	ldr	r2, [r7, #12]
 800a310:	4313      	orrs	r3, r2
 800a312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a31a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	689b      	ldr	r3, [r3, #8]
 800a320:	031b      	lsls	r3, r3, #12
 800a322:	693a      	ldr	r2, [r7, #16]
 800a324:	4313      	orrs	r3, r2
 800a326:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a13      	ldr	r2, [pc, #76]	@ (800a378 <TIM_OC4_SetConfig+0xa8>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d003      	beq.n	800a338 <TIM_OC4_SetConfig+0x68>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a12      	ldr	r2, [pc, #72]	@ (800a37c <TIM_OC4_SetConfig+0xac>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d109      	bne.n	800a34c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a33e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	695b      	ldr	r3, [r3, #20]
 800a344:	019b      	lsls	r3, r3, #6
 800a346:	697a      	ldr	r2, [r7, #20]
 800a348:	4313      	orrs	r3, r2
 800a34a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	697a      	ldr	r2, [r7, #20]
 800a350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	693a      	ldr	r2, [r7, #16]
 800a364:	621a      	str	r2, [r3, #32]
}
 800a366:	bf00      	nop
 800a368:	371c      	adds	r7, #28
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	feff8fff 	.word	0xfeff8fff
 800a378:	40010000 	.word	0x40010000
 800a37c:	40010400 	.word	0x40010400

0800a380 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a380:	b480      	push	{r7}
 800a382:	b087      	sub	sp, #28
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6a1b      	ldr	r3, [r3, #32]
 800a38e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a1b      	ldr	r3, [r3, #32]
 800a39a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a3a8:	68fa      	ldr	r2, [r7, #12]
 800a3aa:	4b1b      	ldr	r3, [pc, #108]	@ (800a418 <TIM_OC5_SetConfig+0x98>)
 800a3ac:	4013      	ands	r3, r2
 800a3ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a3c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	041b      	lsls	r3, r3, #16
 800a3c8:	693a      	ldr	r2, [r7, #16]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a12      	ldr	r2, [pc, #72]	@ (800a41c <TIM_OC5_SetConfig+0x9c>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d003      	beq.n	800a3de <TIM_OC5_SetConfig+0x5e>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a11      	ldr	r2, [pc, #68]	@ (800a420 <TIM_OC5_SetConfig+0xa0>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d109      	bne.n	800a3f2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	695b      	ldr	r3, [r3, #20]
 800a3ea:	021b      	lsls	r3, r3, #8
 800a3ec:	697a      	ldr	r2, [r7, #20]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	68fa      	ldr	r2, [r7, #12]
 800a3fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	685a      	ldr	r2, [r3, #4]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	693a      	ldr	r2, [r7, #16]
 800a40a:	621a      	str	r2, [r3, #32]
}
 800a40c:	bf00      	nop
 800a40e:	371c      	adds	r7, #28
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr
 800a418:	fffeff8f 	.word	0xfffeff8f
 800a41c:	40010000 	.word	0x40010000
 800a420:	40010400 	.word	0x40010400

0800a424 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a424:	b480      	push	{r7}
 800a426:	b087      	sub	sp, #28
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a1b      	ldr	r3, [r3, #32]
 800a432:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a1b      	ldr	r3, [r3, #32]
 800a43e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a44c:	68fa      	ldr	r2, [r7, #12]
 800a44e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4c0 <TIM_OC6_SetConfig+0x9c>)
 800a450:	4013      	ands	r3, r2
 800a452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	021b      	lsls	r3, r3, #8
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a466:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	051b      	lsls	r3, r3, #20
 800a46e:	693a      	ldr	r2, [r7, #16]
 800a470:	4313      	orrs	r3, r2
 800a472:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	4a13      	ldr	r2, [pc, #76]	@ (800a4c4 <TIM_OC6_SetConfig+0xa0>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d003      	beq.n	800a484 <TIM_OC6_SetConfig+0x60>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	4a12      	ldr	r2, [pc, #72]	@ (800a4c8 <TIM_OC6_SetConfig+0xa4>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d109      	bne.n	800a498 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a48a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	695b      	ldr	r3, [r3, #20]
 800a490:	029b      	lsls	r3, r3, #10
 800a492:	697a      	ldr	r2, [r7, #20]
 800a494:	4313      	orrs	r3, r2
 800a496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	697a      	ldr	r2, [r7, #20]
 800a49c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68fa      	ldr	r2, [r7, #12]
 800a4a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	685a      	ldr	r2, [r3, #4]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	621a      	str	r2, [r3, #32]
}
 800a4b2:	bf00      	nop
 800a4b4:	371c      	adds	r7, #28
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	feff8fff 	.word	0xfeff8fff
 800a4c4:	40010000 	.word	0x40010000
 800a4c8:	40010400 	.word	0x40010400

0800a4cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b087      	sub	sp, #28
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	60b9      	str	r1, [r7, #8]
 800a4d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6a1b      	ldr	r3, [r3, #32]
 800a4dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	6a1b      	ldr	r3, [r3, #32]
 800a4e2:	f023 0201 	bic.w	r2, r3, #1
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	699b      	ldr	r3, [r3, #24]
 800a4ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a4f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	011b      	lsls	r3, r3, #4
 800a4fc:	693a      	ldr	r2, [r7, #16]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	f023 030a 	bic.w	r3, r3, #10
 800a508:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a50a:	697a      	ldr	r2, [r7, #20]
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	4313      	orrs	r3, r2
 800a510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	693a      	ldr	r2, [r7, #16]
 800a516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	621a      	str	r2, [r3, #32]
}
 800a51e:	bf00      	nop
 800a520:	371c      	adds	r7, #28
 800a522:	46bd      	mov	sp, r7
 800a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a528:	4770      	bx	lr

0800a52a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a52a:	b480      	push	{r7}
 800a52c:	b087      	sub	sp, #28
 800a52e:	af00      	add	r7, sp, #0
 800a530:	60f8      	str	r0, [r7, #12]
 800a532:	60b9      	str	r1, [r7, #8]
 800a534:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	6a1b      	ldr	r3, [r3, #32]
 800a53a:	f023 0210 	bic.w	r2, r3, #16
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	699b      	ldr	r3, [r3, #24]
 800a546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6a1b      	ldr	r3, [r3, #32]
 800a54c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a554:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	031b      	lsls	r3, r3, #12
 800a55a:	697a      	ldr	r2, [r7, #20]
 800a55c:	4313      	orrs	r3, r2
 800a55e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a566:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	011b      	lsls	r3, r3, #4
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	4313      	orrs	r3, r2
 800a570:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	697a      	ldr	r2, [r7, #20]
 800a576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	693a      	ldr	r2, [r7, #16]
 800a57c:	621a      	str	r2, [r3, #32]
}
 800a57e:	bf00      	nop
 800a580:	371c      	adds	r7, #28
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr

0800a58a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a58a:	b480      	push	{r7}
 800a58c:	b085      	sub	sp, #20
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
 800a592:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	689b      	ldr	r3, [r3, #8]
 800a598:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a5a2:	683a      	ldr	r2, [r7, #0]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	f043 0307 	orr.w	r3, r3, #7
 800a5ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	68fa      	ldr	r2, [r7, #12]
 800a5b2:	609a      	str	r2, [r3, #8]
}
 800a5b4:	bf00      	nop
 800a5b6:	3714      	adds	r7, #20
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b087      	sub	sp, #28
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	607a      	str	r2, [r7, #4]
 800a5cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a5da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	021a      	lsls	r2, r3, #8
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	431a      	orrs	r2, r3
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	697a      	ldr	r2, [r7, #20]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	697a      	ldr	r2, [r7, #20]
 800a5f2:	609a      	str	r2, [r3, #8]
}
 800a5f4:	bf00      	nop
 800a5f6:	371c      	adds	r7, #28
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a600:	b480      	push	{r7}
 800a602:	b087      	sub	sp, #28
 800a604:	af00      	add	r7, sp, #0
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	60b9      	str	r1, [r7, #8]
 800a60a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	f003 031f 	and.w	r3, r3, #31
 800a612:	2201      	movs	r2, #1
 800a614:	fa02 f303 	lsl.w	r3, r2, r3
 800a618:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	6a1a      	ldr	r2, [r3, #32]
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	43db      	mvns	r3, r3
 800a622:	401a      	ands	r2, r3
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	6a1a      	ldr	r2, [r3, #32]
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	f003 031f 	and.w	r3, r3, #31
 800a632:	6879      	ldr	r1, [r7, #4]
 800a634:	fa01 f303 	lsl.w	r3, r1, r3
 800a638:	431a      	orrs	r2, r3
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	621a      	str	r2, [r3, #32]
}
 800a63e:	bf00      	nop
 800a640:	371c      	adds	r7, #28
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr
	...

0800a64c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d101      	bne.n	800a664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a660:	2302      	movs	r3, #2
 800a662:	e06d      	b.n	800a740 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2201      	movs	r2, #1
 800a668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2202      	movs	r2, #2
 800a670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a30      	ldr	r2, [pc, #192]	@ (800a74c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d004      	beq.n	800a698 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a2f      	ldr	r2, [pc, #188]	@ (800a750 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d108      	bne.n	800a6aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a69e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	68fa      	ldr	r2, [r7, #12]
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	68fa      	ldr	r2, [r7, #12]
 800a6c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a20      	ldr	r2, [pc, #128]	@ (800a74c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d022      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6d6:	d01d      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a754 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d018      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a1c      	ldr	r2, [pc, #112]	@ (800a758 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d013      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a1a      	ldr	r2, [pc, #104]	@ (800a75c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d00e      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a15      	ldr	r2, [pc, #84]	@ (800a750 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d009      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a16      	ldr	r2, [pc, #88]	@ (800a760 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d004      	beq.n	800a714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a15      	ldr	r2, [pc, #84]	@ (800a764 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d10c      	bne.n	800a72e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a71a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	689b      	ldr	r3, [r3, #8]
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	4313      	orrs	r3, r2
 800a724:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68ba      	ldr	r2, [r7, #8]
 800a72c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2201      	movs	r2, #1
 800a732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2200      	movs	r2, #0
 800a73a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a73e:	2300      	movs	r3, #0
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr
 800a74c:	40010000 	.word	0x40010000
 800a750:	40010400 	.word	0x40010400
 800a754:	40000400 	.word	0x40000400
 800a758:	40000800 	.word	0x40000800
 800a75c:	40000c00 	.word	0x40000c00
 800a760:	40014000 	.word	0x40014000
 800a764:	40001800 	.word	0x40001800

0800a768 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a768:	b480      	push	{r7}
 800a76a:	b085      	sub	sp, #20
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a772:	2300      	movs	r3, #0
 800a774:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a77c:	2b01      	cmp	r3, #1
 800a77e:	d101      	bne.n	800a784 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a780:	2302      	movs	r3, #2
 800a782:	e065      	b.n	800a850 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2201      	movs	r2, #1
 800a788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	4313      	orrs	r3, r2
 800a798:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	691b      	ldr	r3, [r3, #16]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	695b      	ldr	r3, [r3, #20]
 800a7dc:	4313      	orrs	r3, r2
 800a7de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	699b      	ldr	r3, [r3, #24]
 800a7f8:	041b      	lsls	r3, r3, #16
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	4a16      	ldr	r2, [pc, #88]	@ (800a85c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d004      	beq.n	800a812 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4a14      	ldr	r2, [pc, #80]	@ (800a860 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a80e:	4293      	cmp	r3, r2
 800a810:	d115      	bne.n	800a83e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a81c:	051b      	lsls	r3, r3, #20
 800a81e:	4313      	orrs	r3, r2
 800a820:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	69db      	ldr	r3, [r3, #28]
 800a82c:	4313      	orrs	r3, r2
 800a82e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	6a1b      	ldr	r3, [r3, #32]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	68fa      	ldr	r2, [r7, #12]
 800a844:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a84e:	2300      	movs	r3, #0
}
 800a850:	4618      	mov	r0, r3
 800a852:	3714      	adds	r7, #20
 800a854:	46bd      	mov	sp, r7
 800a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85a:	4770      	bx	lr
 800a85c:	40010000 	.word	0x40010000
 800a860:	40010400 	.word	0x40010400

0800a864 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a864:	b480      	push	{r7}
 800a866:	b083      	sub	sp, #12
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a86c:	bf00      	nop
 800a86e:	370c      	adds	r7, #12
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d101      	bne.n	800a8b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e040      	b.n	800a934 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d106      	bne.n	800a8c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f7fa fffc 	bl	80058c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2224      	movs	r2, #36	@ 0x24
 800a8cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f022 0201 	bic.w	r2, r2, #1
 800a8dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 fbe6 	bl	800b0b0 <UART_SetConfig>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d101      	bne.n	800a8ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	e022      	b.n	800a934 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 fe3e 	bl	800b578 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	685a      	ldr	r2, [r3, #4]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a90a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	689a      	ldr	r2, [r3, #8]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a91a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f042 0201 	orr.w	r2, r2, #1
 800a92a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f000 fec5 	bl	800b6bc <UART_CheckIdleState>
 800a932:	4603      	mov	r3, r0
}
 800a934:	4618      	mov	r0, r3
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b08a      	sub	sp, #40	@ 0x28
 800a940:	af02      	add	r7, sp, #8
 800a942:	60f8      	str	r0, [r7, #12]
 800a944:	60b9      	str	r1, [r7, #8]
 800a946:	603b      	str	r3, [r7, #0]
 800a948:	4613      	mov	r3, r2
 800a94a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a950:	2b20      	cmp	r3, #32
 800a952:	d171      	bne.n	800aa38 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d002      	beq.n	800a960 <HAL_UART_Transmit+0x24>
 800a95a:	88fb      	ldrh	r3, [r7, #6]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a960:	2301      	movs	r3, #1
 800a962:	e06a      	b.n	800aa3a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2200      	movs	r2, #0
 800a968:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2221      	movs	r2, #33	@ 0x21
 800a970:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a972:	f7fb f887 	bl	8005a84 <HAL_GetTick>
 800a976:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	88fa      	ldrh	r2, [r7, #6]
 800a97c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	88fa      	ldrh	r2, [r7, #6]
 800a984:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a990:	d108      	bne.n	800a9a4 <HAL_UART_Transmit+0x68>
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	691b      	ldr	r3, [r3, #16]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d104      	bne.n	800a9a4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800a99a:	2300      	movs	r3, #0
 800a99c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	61bb      	str	r3, [r7, #24]
 800a9a2:	e003      	b.n	800a9ac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a9ac:	e02c      	b.n	800aa08 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	9300      	str	r3, [sp, #0]
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	2180      	movs	r1, #128	@ 0x80
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f000 feb6 	bl	800b72a <UART_WaitOnFlagUntilTimeout>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d001      	beq.n	800a9c8 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800a9c4:	2303      	movs	r3, #3
 800a9c6:	e038      	b.n	800aa3a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800a9c8:	69fb      	ldr	r3, [r7, #28]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d10b      	bne.n	800a9e6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a9ce:	69bb      	ldr	r3, [r7, #24]
 800a9d0:	881b      	ldrh	r3, [r3, #0]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a9dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a9de:	69bb      	ldr	r3, [r7, #24]
 800a9e0:	3302      	adds	r3, #2
 800a9e2:	61bb      	str	r3, [r7, #24]
 800a9e4:	e007      	b.n	800a9f6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a9e6:	69fb      	ldr	r3, [r7, #28]
 800a9e8:	781a      	ldrb	r2, [r3, #0]
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a9f0:	69fb      	ldr	r3, [r7, #28]
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	3b01      	subs	r3, #1
 800aa00:	b29a      	uxth	r2, r3
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1cc      	bne.n	800a9ae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	9300      	str	r3, [sp, #0]
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	2140      	movs	r1, #64	@ 0x40
 800aa1e:	68f8      	ldr	r0, [r7, #12]
 800aa20:	f000 fe83 	bl	800b72a <UART_WaitOnFlagUntilTimeout>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d001      	beq.n	800aa2e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e005      	b.n	800aa3a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2220      	movs	r2, #32
 800aa32:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800aa34:	2300      	movs	r3, #0
 800aa36:	e000      	b.n	800aa3a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800aa38:	2302      	movs	r3, #2
  }
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3720      	adds	r7, #32
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}

0800aa42 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa42:	b580      	push	{r7, lr}
 800aa44:	b08a      	sub	sp, #40	@ 0x28
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	60f8      	str	r0, [r7, #12]
 800aa4a:	60b9      	str	r1, [r7, #8]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa56:	2b20      	cmp	r3, #32
 800aa58:	d132      	bne.n	800aac0 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d002      	beq.n	800aa66 <HAL_UART_Receive_IT+0x24>
 800aa60:	88fb      	ldrh	r3, [r7, #6]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d101      	bne.n	800aa6a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800aa66:	2301      	movs	r3, #1
 800aa68:	e02b      	b.n	800aac2 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d018      	beq.n	800aab0 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	e853 3f00 	ldrex	r3, [r3]
 800aa8a:	613b      	str	r3, [r7, #16]
   return(result);
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aa92:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	461a      	mov	r2, r3
 800aa9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9c:	623b      	str	r3, [r7, #32]
 800aa9e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa0:	69f9      	ldr	r1, [r7, #28]
 800aaa2:	6a3a      	ldr	r2, [r7, #32]
 800aaa4:	e841 2300 	strex	r3, r2, [r1]
 800aaa8:	61bb      	str	r3, [r7, #24]
   return(result);
 800aaaa:	69bb      	ldr	r3, [r7, #24]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d1e6      	bne.n	800aa7e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aab0:	88fb      	ldrh	r3, [r7, #6]
 800aab2:	461a      	mov	r2, r3
 800aab4:	68b9      	ldr	r1, [r7, #8]
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	f000 fefe 	bl	800b8b8 <UART_Start_Receive_IT>
 800aabc:	4603      	mov	r3, r0
 800aabe:	e000      	b.n	800aac2 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800aac0:	2302      	movs	r3, #2
  }
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3728      	adds	r7, #40	@ 0x28
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
	...

0800aacc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b0ba      	sub	sp, #232	@ 0xe8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	69db      	ldr	r3, [r3, #28]
 800aada:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aaf2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aaf6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800aafa:	4013      	ands	r3, r2
 800aafc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ab00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d115      	bne.n	800ab34 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ab08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab0c:	f003 0320 	and.w	r3, r3, #32
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00f      	beq.n	800ab34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ab14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab18:	f003 0320 	and.w	r3, r3, #32
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d009      	beq.n	800ab34 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	f000 8297 	beq.w	800b058 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	4798      	blx	r3
      }
      return;
 800ab32:	e291      	b.n	800b058 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ab34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f000 8117 	beq.w	800ad6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ab3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab42:	f003 0301 	and.w	r3, r3, #1
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d106      	bne.n	800ab58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800ab4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ab4e:	4b85      	ldr	r3, [pc, #532]	@ (800ad64 <HAL_UART_IRQHandler+0x298>)
 800ab50:	4013      	ands	r3, r2
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	f000 810a 	beq.w	800ad6c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab5c:	f003 0301 	and.w	r3, r3, #1
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d011      	beq.n	800ab88 <HAL_UART_IRQHandler+0xbc>
 800ab64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d00b      	beq.n	800ab88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	2201      	movs	r2, #1
 800ab76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab7e:	f043 0201 	orr.w	r2, r3, #1
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab8c:	f003 0302 	and.w	r3, r3, #2
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d011      	beq.n	800abb8 <HAL_UART_IRQHandler+0xec>
 800ab94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab98:	f003 0301 	and.w	r3, r3, #1
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d00b      	beq.n	800abb8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	2202      	movs	r2, #2
 800aba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abae:	f043 0204 	orr.w	r2, r3, #4
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abbc:	f003 0304 	and.w	r3, r3, #4
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d011      	beq.n	800abe8 <HAL_UART_IRQHandler+0x11c>
 800abc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abc8:	f003 0301 	and.w	r3, r3, #1
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d00b      	beq.n	800abe8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2204      	movs	r2, #4
 800abd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abde:	f043 0202 	orr.w	r2, r3, #2
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800abe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abec:	f003 0308 	and.w	r3, r3, #8
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d017      	beq.n	800ac24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800abf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abf8:	f003 0320 	and.w	r3, r3, #32
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d105      	bne.n	800ac0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ac00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d00b      	beq.n	800ac24 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	2208      	movs	r2, #8
 800ac12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac1a:	f043 0208 	orr.w	r2, r3, #8
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ac24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d012      	beq.n	800ac56 <HAL_UART_IRQHandler+0x18a>
 800ac30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00c      	beq.n	800ac56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac4c:	f043 0220 	orr.w	r2, r3, #32
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f000 81fd 	beq.w	800b05c <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800ac62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac66:	f003 0320 	and.w	r3, r3, #32
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d00d      	beq.n	800ac8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ac6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac72:	f003 0320 	and.w	r3, r3, #32
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d007      	beq.n	800ac8a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d003      	beq.n	800ac8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac9e:	2b40      	cmp	r3, #64	@ 0x40
 800aca0:	d005      	beq.n	800acae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aca6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d04f      	beq.n	800ad4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 fec8 	bl	800ba44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	689b      	ldr	r3, [r3, #8]
 800acba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acbe:	2b40      	cmp	r3, #64	@ 0x40
 800acc0:	d141      	bne.n	800ad46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	3308      	adds	r3, #8
 800acc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800accc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800acd0:	e853 3f00 	ldrex	r3, [r3]
 800acd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800acd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800acdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ace0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	3308      	adds	r3, #8
 800acea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800acee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800acf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800acfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800acfe:	e841 2300 	strex	r3, r2, [r1]
 800ad02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ad06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d1d9      	bne.n	800acc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d013      	beq.n	800ad3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad1a:	4a13      	ldr	r2, [pc, #76]	@ (800ad68 <HAL_UART_IRQHandler+0x29c>)
 800ad1c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad22:	4618      	mov	r0, r3
 800ad24:	f7fb f85f 	bl	8005de6 <HAL_DMA_Abort_IT>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d017      	beq.n	800ad5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad34:	687a      	ldr	r2, [r7, #4]
 800ad36:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ad38:	4610      	mov	r0, r2
 800ad3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad3c:	e00f      	b.n	800ad5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 f9a0 	bl	800b084 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad44:	e00b      	b.n	800ad5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 f99c 	bl	800b084 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad4c:	e007      	b.n	800ad5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 f998 	bl	800b084 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2200      	movs	r2, #0
 800ad58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800ad5c:	e17e      	b.n	800b05c <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad5e:	bf00      	nop
    return;
 800ad60:	e17c      	b.n	800b05c <HAL_UART_IRQHandler+0x590>
 800ad62:	bf00      	nop
 800ad64:	04000120 	.word	0x04000120
 800ad68:	0800bb0d 	.word	0x0800bb0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	f040 814c 	bne.w	800b00e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ad76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad7a:	f003 0310 	and.w	r3, r3, #16
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 8145 	beq.w	800b00e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ad84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad88:	f003 0310 	and.w	r3, r3, #16
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	f000 813e 	beq.w	800b00e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2210      	movs	r2, #16
 800ad98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada4:	2b40      	cmp	r3, #64	@ 0x40
 800ada6:	f040 80b6 	bne.w	800af16 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800adb6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f000 8150 	beq.w	800b060 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800adc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800adca:	429a      	cmp	r2, r3
 800adcc:	f080 8148 	bcs.w	800b060 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800add6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adde:	69db      	ldr	r3, [r3, #28]
 800ade0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ade4:	f000 8086 	beq.w	800aef4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adf0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800adf4:	e853 3f00 	ldrex	r3, [r3]
 800adf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800adfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ae00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	461a      	mov	r2, r3
 800ae0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ae12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ae16:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ae1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ae22:	e841 2300 	strex	r3, r2, [r1]
 800ae26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ae2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1da      	bne.n	800ade8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	3308      	adds	r3, #8
 800ae38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae3c:	e853 3f00 	ldrex	r3, [r3]
 800ae40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ae42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae44:	f023 0301 	bic.w	r3, r3, #1
 800ae48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	3308      	adds	r3, #8
 800ae52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ae56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ae5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ae5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ae62:	e841 2300 	strex	r3, r2, [r1]
 800ae66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ae68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d1e1      	bne.n	800ae32 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	3308      	adds	r3, #8
 800ae74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae78:	e853 3f00 	ldrex	r3, [r3]
 800ae7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ae7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	3308      	adds	r3, #8
 800ae8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ae92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ae94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ae98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ae9a:	e841 2300 	strex	r3, r2, [r1]
 800ae9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aea0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1e3      	bne.n	800ae6e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2220      	movs	r2, #32
 800aeaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aebc:	e853 3f00 	ldrex	r3, [r3]
 800aec0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aec2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aec4:	f023 0310 	bic.w	r3, r3, #16
 800aec8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	461a      	mov	r2, r3
 800aed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aed6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aed8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aedc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aede:	e841 2300 	strex	r3, r2, [r1]
 800aee2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aee4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1e4      	bne.n	800aeb4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7fa ff09 	bl	8005d06 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2202      	movs	r2, #2
 800aef8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af06:	b29b      	uxth	r3, r3
 800af08:	1ad3      	subs	r3, r2, r3
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	4619      	mov	r1, r3
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 f8c2 	bl	800b098 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800af14:	e0a4      	b.n	800b060 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af22:	b29b      	uxth	r3, r3
 800af24:	1ad3      	subs	r3, r2, r3
 800af26:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af30:	b29b      	uxth	r3, r3
 800af32:	2b00      	cmp	r3, #0
 800af34:	f000 8096 	beq.w	800b064 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800af38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	f000 8091 	beq.w	800b064 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af4a:	e853 3f00 	ldrex	r3, [r3]
 800af4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	461a      	mov	r2, r3
 800af60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800af64:	647b      	str	r3, [r7, #68]	@ 0x44
 800af66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af6c:	e841 2300 	strex	r3, r2, [r1]
 800af70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af74:	2b00      	cmp	r3, #0
 800af76:	d1e4      	bne.n	800af42 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	3308      	adds	r3, #8
 800af7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af82:	e853 3f00 	ldrex	r3, [r3]
 800af86:	623b      	str	r3, [r7, #32]
   return(result);
 800af88:	6a3b      	ldr	r3, [r7, #32]
 800af8a:	f023 0301 	bic.w	r3, r3, #1
 800af8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	3308      	adds	r3, #8
 800af98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800af9c:	633a      	str	r2, [r7, #48]	@ 0x30
 800af9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afa4:	e841 2300 	strex	r3, r2, [r1]
 800afa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800afaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afac:	2b00      	cmp	r3, #0
 800afae:	d1e3      	bne.n	800af78 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2220      	movs	r2, #32
 800afb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2200      	movs	r2, #0
 800afbc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2200      	movs	r2, #0
 800afc2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	e853 3f00 	ldrex	r3, [r3]
 800afd0:	60fb      	str	r3, [r7, #12]
   return(result);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	f023 0310 	bic.w	r3, r3, #16
 800afd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	461a      	mov	r2, r3
 800afe2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800afe6:	61fb      	str	r3, [r7, #28]
 800afe8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afea:	69b9      	ldr	r1, [r7, #24]
 800afec:	69fa      	ldr	r2, [r7, #28]
 800afee:	e841 2300 	strex	r3, r2, [r1]
 800aff2:	617b      	str	r3, [r7, #20]
   return(result);
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d1e4      	bne.n	800afc4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2202      	movs	r2, #2
 800affe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b000:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b004:	4619      	mov	r1, r3
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f000 f846 	bl	800b098 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b00c:	e02a      	b.n	800b064 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b00e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b016:	2b00      	cmp	r3, #0
 800b018:	d00e      	beq.n	800b038 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b01a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b01e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b022:	2b00      	cmp	r3, #0
 800b024:	d008      	beq.n	800b038 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d01c      	beq.n	800b068 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	4798      	blx	r3
    }
    return;
 800b036:	e017      	b.n	800b068 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b03c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b040:	2b00      	cmp	r3, #0
 800b042:	d012      	beq.n	800b06a <HAL_UART_IRQHandler+0x59e>
 800b044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d00c      	beq.n	800b06a <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 fd71 	bl	800bb38 <UART_EndTransmit_IT>
    return;
 800b056:	e008      	b.n	800b06a <HAL_UART_IRQHandler+0x59e>
      return;
 800b058:	bf00      	nop
 800b05a:	e006      	b.n	800b06a <HAL_UART_IRQHandler+0x59e>
    return;
 800b05c:	bf00      	nop
 800b05e:	e004      	b.n	800b06a <HAL_UART_IRQHandler+0x59e>
      return;
 800b060:	bf00      	nop
 800b062:	e002      	b.n	800b06a <HAL_UART_IRQHandler+0x59e>
      return;
 800b064:	bf00      	nop
 800b066:	e000      	b.n	800b06a <HAL_UART_IRQHandler+0x59e>
    return;
 800b068:	bf00      	nop
  }

}
 800b06a:	37e8      	adds	r7, #232	@ 0xe8
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b070:	b480      	push	{r7}
 800b072:	b083      	sub	sp, #12
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b078:	bf00      	nop
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b08c:	bf00      	nop
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b0a4:	bf00      	nop
 800b0a6:	370c      	adds	r7, #12
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b088      	sub	sp, #32
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	689a      	ldr	r2, [r3, #8]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	691b      	ldr	r3, [r3, #16]
 800b0c4:	431a      	orrs	r2, r3
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	695b      	ldr	r3, [r3, #20]
 800b0ca:	431a      	orrs	r2, r3
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	69db      	ldr	r3, [r3, #28]
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	4ba6      	ldr	r3, [pc, #664]	@ (800b374 <UART_SetConfig+0x2c4>)
 800b0dc:	4013      	ands	r3, r2
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	6812      	ldr	r2, [r2, #0]
 800b0e2:	6979      	ldr	r1, [r7, #20]
 800b0e4:	430b      	orrs	r3, r1
 800b0e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	685b      	ldr	r3, [r3, #4]
 800b0ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	68da      	ldr	r2, [r3, #12]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	430a      	orrs	r2, r1
 800b0fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	699b      	ldr	r3, [r3, #24]
 800b102:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6a1b      	ldr	r3, [r3, #32]
 800b108:	697a      	ldr	r2, [r7, #20]
 800b10a:	4313      	orrs	r3, r2
 800b10c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	689b      	ldr	r3, [r3, #8]
 800b114:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	697a      	ldr	r2, [r7, #20]
 800b11e:	430a      	orrs	r2, r1
 800b120:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	4a94      	ldr	r2, [pc, #592]	@ (800b378 <UART_SetConfig+0x2c8>)
 800b128:	4293      	cmp	r3, r2
 800b12a:	d120      	bne.n	800b16e <UART_SetConfig+0xbe>
 800b12c:	4b93      	ldr	r3, [pc, #588]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b12e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b132:	f003 0303 	and.w	r3, r3, #3
 800b136:	2b03      	cmp	r3, #3
 800b138:	d816      	bhi.n	800b168 <UART_SetConfig+0xb8>
 800b13a:	a201      	add	r2, pc, #4	@ (adr r2, 800b140 <UART_SetConfig+0x90>)
 800b13c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b140:	0800b151 	.word	0x0800b151
 800b144:	0800b15d 	.word	0x0800b15d
 800b148:	0800b157 	.word	0x0800b157
 800b14c:	0800b163 	.word	0x0800b163
 800b150:	2301      	movs	r3, #1
 800b152:	77fb      	strb	r3, [r7, #31]
 800b154:	e150      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b156:	2302      	movs	r3, #2
 800b158:	77fb      	strb	r3, [r7, #31]
 800b15a:	e14d      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b15c:	2304      	movs	r3, #4
 800b15e:	77fb      	strb	r3, [r7, #31]
 800b160:	e14a      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b162:	2308      	movs	r3, #8
 800b164:	77fb      	strb	r3, [r7, #31]
 800b166:	e147      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b168:	2310      	movs	r3, #16
 800b16a:	77fb      	strb	r3, [r7, #31]
 800b16c:	e144      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	4a83      	ldr	r2, [pc, #524]	@ (800b380 <UART_SetConfig+0x2d0>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d132      	bne.n	800b1de <UART_SetConfig+0x12e>
 800b178:	4b80      	ldr	r3, [pc, #512]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b17a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b17e:	f003 030c 	and.w	r3, r3, #12
 800b182:	2b0c      	cmp	r3, #12
 800b184:	d828      	bhi.n	800b1d8 <UART_SetConfig+0x128>
 800b186:	a201      	add	r2, pc, #4	@ (adr r2, 800b18c <UART_SetConfig+0xdc>)
 800b188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b18c:	0800b1c1 	.word	0x0800b1c1
 800b190:	0800b1d9 	.word	0x0800b1d9
 800b194:	0800b1d9 	.word	0x0800b1d9
 800b198:	0800b1d9 	.word	0x0800b1d9
 800b19c:	0800b1cd 	.word	0x0800b1cd
 800b1a0:	0800b1d9 	.word	0x0800b1d9
 800b1a4:	0800b1d9 	.word	0x0800b1d9
 800b1a8:	0800b1d9 	.word	0x0800b1d9
 800b1ac:	0800b1c7 	.word	0x0800b1c7
 800b1b0:	0800b1d9 	.word	0x0800b1d9
 800b1b4:	0800b1d9 	.word	0x0800b1d9
 800b1b8:	0800b1d9 	.word	0x0800b1d9
 800b1bc:	0800b1d3 	.word	0x0800b1d3
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	77fb      	strb	r3, [r7, #31]
 800b1c4:	e118      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b1c6:	2302      	movs	r3, #2
 800b1c8:	77fb      	strb	r3, [r7, #31]
 800b1ca:	e115      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b1cc:	2304      	movs	r3, #4
 800b1ce:	77fb      	strb	r3, [r7, #31]
 800b1d0:	e112      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b1d2:	2308      	movs	r3, #8
 800b1d4:	77fb      	strb	r3, [r7, #31]
 800b1d6:	e10f      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b1d8:	2310      	movs	r3, #16
 800b1da:	77fb      	strb	r3, [r7, #31]
 800b1dc:	e10c      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a68      	ldr	r2, [pc, #416]	@ (800b384 <UART_SetConfig+0x2d4>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d120      	bne.n	800b22a <UART_SetConfig+0x17a>
 800b1e8:	4b64      	ldr	r3, [pc, #400]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1ee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b1f2:	2b30      	cmp	r3, #48	@ 0x30
 800b1f4:	d013      	beq.n	800b21e <UART_SetConfig+0x16e>
 800b1f6:	2b30      	cmp	r3, #48	@ 0x30
 800b1f8:	d814      	bhi.n	800b224 <UART_SetConfig+0x174>
 800b1fa:	2b20      	cmp	r3, #32
 800b1fc:	d009      	beq.n	800b212 <UART_SetConfig+0x162>
 800b1fe:	2b20      	cmp	r3, #32
 800b200:	d810      	bhi.n	800b224 <UART_SetConfig+0x174>
 800b202:	2b00      	cmp	r3, #0
 800b204:	d002      	beq.n	800b20c <UART_SetConfig+0x15c>
 800b206:	2b10      	cmp	r3, #16
 800b208:	d006      	beq.n	800b218 <UART_SetConfig+0x168>
 800b20a:	e00b      	b.n	800b224 <UART_SetConfig+0x174>
 800b20c:	2300      	movs	r3, #0
 800b20e:	77fb      	strb	r3, [r7, #31]
 800b210:	e0f2      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b212:	2302      	movs	r3, #2
 800b214:	77fb      	strb	r3, [r7, #31]
 800b216:	e0ef      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b218:	2304      	movs	r3, #4
 800b21a:	77fb      	strb	r3, [r7, #31]
 800b21c:	e0ec      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b21e:	2308      	movs	r3, #8
 800b220:	77fb      	strb	r3, [r7, #31]
 800b222:	e0e9      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b224:	2310      	movs	r3, #16
 800b226:	77fb      	strb	r3, [r7, #31]
 800b228:	e0e6      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	4a56      	ldr	r2, [pc, #344]	@ (800b388 <UART_SetConfig+0x2d8>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d120      	bne.n	800b276 <UART_SetConfig+0x1c6>
 800b234:	4b51      	ldr	r3, [pc, #324]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b23a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b23e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b240:	d013      	beq.n	800b26a <UART_SetConfig+0x1ba>
 800b242:	2bc0      	cmp	r3, #192	@ 0xc0
 800b244:	d814      	bhi.n	800b270 <UART_SetConfig+0x1c0>
 800b246:	2b80      	cmp	r3, #128	@ 0x80
 800b248:	d009      	beq.n	800b25e <UART_SetConfig+0x1ae>
 800b24a:	2b80      	cmp	r3, #128	@ 0x80
 800b24c:	d810      	bhi.n	800b270 <UART_SetConfig+0x1c0>
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d002      	beq.n	800b258 <UART_SetConfig+0x1a8>
 800b252:	2b40      	cmp	r3, #64	@ 0x40
 800b254:	d006      	beq.n	800b264 <UART_SetConfig+0x1b4>
 800b256:	e00b      	b.n	800b270 <UART_SetConfig+0x1c0>
 800b258:	2300      	movs	r3, #0
 800b25a:	77fb      	strb	r3, [r7, #31]
 800b25c:	e0cc      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b25e:	2302      	movs	r3, #2
 800b260:	77fb      	strb	r3, [r7, #31]
 800b262:	e0c9      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b264:	2304      	movs	r3, #4
 800b266:	77fb      	strb	r3, [r7, #31]
 800b268:	e0c6      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b26a:	2308      	movs	r3, #8
 800b26c:	77fb      	strb	r3, [r7, #31]
 800b26e:	e0c3      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b270:	2310      	movs	r3, #16
 800b272:	77fb      	strb	r3, [r7, #31]
 800b274:	e0c0      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4a44      	ldr	r2, [pc, #272]	@ (800b38c <UART_SetConfig+0x2dc>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d125      	bne.n	800b2cc <UART_SetConfig+0x21c>
 800b280:	4b3e      	ldr	r3, [pc, #248]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b28a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b28e:	d017      	beq.n	800b2c0 <UART_SetConfig+0x210>
 800b290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b294:	d817      	bhi.n	800b2c6 <UART_SetConfig+0x216>
 800b296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b29a:	d00b      	beq.n	800b2b4 <UART_SetConfig+0x204>
 800b29c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b2a0:	d811      	bhi.n	800b2c6 <UART_SetConfig+0x216>
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d003      	beq.n	800b2ae <UART_SetConfig+0x1fe>
 800b2a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2aa:	d006      	beq.n	800b2ba <UART_SetConfig+0x20a>
 800b2ac:	e00b      	b.n	800b2c6 <UART_SetConfig+0x216>
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	77fb      	strb	r3, [r7, #31]
 800b2b2:	e0a1      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	77fb      	strb	r3, [r7, #31]
 800b2b8:	e09e      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b2ba:	2304      	movs	r3, #4
 800b2bc:	77fb      	strb	r3, [r7, #31]
 800b2be:	e09b      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b2c0:	2308      	movs	r3, #8
 800b2c2:	77fb      	strb	r3, [r7, #31]
 800b2c4:	e098      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b2c6:	2310      	movs	r3, #16
 800b2c8:	77fb      	strb	r3, [r7, #31]
 800b2ca:	e095      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a2f      	ldr	r2, [pc, #188]	@ (800b390 <UART_SetConfig+0x2e0>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d125      	bne.n	800b322 <UART_SetConfig+0x272>
 800b2d6:	4b29      	ldr	r3, [pc, #164]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b2d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b2e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b2e4:	d017      	beq.n	800b316 <UART_SetConfig+0x266>
 800b2e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b2ea:	d817      	bhi.n	800b31c <UART_SetConfig+0x26c>
 800b2ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b2f0:	d00b      	beq.n	800b30a <UART_SetConfig+0x25a>
 800b2f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b2f6:	d811      	bhi.n	800b31c <UART_SetConfig+0x26c>
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d003      	beq.n	800b304 <UART_SetConfig+0x254>
 800b2fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b300:	d006      	beq.n	800b310 <UART_SetConfig+0x260>
 800b302:	e00b      	b.n	800b31c <UART_SetConfig+0x26c>
 800b304:	2301      	movs	r3, #1
 800b306:	77fb      	strb	r3, [r7, #31]
 800b308:	e076      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b30a:	2302      	movs	r3, #2
 800b30c:	77fb      	strb	r3, [r7, #31]
 800b30e:	e073      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b310:	2304      	movs	r3, #4
 800b312:	77fb      	strb	r3, [r7, #31]
 800b314:	e070      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b316:	2308      	movs	r3, #8
 800b318:	77fb      	strb	r3, [r7, #31]
 800b31a:	e06d      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b31c:	2310      	movs	r3, #16
 800b31e:	77fb      	strb	r3, [r7, #31]
 800b320:	e06a      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	4a1b      	ldr	r2, [pc, #108]	@ (800b394 <UART_SetConfig+0x2e4>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d138      	bne.n	800b39e <UART_SetConfig+0x2ee>
 800b32c:	4b13      	ldr	r3, [pc, #76]	@ (800b37c <UART_SetConfig+0x2cc>)
 800b32e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b332:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b336:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b33a:	d017      	beq.n	800b36c <UART_SetConfig+0x2bc>
 800b33c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b340:	d82a      	bhi.n	800b398 <UART_SetConfig+0x2e8>
 800b342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b346:	d00b      	beq.n	800b360 <UART_SetConfig+0x2b0>
 800b348:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b34c:	d824      	bhi.n	800b398 <UART_SetConfig+0x2e8>
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d003      	beq.n	800b35a <UART_SetConfig+0x2aa>
 800b352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b356:	d006      	beq.n	800b366 <UART_SetConfig+0x2b6>
 800b358:	e01e      	b.n	800b398 <UART_SetConfig+0x2e8>
 800b35a:	2300      	movs	r3, #0
 800b35c:	77fb      	strb	r3, [r7, #31]
 800b35e:	e04b      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b360:	2302      	movs	r3, #2
 800b362:	77fb      	strb	r3, [r7, #31]
 800b364:	e048      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b366:	2304      	movs	r3, #4
 800b368:	77fb      	strb	r3, [r7, #31]
 800b36a:	e045      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b36c:	2308      	movs	r3, #8
 800b36e:	77fb      	strb	r3, [r7, #31]
 800b370:	e042      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b372:	bf00      	nop
 800b374:	efff69f3 	.word	0xefff69f3
 800b378:	40011000 	.word	0x40011000
 800b37c:	40023800 	.word	0x40023800
 800b380:	40004400 	.word	0x40004400
 800b384:	40004800 	.word	0x40004800
 800b388:	40004c00 	.word	0x40004c00
 800b38c:	40005000 	.word	0x40005000
 800b390:	40011400 	.word	0x40011400
 800b394:	40007800 	.word	0x40007800
 800b398:	2310      	movs	r3, #16
 800b39a:	77fb      	strb	r3, [r7, #31]
 800b39c:	e02c      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	4a72      	ldr	r2, [pc, #456]	@ (800b56c <UART_SetConfig+0x4bc>)
 800b3a4:	4293      	cmp	r3, r2
 800b3a6:	d125      	bne.n	800b3f4 <UART_SetConfig+0x344>
 800b3a8:	4b71      	ldr	r3, [pc, #452]	@ (800b570 <UART_SetConfig+0x4c0>)
 800b3aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3ae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b3b2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b3b6:	d017      	beq.n	800b3e8 <UART_SetConfig+0x338>
 800b3b8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b3bc:	d817      	bhi.n	800b3ee <UART_SetConfig+0x33e>
 800b3be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3c2:	d00b      	beq.n	800b3dc <UART_SetConfig+0x32c>
 800b3c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3c8:	d811      	bhi.n	800b3ee <UART_SetConfig+0x33e>
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d003      	beq.n	800b3d6 <UART_SetConfig+0x326>
 800b3ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b3d2:	d006      	beq.n	800b3e2 <UART_SetConfig+0x332>
 800b3d4:	e00b      	b.n	800b3ee <UART_SetConfig+0x33e>
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	77fb      	strb	r3, [r7, #31]
 800b3da:	e00d      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b3dc:	2302      	movs	r3, #2
 800b3de:	77fb      	strb	r3, [r7, #31]
 800b3e0:	e00a      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b3e2:	2304      	movs	r3, #4
 800b3e4:	77fb      	strb	r3, [r7, #31]
 800b3e6:	e007      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b3e8:	2308      	movs	r3, #8
 800b3ea:	77fb      	strb	r3, [r7, #31]
 800b3ec:	e004      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b3ee:	2310      	movs	r3, #16
 800b3f0:	77fb      	strb	r3, [r7, #31]
 800b3f2:	e001      	b.n	800b3f8 <UART_SetConfig+0x348>
 800b3f4:	2310      	movs	r3, #16
 800b3f6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	69db      	ldr	r3, [r3, #28]
 800b3fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b400:	d15b      	bne.n	800b4ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b402:	7ffb      	ldrb	r3, [r7, #31]
 800b404:	2b08      	cmp	r3, #8
 800b406:	d828      	bhi.n	800b45a <UART_SetConfig+0x3aa>
 800b408:	a201      	add	r2, pc, #4	@ (adr r2, 800b410 <UART_SetConfig+0x360>)
 800b40a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b40e:	bf00      	nop
 800b410:	0800b435 	.word	0x0800b435
 800b414:	0800b43d 	.word	0x0800b43d
 800b418:	0800b445 	.word	0x0800b445
 800b41c:	0800b45b 	.word	0x0800b45b
 800b420:	0800b44b 	.word	0x0800b44b
 800b424:	0800b45b 	.word	0x0800b45b
 800b428:	0800b45b 	.word	0x0800b45b
 800b42c:	0800b45b 	.word	0x0800b45b
 800b430:	0800b453 	.word	0x0800b453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b434:	f7fc fac0 	bl	80079b8 <HAL_RCC_GetPCLK1Freq>
 800b438:	61b8      	str	r0, [r7, #24]
        break;
 800b43a:	e013      	b.n	800b464 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b43c:	f7fc fad0 	bl	80079e0 <HAL_RCC_GetPCLK2Freq>
 800b440:	61b8      	str	r0, [r7, #24]
        break;
 800b442:	e00f      	b.n	800b464 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b444:	4b4b      	ldr	r3, [pc, #300]	@ (800b574 <UART_SetConfig+0x4c4>)
 800b446:	61bb      	str	r3, [r7, #24]
        break;
 800b448:	e00c      	b.n	800b464 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b44a:	f7fc f9a3 	bl	8007794 <HAL_RCC_GetSysClockFreq>
 800b44e:	61b8      	str	r0, [r7, #24]
        break;
 800b450:	e008      	b.n	800b464 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b456:	61bb      	str	r3, [r7, #24]
        break;
 800b458:	e004      	b.n	800b464 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b45a:	2300      	movs	r3, #0
 800b45c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b45e:	2301      	movs	r3, #1
 800b460:	77bb      	strb	r3, [r7, #30]
        break;
 800b462:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b464:	69bb      	ldr	r3, [r7, #24]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d074      	beq.n	800b554 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b46a:	69bb      	ldr	r3, [r7, #24]
 800b46c:	005a      	lsls	r2, r3, #1
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	085b      	lsrs	r3, r3, #1
 800b474:	441a      	add	r2, r3
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b47e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	2b0f      	cmp	r3, #15
 800b484:	d916      	bls.n	800b4b4 <UART_SetConfig+0x404>
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b48c:	d212      	bcs.n	800b4b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b48e:	693b      	ldr	r3, [r7, #16]
 800b490:	b29b      	uxth	r3, r3
 800b492:	f023 030f 	bic.w	r3, r3, #15
 800b496:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	085b      	lsrs	r3, r3, #1
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	f003 0307 	and.w	r3, r3, #7
 800b4a2:	b29a      	uxth	r2, r3
 800b4a4:	89fb      	ldrh	r3, [r7, #14]
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	89fa      	ldrh	r2, [r7, #14]
 800b4b0:	60da      	str	r2, [r3, #12]
 800b4b2:	e04f      	b.n	800b554 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	77bb      	strb	r3, [r7, #30]
 800b4b8:	e04c      	b.n	800b554 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b4ba:	7ffb      	ldrb	r3, [r7, #31]
 800b4bc:	2b08      	cmp	r3, #8
 800b4be:	d828      	bhi.n	800b512 <UART_SetConfig+0x462>
 800b4c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b4c8 <UART_SetConfig+0x418>)
 800b4c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4c6:	bf00      	nop
 800b4c8:	0800b4ed 	.word	0x0800b4ed
 800b4cc:	0800b4f5 	.word	0x0800b4f5
 800b4d0:	0800b4fd 	.word	0x0800b4fd
 800b4d4:	0800b513 	.word	0x0800b513
 800b4d8:	0800b503 	.word	0x0800b503
 800b4dc:	0800b513 	.word	0x0800b513
 800b4e0:	0800b513 	.word	0x0800b513
 800b4e4:	0800b513 	.word	0x0800b513
 800b4e8:	0800b50b 	.word	0x0800b50b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b4ec:	f7fc fa64 	bl	80079b8 <HAL_RCC_GetPCLK1Freq>
 800b4f0:	61b8      	str	r0, [r7, #24]
        break;
 800b4f2:	e013      	b.n	800b51c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b4f4:	f7fc fa74 	bl	80079e0 <HAL_RCC_GetPCLK2Freq>
 800b4f8:	61b8      	str	r0, [r7, #24]
        break;
 800b4fa:	e00f      	b.n	800b51c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b4fc:	4b1d      	ldr	r3, [pc, #116]	@ (800b574 <UART_SetConfig+0x4c4>)
 800b4fe:	61bb      	str	r3, [r7, #24]
        break;
 800b500:	e00c      	b.n	800b51c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b502:	f7fc f947 	bl	8007794 <HAL_RCC_GetSysClockFreq>
 800b506:	61b8      	str	r0, [r7, #24]
        break;
 800b508:	e008      	b.n	800b51c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b50a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b50e:	61bb      	str	r3, [r7, #24]
        break;
 800b510:	e004      	b.n	800b51c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b512:	2300      	movs	r3, #0
 800b514:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b516:	2301      	movs	r3, #1
 800b518:	77bb      	strb	r3, [r7, #30]
        break;
 800b51a:	bf00      	nop
    }

    if (pclk != 0U)
 800b51c:	69bb      	ldr	r3, [r7, #24]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d018      	beq.n	800b554 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	085a      	lsrs	r2, r3, #1
 800b528:	69bb      	ldr	r3, [r7, #24]
 800b52a:	441a      	add	r2, r3
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	685b      	ldr	r3, [r3, #4]
 800b530:	fbb2 f3f3 	udiv	r3, r2, r3
 800b534:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	2b0f      	cmp	r3, #15
 800b53a:	d909      	bls.n	800b550 <UART_SetConfig+0x4a0>
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b542:	d205      	bcs.n	800b550 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	b29a      	uxth	r2, r3
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	60da      	str	r2, [r3, #12]
 800b54e:	e001      	b.n	800b554 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b550:	2301      	movs	r3, #1
 800b552:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2200      	movs	r2, #0
 800b558:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2200      	movs	r2, #0
 800b55e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b560:	7fbb      	ldrb	r3, [r7, #30]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3720      	adds	r7, #32
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	40007c00 	.word	0x40007c00
 800b570:	40023800 	.word	0x40023800
 800b574:	00f42400 	.word	0x00f42400

0800b578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b578:	b480      	push	{r7}
 800b57a:	b083      	sub	sp, #12
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b584:	f003 0301 	and.w	r3, r3, #1
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d00a      	beq.n	800b5a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	430a      	orrs	r2, r1
 800b5a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5a6:	f003 0302 	and.w	r3, r3, #2
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00a      	beq.n	800b5c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	430a      	orrs	r2, r1
 800b5c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5c8:	f003 0304 	and.w	r3, r3, #4
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d00a      	beq.n	800b5e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	430a      	orrs	r2, r1
 800b5e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ea:	f003 0308 	and.w	r3, r3, #8
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d00a      	beq.n	800b608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	430a      	orrs	r2, r1
 800b606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b60c:	f003 0310 	and.w	r3, r3, #16
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00a      	beq.n	800b62a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	689b      	ldr	r3, [r3, #8]
 800b61a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	430a      	orrs	r2, r1
 800b628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b62e:	f003 0320 	and.w	r3, r3, #32
 800b632:	2b00      	cmp	r3, #0
 800b634:	d00a      	beq.n	800b64c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	689b      	ldr	r3, [r3, #8]
 800b63c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	430a      	orrs	r2, r1
 800b64a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b654:	2b00      	cmp	r3, #0
 800b656:	d01a      	beq.n	800b68e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	430a      	orrs	r2, r1
 800b66c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b676:	d10a      	bne.n	800b68e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	430a      	orrs	r2, r1
 800b68c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b696:	2b00      	cmp	r3, #0
 800b698:	d00a      	beq.n	800b6b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	430a      	orrs	r2, r1
 800b6ae:	605a      	str	r2, [r3, #4]
  }
}
 800b6b0:	bf00      	nop
 800b6b2:	370c      	adds	r7, #12
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b086      	sub	sp, #24
 800b6c0:	af02      	add	r7, sp, #8
 800b6c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b6cc:	f7fa f9da 	bl	8005a84 <HAL_GetTick>
 800b6d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	f003 0308 	and.w	r3, r3, #8
 800b6dc:	2b08      	cmp	r3, #8
 800b6de:	d10e      	bne.n	800b6fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b6e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b6e4:	9300      	str	r3, [sp, #0]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 f81b 	bl	800b72a <UART_WaitOnFlagUntilTimeout>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d001      	beq.n	800b6fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6fa:	2303      	movs	r3, #3
 800b6fc:	e011      	b.n	800b722 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2220      	movs	r2, #32
 800b702:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2220      	movs	r2, #32
 800b708:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2200      	movs	r2, #0
 800b716:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b09c      	sub	sp, #112	@ 0x70
 800b72e:	af00      	add	r7, sp, #0
 800b730:	60f8      	str	r0, [r7, #12]
 800b732:	60b9      	str	r1, [r7, #8]
 800b734:	603b      	str	r3, [r7, #0]
 800b736:	4613      	mov	r3, r2
 800b738:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b73a:	e0a7      	b.n	800b88c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b73c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b742:	f000 80a3 	beq.w	800b88c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b746:	f7fa f99d 	bl	8005a84 <HAL_GetTick>
 800b74a:	4602      	mov	r2, r0
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	1ad3      	subs	r3, r2, r3
 800b750:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b752:	429a      	cmp	r2, r3
 800b754:	d302      	bcc.n	800b75c <UART_WaitOnFlagUntilTimeout+0x32>
 800b756:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d13f      	bne.n	800b7dc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b764:	e853 3f00 	ldrex	r3, [r3]
 800b768:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b76a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b76c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b770:	667b      	str	r3, [r7, #100]	@ 0x64
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	461a      	mov	r2, r3
 800b778:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b77a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b77c:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b77e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b780:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b782:	e841 2300 	strex	r3, r2, [r1]
 800b786:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b788:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d1e6      	bne.n	800b75c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	3308      	adds	r3, #8
 800b794:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b798:	e853 3f00 	ldrex	r3, [r3]
 800b79c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b79e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7a0:	f023 0301 	bic.w	r3, r3, #1
 800b7a4:	663b      	str	r3, [r7, #96]	@ 0x60
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	3308      	adds	r3, #8
 800b7ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b7ae:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b7b0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b7b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7b6:	e841 2300 	strex	r3, r2, [r1]
 800b7ba:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b7bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d1e5      	bne.n	800b78e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2220      	movs	r2, #32
 800b7c6:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2220      	movs	r2, #32
 800b7cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	e068      	b.n	800b8ae <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f003 0304 	and.w	r3, r3, #4
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d050      	beq.n	800b88c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	69db      	ldr	r3, [r3, #28]
 800b7f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7f8:	d148      	bne.n	800b88c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b802:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80c:	e853 3f00 	ldrex	r3, [r3]
 800b810:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b814:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b818:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	461a      	mov	r2, r3
 800b820:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b822:	637b      	str	r3, [r7, #52]	@ 0x34
 800b824:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b826:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b828:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b82a:	e841 2300 	strex	r3, r2, [r1]
 800b82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b832:	2b00      	cmp	r3, #0
 800b834:	d1e6      	bne.n	800b804 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	3308      	adds	r3, #8
 800b83c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	e853 3f00 	ldrex	r3, [r3]
 800b844:	613b      	str	r3, [r7, #16]
   return(result);
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	f023 0301 	bic.w	r3, r3, #1
 800b84c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	3308      	adds	r3, #8
 800b854:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b856:	623a      	str	r2, [r7, #32]
 800b858:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b85a:	69f9      	ldr	r1, [r7, #28]
 800b85c:	6a3a      	ldr	r2, [r7, #32]
 800b85e:	e841 2300 	strex	r3, r2, [r1]
 800b862:	61bb      	str	r3, [r7, #24]
   return(result);
 800b864:	69bb      	ldr	r3, [r7, #24]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1e5      	bne.n	800b836 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2220      	movs	r2, #32
 800b86e:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2220      	movs	r2, #32
 800b874:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2220      	movs	r2, #32
 800b87c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	2200      	movs	r2, #0
 800b884:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b888:	2303      	movs	r3, #3
 800b88a:	e010      	b.n	800b8ae <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	69da      	ldr	r2, [r3, #28]
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	4013      	ands	r3, r2
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	429a      	cmp	r2, r3
 800b89a:	bf0c      	ite	eq
 800b89c:	2301      	moveq	r3, #1
 800b89e:	2300      	movne	r3, #0
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	79fb      	ldrb	r3, [r7, #7]
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	f43f af48 	beq.w	800b73c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3770      	adds	r7, #112	@ 0x70
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
	...

0800b8b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b097      	sub	sp, #92	@ 0x5c
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	4613      	mov	r3, r2
 800b8c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	88fa      	ldrh	r2, [r7, #6]
 800b8d0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	88fa      	ldrh	r2, [r7, #6]
 800b8d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	689b      	ldr	r3, [r3, #8]
 800b8e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8ea:	d10e      	bne.n	800b90a <UART_Start_Receive_IT+0x52>
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	691b      	ldr	r3, [r3, #16]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d105      	bne.n	800b900 <UART_Start_Receive_IT+0x48>
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b8fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b8fe:	e02d      	b.n	800b95c <UART_Start_Receive_IT+0xa4>
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	22ff      	movs	r2, #255	@ 0xff
 800b904:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b908:	e028      	b.n	800b95c <UART_Start_Receive_IT+0xa4>
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	689b      	ldr	r3, [r3, #8]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10d      	bne.n	800b92e <UART_Start_Receive_IT+0x76>
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	691b      	ldr	r3, [r3, #16]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d104      	bne.n	800b924 <UART_Start_Receive_IT+0x6c>
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	22ff      	movs	r2, #255	@ 0xff
 800b91e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b922:	e01b      	b.n	800b95c <UART_Start_Receive_IT+0xa4>
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	227f      	movs	r2, #127	@ 0x7f
 800b928:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b92c:	e016      	b.n	800b95c <UART_Start_Receive_IT+0xa4>
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	689b      	ldr	r3, [r3, #8]
 800b932:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b936:	d10d      	bne.n	800b954 <UART_Start_Receive_IT+0x9c>
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	691b      	ldr	r3, [r3, #16]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d104      	bne.n	800b94a <UART_Start_Receive_IT+0x92>
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	227f      	movs	r2, #127	@ 0x7f
 800b944:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b948:	e008      	b.n	800b95c <UART_Start_Receive_IT+0xa4>
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	223f      	movs	r2, #63	@ 0x3f
 800b94e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b952:	e003      	b.n	800b95c <UART_Start_Receive_IT+0xa4>
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2200      	movs	r2, #0
 800b958:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2222      	movs	r2, #34	@ 0x22
 800b968:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	3308      	adds	r3, #8
 800b972:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b976:	e853 3f00 	ldrex	r3, [r3]
 800b97a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b97c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b97e:	f043 0301 	orr.w	r3, r3, #1
 800b982:	657b      	str	r3, [r7, #84]	@ 0x54
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	3308      	adds	r3, #8
 800b98a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b98c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b98e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b990:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b992:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b994:	e841 2300 	strex	r3, r2, [r1]
 800b998:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b99a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d1e5      	bne.n	800b96c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	689b      	ldr	r3, [r3, #8]
 800b9a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9a8:	d107      	bne.n	800b9ba <UART_Start_Receive_IT+0x102>
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	691b      	ldr	r3, [r3, #16]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d103      	bne.n	800b9ba <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	4a21      	ldr	r2, [pc, #132]	@ (800ba3c <UART_Start_Receive_IT+0x184>)
 800b9b6:	669a      	str	r2, [r3, #104]	@ 0x68
 800b9b8:	e002      	b.n	800b9c0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	4a20      	ldr	r2, [pc, #128]	@ (800ba40 <UART_Start_Receive_IT+0x188>)
 800b9be:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	691b      	ldr	r3, [r3, #16]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d019      	beq.n	800b9fc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d0:	e853 3f00 	ldrex	r3, [r3]
 800b9d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b9d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b9dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	461a      	mov	r2, r3
 800b9e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9e8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b9ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b9ee:	e841 2300 	strex	r3, r2, [r1]
 800b9f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d1e6      	bne.n	800b9c8 <UART_Start_Receive_IT+0x110>
 800b9fa:	e018      	b.n	800ba2e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	e853 3f00 	ldrex	r3, [r3]
 800ba08:	613b      	str	r3, [r7, #16]
   return(result);
 800ba0a:	693b      	ldr	r3, [r7, #16]
 800ba0c:	f043 0320 	orr.w	r3, r3, #32
 800ba10:	653b      	str	r3, [r7, #80]	@ 0x50
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	461a      	mov	r2, r3
 800ba18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba1a:	623b      	str	r3, [r7, #32]
 800ba1c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba1e:	69f9      	ldr	r1, [r7, #28]
 800ba20:	6a3a      	ldr	r2, [r7, #32]
 800ba22:	e841 2300 	strex	r3, r2, [r1]
 800ba26:	61bb      	str	r3, [r7, #24]
   return(result);
 800ba28:	69bb      	ldr	r3, [r7, #24]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d1e6      	bne.n	800b9fc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800ba2e:	2300      	movs	r3, #0
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	375c      	adds	r7, #92	@ 0x5c
 800ba34:	46bd      	mov	sp, r7
 800ba36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3a:	4770      	bx	lr
 800ba3c:	0800bcf3 	.word	0x0800bcf3
 800ba40:	0800bb8d 	.word	0x0800bb8d

0800ba44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba44:	b480      	push	{r7}
 800ba46:	b095      	sub	sp, #84	@ 0x54
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba54:	e853 3f00 	ldrex	r3, [r3]
 800ba58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	461a      	mov	r2, r3
 800ba68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba6a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba72:	e841 2300 	strex	r3, r2, [r1]
 800ba76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d1e6      	bne.n	800ba4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	3308      	adds	r3, #8
 800ba84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba86:	6a3b      	ldr	r3, [r7, #32]
 800ba88:	e853 3f00 	ldrex	r3, [r3]
 800ba8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba8e:	69fb      	ldr	r3, [r7, #28]
 800ba90:	f023 0301 	bic.w	r3, r3, #1
 800ba94:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	3308      	adds	r3, #8
 800ba9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ba9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800baa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800baa4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800baa6:	e841 2300 	strex	r3, r2, [r1]
 800baaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800baac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1e5      	bne.n	800ba7e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d118      	bne.n	800baec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	e853 3f00 	ldrex	r3, [r3]
 800bac6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	f023 0310 	bic.w	r3, r3, #16
 800bace:	647b      	str	r3, [r7, #68]	@ 0x44
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	461a      	mov	r2, r3
 800bad6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bad8:	61bb      	str	r3, [r7, #24]
 800bada:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800badc:	6979      	ldr	r1, [r7, #20]
 800bade:	69ba      	ldr	r2, [r7, #24]
 800bae0:	e841 2300 	strex	r3, r2, [r1]
 800bae4:	613b      	str	r3, [r7, #16]
   return(result);
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1e6      	bne.n	800baba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2220      	movs	r2, #32
 800baf0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2200      	movs	r2, #0
 800baf8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800bb00:	bf00      	nop
 800bb02:	3754      	adds	r7, #84	@ 0x54
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b084      	sub	sp, #16
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb2a:	68f8      	ldr	r0, [r7, #12]
 800bb2c:	f7ff faaa 	bl	800b084 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb30:	bf00      	nop
 800bb32:	3710      	adds	r7, #16
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b088      	sub	sp, #32
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	e853 3f00 	ldrex	r3, [r3]
 800bb4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb54:	61fb      	str	r3, [r7, #28]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	69fb      	ldr	r3, [r7, #28]
 800bb5e:	61bb      	str	r3, [r7, #24]
 800bb60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb62:	6979      	ldr	r1, [r7, #20]
 800bb64:	69ba      	ldr	r2, [r7, #24]
 800bb66:	e841 2300 	strex	r3, r2, [r1]
 800bb6a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d1e6      	bne.n	800bb40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2220      	movs	r2, #32
 800bb76:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f7ff fa76 	bl	800b070 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb84:	bf00      	nop
 800bb86:	3720      	adds	r7, #32
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b096      	sub	sp, #88	@ 0x58
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bb9a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bba4:	2b22      	cmp	r3, #34	@ 0x22
 800bba6:	f040 8098 	bne.w	800bcda <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbb0:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bbb4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800bbb8:	b2d9      	uxtb	r1, r3
 800bbba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800bbbe:	b2da      	uxtb	r2, r3
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbc4:	400a      	ands	r2, r1
 800bbc6:	b2d2      	uxtb	r2, r2
 800bbc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbce:	1c5a      	adds	r2, r3, #1
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	3b01      	subs	r3, #1
 800bbde:	b29a      	uxth	r2, r3
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bbec:	b29b      	uxth	r3, r3
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d17b      	bne.n	800bcea <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbfa:	e853 3f00 	ldrex	r3, [r3]
 800bbfe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bc00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bc06:	653b      	str	r3, [r7, #80]	@ 0x50
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc10:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc12:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bc16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bc18:	e841 2300 	strex	r3, r2, [r1]
 800bc1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bc1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d1e6      	bne.n	800bbf2 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	3308      	adds	r3, #8
 800bc2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc2e:	e853 3f00 	ldrex	r3, [r3]
 800bc32:	623b      	str	r3, [r7, #32]
   return(result);
 800bc34:	6a3b      	ldr	r3, [r7, #32]
 800bc36:	f023 0301 	bic.w	r3, r3, #1
 800bc3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	3308      	adds	r3, #8
 800bc42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bc44:	633a      	str	r2, [r7, #48]	@ 0x30
 800bc46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc4c:	e841 2300 	strex	r3, r2, [r1]
 800bc50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1e5      	bne.n	800bc24 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2220      	movs	r2, #32
 800bc5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2200      	movs	r2, #0
 800bc64:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc70:	2b01      	cmp	r3, #1
 800bc72:	d12e      	bne.n	800bcd2 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	e853 3f00 	ldrex	r3, [r3]
 800bc86:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f023 0310 	bic.w	r3, r3, #16
 800bc8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	461a      	mov	r2, r3
 800bc96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc98:	61fb      	str	r3, [r7, #28]
 800bc9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc9c:	69b9      	ldr	r1, [r7, #24]
 800bc9e:	69fa      	ldr	r2, [r7, #28]
 800bca0:	e841 2300 	strex	r3, r2, [r1]
 800bca4:	617b      	str	r3, [r7, #20]
   return(result);
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1e6      	bne.n	800bc7a <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	69db      	ldr	r3, [r3, #28]
 800bcb2:	f003 0310 	and.w	r3, r3, #16
 800bcb6:	2b10      	cmp	r3, #16
 800bcb8:	d103      	bne.n	800bcc2 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2210      	movs	r2, #16
 800bcc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bcc8:	4619      	mov	r1, r3
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f7ff f9e4 	bl	800b098 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bcd0:	e00b      	b.n	800bcea <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f7f7 faa4 	bl	8003220 <HAL_UART_RxCpltCallback>
}
 800bcd8:	e007      	b.n	800bcea <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	699a      	ldr	r2, [r3, #24]
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	f042 0208 	orr.w	r2, r2, #8
 800bce8:	619a      	str	r2, [r3, #24]
}
 800bcea:	bf00      	nop
 800bcec:	3758      	adds	r7, #88	@ 0x58
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bd80      	pop	{r7, pc}

0800bcf2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bcf2:	b580      	push	{r7, lr}
 800bcf4:	b096      	sub	sp, #88	@ 0x58
 800bcf6:	af00      	add	r7, sp, #0
 800bcf8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd00:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd0a:	2b22      	cmp	r3, #34	@ 0x22
 800bd0c:	f040 8098 	bne.w	800be40 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd16:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd1e:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800bd20:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800bd24:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800bd28:	4013      	ands	r3, r2
 800bd2a:	b29a      	uxth	r2, r3
 800bd2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd2e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd34:	1c9a      	adds	r2, r3, #2
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	3b01      	subs	r3, #1
 800bd44:	b29a      	uxth	r2, r3
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d17b      	bne.n	800be50 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd60:	e853 3f00 	ldrex	r3, [r3]
 800bd64:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bd66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	461a      	mov	r2, r3
 800bd74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd76:	643b      	str	r3, [r7, #64]	@ 0x40
 800bd78:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bd7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd7e:	e841 2300 	strex	r3, r2, [r1]
 800bd82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d1e6      	bne.n	800bd58 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	3308      	adds	r3, #8
 800bd90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd92:	6a3b      	ldr	r3, [r7, #32]
 800bd94:	e853 3f00 	ldrex	r3, [r3]
 800bd98:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	f023 0301 	bic.w	r3, r3, #1
 800bda0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	3308      	adds	r3, #8
 800bda8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bdaa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bdac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdb2:	e841 2300 	strex	r3, r2, [r1]
 800bdb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1e5      	bne.n	800bd8a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2220      	movs	r2, #32
 800bdc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdd6:	2b01      	cmp	r3, #1
 800bdd8:	d12e      	bne.n	800be38 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2200      	movs	r2, #0
 800bdde:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	e853 3f00 	ldrex	r3, [r3]
 800bdec:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	f023 0310 	bic.w	r3, r3, #16
 800bdf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	461a      	mov	r2, r3
 800bdfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdfe:	61bb      	str	r3, [r7, #24]
 800be00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be02:	6979      	ldr	r1, [r7, #20]
 800be04:	69ba      	ldr	r2, [r7, #24]
 800be06:	e841 2300 	strex	r3, r2, [r1]
 800be0a:	613b      	str	r3, [r7, #16]
   return(result);
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d1e6      	bne.n	800bde0 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	69db      	ldr	r3, [r3, #28]
 800be18:	f003 0310 	and.w	r3, r3, #16
 800be1c:	2b10      	cmp	r3, #16
 800be1e:	d103      	bne.n	800be28 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2210      	movs	r2, #16
 800be26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800be2e:	4619      	mov	r1, r3
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7ff f931 	bl	800b098 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be36:	e00b      	b.n	800be50 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f7f7 f9f1 	bl	8003220 <HAL_UART_RxCpltCallback>
}
 800be3e:	e007      	b.n	800be50 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	699a      	ldr	r2, [r3, #24]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f042 0208 	orr.w	r2, r2, #8
 800be4e:	619a      	str	r2, [r3, #24]
}
 800be50:	bf00      	nop
 800be52:	3758      	adds	r7, #88	@ 0x58
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}

0800be58 <atoi>:
 800be58:	220a      	movs	r2, #10
 800be5a:	2100      	movs	r1, #0
 800be5c:	f000 b87a 	b.w	800bf54 <strtol>

0800be60 <_strtol_l.constprop.0>:
 800be60:	2b24      	cmp	r3, #36	@ 0x24
 800be62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be66:	4686      	mov	lr, r0
 800be68:	4690      	mov	r8, r2
 800be6a:	d801      	bhi.n	800be70 <_strtol_l.constprop.0+0x10>
 800be6c:	2b01      	cmp	r3, #1
 800be6e:	d106      	bne.n	800be7e <_strtol_l.constprop.0+0x1e>
 800be70:	f000 f8d6 	bl	800c020 <__errno>
 800be74:	2316      	movs	r3, #22
 800be76:	6003      	str	r3, [r0, #0]
 800be78:	2000      	movs	r0, #0
 800be7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be7e:	4834      	ldr	r0, [pc, #208]	@ (800bf50 <_strtol_l.constprop.0+0xf0>)
 800be80:	460d      	mov	r5, r1
 800be82:	462a      	mov	r2, r5
 800be84:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be88:	5d06      	ldrb	r6, [r0, r4]
 800be8a:	f016 0608 	ands.w	r6, r6, #8
 800be8e:	d1f8      	bne.n	800be82 <_strtol_l.constprop.0+0x22>
 800be90:	2c2d      	cmp	r4, #45	@ 0x2d
 800be92:	d12d      	bne.n	800bef0 <_strtol_l.constprop.0+0x90>
 800be94:	782c      	ldrb	r4, [r5, #0]
 800be96:	2601      	movs	r6, #1
 800be98:	1c95      	adds	r5, r2, #2
 800be9a:	f033 0210 	bics.w	r2, r3, #16
 800be9e:	d109      	bne.n	800beb4 <_strtol_l.constprop.0+0x54>
 800bea0:	2c30      	cmp	r4, #48	@ 0x30
 800bea2:	d12a      	bne.n	800befa <_strtol_l.constprop.0+0x9a>
 800bea4:	782a      	ldrb	r2, [r5, #0]
 800bea6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800beaa:	2a58      	cmp	r2, #88	@ 0x58
 800beac:	d125      	bne.n	800befa <_strtol_l.constprop.0+0x9a>
 800beae:	786c      	ldrb	r4, [r5, #1]
 800beb0:	2310      	movs	r3, #16
 800beb2:	3502      	adds	r5, #2
 800beb4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800beb8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bebc:	2200      	movs	r2, #0
 800bebe:	fbbc f9f3 	udiv	r9, ip, r3
 800bec2:	4610      	mov	r0, r2
 800bec4:	fb03 ca19 	mls	sl, r3, r9, ip
 800bec8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800becc:	2f09      	cmp	r7, #9
 800bece:	d81b      	bhi.n	800bf08 <_strtol_l.constprop.0+0xa8>
 800bed0:	463c      	mov	r4, r7
 800bed2:	42a3      	cmp	r3, r4
 800bed4:	dd27      	ble.n	800bf26 <_strtol_l.constprop.0+0xc6>
 800bed6:	1c57      	adds	r7, r2, #1
 800bed8:	d007      	beq.n	800beea <_strtol_l.constprop.0+0x8a>
 800beda:	4581      	cmp	r9, r0
 800bedc:	d320      	bcc.n	800bf20 <_strtol_l.constprop.0+0xc0>
 800bede:	d101      	bne.n	800bee4 <_strtol_l.constprop.0+0x84>
 800bee0:	45a2      	cmp	sl, r4
 800bee2:	db1d      	blt.n	800bf20 <_strtol_l.constprop.0+0xc0>
 800bee4:	fb00 4003 	mla	r0, r0, r3, r4
 800bee8:	2201      	movs	r2, #1
 800beea:	f815 4b01 	ldrb.w	r4, [r5], #1
 800beee:	e7eb      	b.n	800bec8 <_strtol_l.constprop.0+0x68>
 800bef0:	2c2b      	cmp	r4, #43	@ 0x2b
 800bef2:	bf04      	itt	eq
 800bef4:	782c      	ldrbeq	r4, [r5, #0]
 800bef6:	1c95      	addeq	r5, r2, #2
 800bef8:	e7cf      	b.n	800be9a <_strtol_l.constprop.0+0x3a>
 800befa:	2b00      	cmp	r3, #0
 800befc:	d1da      	bne.n	800beb4 <_strtol_l.constprop.0+0x54>
 800befe:	2c30      	cmp	r4, #48	@ 0x30
 800bf00:	bf0c      	ite	eq
 800bf02:	2308      	moveq	r3, #8
 800bf04:	230a      	movne	r3, #10
 800bf06:	e7d5      	b.n	800beb4 <_strtol_l.constprop.0+0x54>
 800bf08:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bf0c:	2f19      	cmp	r7, #25
 800bf0e:	d801      	bhi.n	800bf14 <_strtol_l.constprop.0+0xb4>
 800bf10:	3c37      	subs	r4, #55	@ 0x37
 800bf12:	e7de      	b.n	800bed2 <_strtol_l.constprop.0+0x72>
 800bf14:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bf18:	2f19      	cmp	r7, #25
 800bf1a:	d804      	bhi.n	800bf26 <_strtol_l.constprop.0+0xc6>
 800bf1c:	3c57      	subs	r4, #87	@ 0x57
 800bf1e:	e7d8      	b.n	800bed2 <_strtol_l.constprop.0+0x72>
 800bf20:	f04f 32ff 	mov.w	r2, #4294967295
 800bf24:	e7e1      	b.n	800beea <_strtol_l.constprop.0+0x8a>
 800bf26:	1c53      	adds	r3, r2, #1
 800bf28:	d108      	bne.n	800bf3c <_strtol_l.constprop.0+0xdc>
 800bf2a:	2322      	movs	r3, #34	@ 0x22
 800bf2c:	f8ce 3000 	str.w	r3, [lr]
 800bf30:	4660      	mov	r0, ip
 800bf32:	f1b8 0f00 	cmp.w	r8, #0
 800bf36:	d0a0      	beq.n	800be7a <_strtol_l.constprop.0+0x1a>
 800bf38:	1e69      	subs	r1, r5, #1
 800bf3a:	e006      	b.n	800bf4a <_strtol_l.constprop.0+0xea>
 800bf3c:	b106      	cbz	r6, 800bf40 <_strtol_l.constprop.0+0xe0>
 800bf3e:	4240      	negs	r0, r0
 800bf40:	f1b8 0f00 	cmp.w	r8, #0
 800bf44:	d099      	beq.n	800be7a <_strtol_l.constprop.0+0x1a>
 800bf46:	2a00      	cmp	r2, #0
 800bf48:	d1f6      	bne.n	800bf38 <_strtol_l.constprop.0+0xd8>
 800bf4a:	f8c8 1000 	str.w	r1, [r8]
 800bf4e:	e794      	b.n	800be7a <_strtol_l.constprop.0+0x1a>
 800bf50:	0800cd75 	.word	0x0800cd75

0800bf54 <strtol>:
 800bf54:	4613      	mov	r3, r2
 800bf56:	460a      	mov	r2, r1
 800bf58:	4601      	mov	r1, r0
 800bf5a:	4802      	ldr	r0, [pc, #8]	@ (800bf64 <strtol+0x10>)
 800bf5c:	6800      	ldr	r0, [r0, #0]
 800bf5e:	f7ff bf7f 	b.w	800be60 <_strtol_l.constprop.0>
 800bf62:	bf00      	nop
 800bf64:	2000014c 	.word	0x2000014c

0800bf68 <sniprintf>:
 800bf68:	b40c      	push	{r2, r3}
 800bf6a:	b530      	push	{r4, r5, lr}
 800bf6c:	4b17      	ldr	r3, [pc, #92]	@ (800bfcc <sniprintf+0x64>)
 800bf6e:	1e0c      	subs	r4, r1, #0
 800bf70:	681d      	ldr	r5, [r3, #0]
 800bf72:	b09d      	sub	sp, #116	@ 0x74
 800bf74:	da08      	bge.n	800bf88 <sniprintf+0x20>
 800bf76:	238b      	movs	r3, #139	@ 0x8b
 800bf78:	602b      	str	r3, [r5, #0]
 800bf7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf7e:	b01d      	add	sp, #116	@ 0x74
 800bf80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf84:	b002      	add	sp, #8
 800bf86:	4770      	bx	lr
 800bf88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bf8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bf90:	bf14      	ite	ne
 800bf92:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bf96:	4623      	moveq	r3, r4
 800bf98:	9304      	str	r3, [sp, #16]
 800bf9a:	9307      	str	r3, [sp, #28]
 800bf9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bfa0:	9002      	str	r0, [sp, #8]
 800bfa2:	9006      	str	r0, [sp, #24]
 800bfa4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bfa8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bfaa:	ab21      	add	r3, sp, #132	@ 0x84
 800bfac:	a902      	add	r1, sp, #8
 800bfae:	4628      	mov	r0, r5
 800bfb0:	9301      	str	r3, [sp, #4]
 800bfb2:	f000 f9b5 	bl	800c320 <_svfiprintf_r>
 800bfb6:	1c43      	adds	r3, r0, #1
 800bfb8:	bfbc      	itt	lt
 800bfba:	238b      	movlt	r3, #139	@ 0x8b
 800bfbc:	602b      	strlt	r3, [r5, #0]
 800bfbe:	2c00      	cmp	r4, #0
 800bfc0:	d0dd      	beq.n	800bf7e <sniprintf+0x16>
 800bfc2:	9b02      	ldr	r3, [sp, #8]
 800bfc4:	2200      	movs	r2, #0
 800bfc6:	701a      	strb	r2, [r3, #0]
 800bfc8:	e7d9      	b.n	800bf7e <sniprintf+0x16>
 800bfca:	bf00      	nop
 800bfcc:	2000014c 	.word	0x2000014c

0800bfd0 <siprintf>:
 800bfd0:	b40e      	push	{r1, r2, r3}
 800bfd2:	b500      	push	{lr}
 800bfd4:	b09c      	sub	sp, #112	@ 0x70
 800bfd6:	ab1d      	add	r3, sp, #116	@ 0x74
 800bfd8:	9002      	str	r0, [sp, #8]
 800bfda:	9006      	str	r0, [sp, #24]
 800bfdc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bfe0:	4809      	ldr	r0, [pc, #36]	@ (800c008 <siprintf+0x38>)
 800bfe2:	9107      	str	r1, [sp, #28]
 800bfe4:	9104      	str	r1, [sp, #16]
 800bfe6:	4909      	ldr	r1, [pc, #36]	@ (800c00c <siprintf+0x3c>)
 800bfe8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfec:	9105      	str	r1, [sp, #20]
 800bfee:	6800      	ldr	r0, [r0, #0]
 800bff0:	9301      	str	r3, [sp, #4]
 800bff2:	a902      	add	r1, sp, #8
 800bff4:	f000 f994 	bl	800c320 <_svfiprintf_r>
 800bff8:	9b02      	ldr	r3, [sp, #8]
 800bffa:	2200      	movs	r2, #0
 800bffc:	701a      	strb	r2, [r3, #0]
 800bffe:	b01c      	add	sp, #112	@ 0x70
 800c000:	f85d eb04 	ldr.w	lr, [sp], #4
 800c004:	b003      	add	sp, #12
 800c006:	4770      	bx	lr
 800c008:	2000014c 	.word	0x2000014c
 800c00c:	ffff0208 	.word	0xffff0208

0800c010 <memset>:
 800c010:	4402      	add	r2, r0
 800c012:	4603      	mov	r3, r0
 800c014:	4293      	cmp	r3, r2
 800c016:	d100      	bne.n	800c01a <memset+0xa>
 800c018:	4770      	bx	lr
 800c01a:	f803 1b01 	strb.w	r1, [r3], #1
 800c01e:	e7f9      	b.n	800c014 <memset+0x4>

0800c020 <__errno>:
 800c020:	4b01      	ldr	r3, [pc, #4]	@ (800c028 <__errno+0x8>)
 800c022:	6818      	ldr	r0, [r3, #0]
 800c024:	4770      	bx	lr
 800c026:	bf00      	nop
 800c028:	2000014c 	.word	0x2000014c

0800c02c <__libc_init_array>:
 800c02c:	b570      	push	{r4, r5, r6, lr}
 800c02e:	4d0d      	ldr	r5, [pc, #52]	@ (800c064 <__libc_init_array+0x38>)
 800c030:	4c0d      	ldr	r4, [pc, #52]	@ (800c068 <__libc_init_array+0x3c>)
 800c032:	1b64      	subs	r4, r4, r5
 800c034:	10a4      	asrs	r4, r4, #2
 800c036:	2600      	movs	r6, #0
 800c038:	42a6      	cmp	r6, r4
 800c03a:	d109      	bne.n	800c050 <__libc_init_array+0x24>
 800c03c:	4d0b      	ldr	r5, [pc, #44]	@ (800c06c <__libc_init_array+0x40>)
 800c03e:	4c0c      	ldr	r4, [pc, #48]	@ (800c070 <__libc_init_array+0x44>)
 800c040:	f000 fd28 	bl	800ca94 <_init>
 800c044:	1b64      	subs	r4, r4, r5
 800c046:	10a4      	asrs	r4, r4, #2
 800c048:	2600      	movs	r6, #0
 800c04a:	42a6      	cmp	r6, r4
 800c04c:	d105      	bne.n	800c05a <__libc_init_array+0x2e>
 800c04e:	bd70      	pop	{r4, r5, r6, pc}
 800c050:	f855 3b04 	ldr.w	r3, [r5], #4
 800c054:	4798      	blx	r3
 800c056:	3601      	adds	r6, #1
 800c058:	e7ee      	b.n	800c038 <__libc_init_array+0xc>
 800c05a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c05e:	4798      	blx	r3
 800c060:	3601      	adds	r6, #1
 800c062:	e7f2      	b.n	800c04a <__libc_init_array+0x1e>
 800c064:	0800ceb0 	.word	0x0800ceb0
 800c068:	0800ceb0 	.word	0x0800ceb0
 800c06c:	0800ceb0 	.word	0x0800ceb0
 800c070:	0800ceb4 	.word	0x0800ceb4

0800c074 <__retarget_lock_acquire_recursive>:
 800c074:	4770      	bx	lr

0800c076 <__retarget_lock_release_recursive>:
 800c076:	4770      	bx	lr

0800c078 <_free_r>:
 800c078:	b538      	push	{r3, r4, r5, lr}
 800c07a:	4605      	mov	r5, r0
 800c07c:	2900      	cmp	r1, #0
 800c07e:	d041      	beq.n	800c104 <_free_r+0x8c>
 800c080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c084:	1f0c      	subs	r4, r1, #4
 800c086:	2b00      	cmp	r3, #0
 800c088:	bfb8      	it	lt
 800c08a:	18e4      	addlt	r4, r4, r3
 800c08c:	f000 f8e0 	bl	800c250 <__malloc_lock>
 800c090:	4a1d      	ldr	r2, [pc, #116]	@ (800c108 <_free_r+0x90>)
 800c092:	6813      	ldr	r3, [r2, #0]
 800c094:	b933      	cbnz	r3, 800c0a4 <_free_r+0x2c>
 800c096:	6063      	str	r3, [r4, #4]
 800c098:	6014      	str	r4, [r2, #0]
 800c09a:	4628      	mov	r0, r5
 800c09c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0a0:	f000 b8dc 	b.w	800c25c <__malloc_unlock>
 800c0a4:	42a3      	cmp	r3, r4
 800c0a6:	d908      	bls.n	800c0ba <_free_r+0x42>
 800c0a8:	6820      	ldr	r0, [r4, #0]
 800c0aa:	1821      	adds	r1, r4, r0
 800c0ac:	428b      	cmp	r3, r1
 800c0ae:	bf01      	itttt	eq
 800c0b0:	6819      	ldreq	r1, [r3, #0]
 800c0b2:	685b      	ldreq	r3, [r3, #4]
 800c0b4:	1809      	addeq	r1, r1, r0
 800c0b6:	6021      	streq	r1, [r4, #0]
 800c0b8:	e7ed      	b.n	800c096 <_free_r+0x1e>
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	685b      	ldr	r3, [r3, #4]
 800c0be:	b10b      	cbz	r3, 800c0c4 <_free_r+0x4c>
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	d9fa      	bls.n	800c0ba <_free_r+0x42>
 800c0c4:	6811      	ldr	r1, [r2, #0]
 800c0c6:	1850      	adds	r0, r2, r1
 800c0c8:	42a0      	cmp	r0, r4
 800c0ca:	d10b      	bne.n	800c0e4 <_free_r+0x6c>
 800c0cc:	6820      	ldr	r0, [r4, #0]
 800c0ce:	4401      	add	r1, r0
 800c0d0:	1850      	adds	r0, r2, r1
 800c0d2:	4283      	cmp	r3, r0
 800c0d4:	6011      	str	r1, [r2, #0]
 800c0d6:	d1e0      	bne.n	800c09a <_free_r+0x22>
 800c0d8:	6818      	ldr	r0, [r3, #0]
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	6053      	str	r3, [r2, #4]
 800c0de:	4408      	add	r0, r1
 800c0e0:	6010      	str	r0, [r2, #0]
 800c0e2:	e7da      	b.n	800c09a <_free_r+0x22>
 800c0e4:	d902      	bls.n	800c0ec <_free_r+0x74>
 800c0e6:	230c      	movs	r3, #12
 800c0e8:	602b      	str	r3, [r5, #0]
 800c0ea:	e7d6      	b.n	800c09a <_free_r+0x22>
 800c0ec:	6820      	ldr	r0, [r4, #0]
 800c0ee:	1821      	adds	r1, r4, r0
 800c0f0:	428b      	cmp	r3, r1
 800c0f2:	bf04      	itt	eq
 800c0f4:	6819      	ldreq	r1, [r3, #0]
 800c0f6:	685b      	ldreq	r3, [r3, #4]
 800c0f8:	6063      	str	r3, [r4, #4]
 800c0fa:	bf04      	itt	eq
 800c0fc:	1809      	addeq	r1, r1, r0
 800c0fe:	6021      	streq	r1, [r4, #0]
 800c100:	6054      	str	r4, [r2, #4]
 800c102:	e7ca      	b.n	800c09a <_free_r+0x22>
 800c104:	bd38      	pop	{r3, r4, r5, pc}
 800c106:	bf00      	nop
 800c108:	20000714 	.word	0x20000714

0800c10c <sbrk_aligned>:
 800c10c:	b570      	push	{r4, r5, r6, lr}
 800c10e:	4e0f      	ldr	r6, [pc, #60]	@ (800c14c <sbrk_aligned+0x40>)
 800c110:	460c      	mov	r4, r1
 800c112:	6831      	ldr	r1, [r6, #0]
 800c114:	4605      	mov	r5, r0
 800c116:	b911      	cbnz	r1, 800c11e <sbrk_aligned+0x12>
 800c118:	f000 fba6 	bl	800c868 <_sbrk_r>
 800c11c:	6030      	str	r0, [r6, #0]
 800c11e:	4621      	mov	r1, r4
 800c120:	4628      	mov	r0, r5
 800c122:	f000 fba1 	bl	800c868 <_sbrk_r>
 800c126:	1c43      	adds	r3, r0, #1
 800c128:	d103      	bne.n	800c132 <sbrk_aligned+0x26>
 800c12a:	f04f 34ff 	mov.w	r4, #4294967295
 800c12e:	4620      	mov	r0, r4
 800c130:	bd70      	pop	{r4, r5, r6, pc}
 800c132:	1cc4      	adds	r4, r0, #3
 800c134:	f024 0403 	bic.w	r4, r4, #3
 800c138:	42a0      	cmp	r0, r4
 800c13a:	d0f8      	beq.n	800c12e <sbrk_aligned+0x22>
 800c13c:	1a21      	subs	r1, r4, r0
 800c13e:	4628      	mov	r0, r5
 800c140:	f000 fb92 	bl	800c868 <_sbrk_r>
 800c144:	3001      	adds	r0, #1
 800c146:	d1f2      	bne.n	800c12e <sbrk_aligned+0x22>
 800c148:	e7ef      	b.n	800c12a <sbrk_aligned+0x1e>
 800c14a:	bf00      	nop
 800c14c:	20000710 	.word	0x20000710

0800c150 <_malloc_r>:
 800c150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c154:	1ccd      	adds	r5, r1, #3
 800c156:	f025 0503 	bic.w	r5, r5, #3
 800c15a:	3508      	adds	r5, #8
 800c15c:	2d0c      	cmp	r5, #12
 800c15e:	bf38      	it	cc
 800c160:	250c      	movcc	r5, #12
 800c162:	2d00      	cmp	r5, #0
 800c164:	4606      	mov	r6, r0
 800c166:	db01      	blt.n	800c16c <_malloc_r+0x1c>
 800c168:	42a9      	cmp	r1, r5
 800c16a:	d904      	bls.n	800c176 <_malloc_r+0x26>
 800c16c:	230c      	movs	r3, #12
 800c16e:	6033      	str	r3, [r6, #0]
 800c170:	2000      	movs	r0, #0
 800c172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c176:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c24c <_malloc_r+0xfc>
 800c17a:	f000 f869 	bl	800c250 <__malloc_lock>
 800c17e:	f8d8 3000 	ldr.w	r3, [r8]
 800c182:	461c      	mov	r4, r3
 800c184:	bb44      	cbnz	r4, 800c1d8 <_malloc_r+0x88>
 800c186:	4629      	mov	r1, r5
 800c188:	4630      	mov	r0, r6
 800c18a:	f7ff ffbf 	bl	800c10c <sbrk_aligned>
 800c18e:	1c43      	adds	r3, r0, #1
 800c190:	4604      	mov	r4, r0
 800c192:	d158      	bne.n	800c246 <_malloc_r+0xf6>
 800c194:	f8d8 4000 	ldr.w	r4, [r8]
 800c198:	4627      	mov	r7, r4
 800c19a:	2f00      	cmp	r7, #0
 800c19c:	d143      	bne.n	800c226 <_malloc_r+0xd6>
 800c19e:	2c00      	cmp	r4, #0
 800c1a0:	d04b      	beq.n	800c23a <_malloc_r+0xea>
 800c1a2:	6823      	ldr	r3, [r4, #0]
 800c1a4:	4639      	mov	r1, r7
 800c1a6:	4630      	mov	r0, r6
 800c1a8:	eb04 0903 	add.w	r9, r4, r3
 800c1ac:	f000 fb5c 	bl	800c868 <_sbrk_r>
 800c1b0:	4581      	cmp	r9, r0
 800c1b2:	d142      	bne.n	800c23a <_malloc_r+0xea>
 800c1b4:	6821      	ldr	r1, [r4, #0]
 800c1b6:	1a6d      	subs	r5, r5, r1
 800c1b8:	4629      	mov	r1, r5
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	f7ff ffa6 	bl	800c10c <sbrk_aligned>
 800c1c0:	3001      	adds	r0, #1
 800c1c2:	d03a      	beq.n	800c23a <_malloc_r+0xea>
 800c1c4:	6823      	ldr	r3, [r4, #0]
 800c1c6:	442b      	add	r3, r5
 800c1c8:	6023      	str	r3, [r4, #0]
 800c1ca:	f8d8 3000 	ldr.w	r3, [r8]
 800c1ce:	685a      	ldr	r2, [r3, #4]
 800c1d0:	bb62      	cbnz	r2, 800c22c <_malloc_r+0xdc>
 800c1d2:	f8c8 7000 	str.w	r7, [r8]
 800c1d6:	e00f      	b.n	800c1f8 <_malloc_r+0xa8>
 800c1d8:	6822      	ldr	r2, [r4, #0]
 800c1da:	1b52      	subs	r2, r2, r5
 800c1dc:	d420      	bmi.n	800c220 <_malloc_r+0xd0>
 800c1de:	2a0b      	cmp	r2, #11
 800c1e0:	d917      	bls.n	800c212 <_malloc_r+0xc2>
 800c1e2:	1961      	adds	r1, r4, r5
 800c1e4:	42a3      	cmp	r3, r4
 800c1e6:	6025      	str	r5, [r4, #0]
 800c1e8:	bf18      	it	ne
 800c1ea:	6059      	strne	r1, [r3, #4]
 800c1ec:	6863      	ldr	r3, [r4, #4]
 800c1ee:	bf08      	it	eq
 800c1f0:	f8c8 1000 	streq.w	r1, [r8]
 800c1f4:	5162      	str	r2, [r4, r5]
 800c1f6:	604b      	str	r3, [r1, #4]
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	f000 f82f 	bl	800c25c <__malloc_unlock>
 800c1fe:	f104 000b 	add.w	r0, r4, #11
 800c202:	1d23      	adds	r3, r4, #4
 800c204:	f020 0007 	bic.w	r0, r0, #7
 800c208:	1ac2      	subs	r2, r0, r3
 800c20a:	bf1c      	itt	ne
 800c20c:	1a1b      	subne	r3, r3, r0
 800c20e:	50a3      	strne	r3, [r4, r2]
 800c210:	e7af      	b.n	800c172 <_malloc_r+0x22>
 800c212:	6862      	ldr	r2, [r4, #4]
 800c214:	42a3      	cmp	r3, r4
 800c216:	bf0c      	ite	eq
 800c218:	f8c8 2000 	streq.w	r2, [r8]
 800c21c:	605a      	strne	r2, [r3, #4]
 800c21e:	e7eb      	b.n	800c1f8 <_malloc_r+0xa8>
 800c220:	4623      	mov	r3, r4
 800c222:	6864      	ldr	r4, [r4, #4]
 800c224:	e7ae      	b.n	800c184 <_malloc_r+0x34>
 800c226:	463c      	mov	r4, r7
 800c228:	687f      	ldr	r7, [r7, #4]
 800c22a:	e7b6      	b.n	800c19a <_malloc_r+0x4a>
 800c22c:	461a      	mov	r2, r3
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	42a3      	cmp	r3, r4
 800c232:	d1fb      	bne.n	800c22c <_malloc_r+0xdc>
 800c234:	2300      	movs	r3, #0
 800c236:	6053      	str	r3, [r2, #4]
 800c238:	e7de      	b.n	800c1f8 <_malloc_r+0xa8>
 800c23a:	230c      	movs	r3, #12
 800c23c:	6033      	str	r3, [r6, #0]
 800c23e:	4630      	mov	r0, r6
 800c240:	f000 f80c 	bl	800c25c <__malloc_unlock>
 800c244:	e794      	b.n	800c170 <_malloc_r+0x20>
 800c246:	6005      	str	r5, [r0, #0]
 800c248:	e7d6      	b.n	800c1f8 <_malloc_r+0xa8>
 800c24a:	bf00      	nop
 800c24c:	20000714 	.word	0x20000714

0800c250 <__malloc_lock>:
 800c250:	4801      	ldr	r0, [pc, #4]	@ (800c258 <__malloc_lock+0x8>)
 800c252:	f7ff bf0f 	b.w	800c074 <__retarget_lock_acquire_recursive>
 800c256:	bf00      	nop
 800c258:	2000070c 	.word	0x2000070c

0800c25c <__malloc_unlock>:
 800c25c:	4801      	ldr	r0, [pc, #4]	@ (800c264 <__malloc_unlock+0x8>)
 800c25e:	f7ff bf0a 	b.w	800c076 <__retarget_lock_release_recursive>
 800c262:	bf00      	nop
 800c264:	2000070c 	.word	0x2000070c

0800c268 <__ssputs_r>:
 800c268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c26c:	688e      	ldr	r6, [r1, #8]
 800c26e:	461f      	mov	r7, r3
 800c270:	42be      	cmp	r6, r7
 800c272:	680b      	ldr	r3, [r1, #0]
 800c274:	4682      	mov	sl, r0
 800c276:	460c      	mov	r4, r1
 800c278:	4690      	mov	r8, r2
 800c27a:	d82d      	bhi.n	800c2d8 <__ssputs_r+0x70>
 800c27c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c280:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c284:	d026      	beq.n	800c2d4 <__ssputs_r+0x6c>
 800c286:	6965      	ldr	r5, [r4, #20]
 800c288:	6909      	ldr	r1, [r1, #16]
 800c28a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c28e:	eba3 0901 	sub.w	r9, r3, r1
 800c292:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c296:	1c7b      	adds	r3, r7, #1
 800c298:	444b      	add	r3, r9
 800c29a:	106d      	asrs	r5, r5, #1
 800c29c:	429d      	cmp	r5, r3
 800c29e:	bf38      	it	cc
 800c2a0:	461d      	movcc	r5, r3
 800c2a2:	0553      	lsls	r3, r2, #21
 800c2a4:	d527      	bpl.n	800c2f6 <__ssputs_r+0x8e>
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	f7ff ff52 	bl	800c150 <_malloc_r>
 800c2ac:	4606      	mov	r6, r0
 800c2ae:	b360      	cbz	r0, 800c30a <__ssputs_r+0xa2>
 800c2b0:	6921      	ldr	r1, [r4, #16]
 800c2b2:	464a      	mov	r2, r9
 800c2b4:	f000 fae8 	bl	800c888 <memcpy>
 800c2b8:	89a3      	ldrh	r3, [r4, #12]
 800c2ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2c2:	81a3      	strh	r3, [r4, #12]
 800c2c4:	6126      	str	r6, [r4, #16]
 800c2c6:	6165      	str	r5, [r4, #20]
 800c2c8:	444e      	add	r6, r9
 800c2ca:	eba5 0509 	sub.w	r5, r5, r9
 800c2ce:	6026      	str	r6, [r4, #0]
 800c2d0:	60a5      	str	r5, [r4, #8]
 800c2d2:	463e      	mov	r6, r7
 800c2d4:	42be      	cmp	r6, r7
 800c2d6:	d900      	bls.n	800c2da <__ssputs_r+0x72>
 800c2d8:	463e      	mov	r6, r7
 800c2da:	6820      	ldr	r0, [r4, #0]
 800c2dc:	4632      	mov	r2, r6
 800c2de:	4641      	mov	r1, r8
 800c2e0:	f000 faa8 	bl	800c834 <memmove>
 800c2e4:	68a3      	ldr	r3, [r4, #8]
 800c2e6:	1b9b      	subs	r3, r3, r6
 800c2e8:	60a3      	str	r3, [r4, #8]
 800c2ea:	6823      	ldr	r3, [r4, #0]
 800c2ec:	4433      	add	r3, r6
 800c2ee:	6023      	str	r3, [r4, #0]
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2f6:	462a      	mov	r2, r5
 800c2f8:	f000 fad4 	bl	800c8a4 <_realloc_r>
 800c2fc:	4606      	mov	r6, r0
 800c2fe:	2800      	cmp	r0, #0
 800c300:	d1e0      	bne.n	800c2c4 <__ssputs_r+0x5c>
 800c302:	6921      	ldr	r1, [r4, #16]
 800c304:	4650      	mov	r0, sl
 800c306:	f7ff feb7 	bl	800c078 <_free_r>
 800c30a:	230c      	movs	r3, #12
 800c30c:	f8ca 3000 	str.w	r3, [sl]
 800c310:	89a3      	ldrh	r3, [r4, #12]
 800c312:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	f04f 30ff 	mov.w	r0, #4294967295
 800c31c:	e7e9      	b.n	800c2f2 <__ssputs_r+0x8a>
	...

0800c320 <_svfiprintf_r>:
 800c320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c324:	4698      	mov	r8, r3
 800c326:	898b      	ldrh	r3, [r1, #12]
 800c328:	061b      	lsls	r3, r3, #24
 800c32a:	b09d      	sub	sp, #116	@ 0x74
 800c32c:	4607      	mov	r7, r0
 800c32e:	460d      	mov	r5, r1
 800c330:	4614      	mov	r4, r2
 800c332:	d510      	bpl.n	800c356 <_svfiprintf_r+0x36>
 800c334:	690b      	ldr	r3, [r1, #16]
 800c336:	b973      	cbnz	r3, 800c356 <_svfiprintf_r+0x36>
 800c338:	2140      	movs	r1, #64	@ 0x40
 800c33a:	f7ff ff09 	bl	800c150 <_malloc_r>
 800c33e:	6028      	str	r0, [r5, #0]
 800c340:	6128      	str	r0, [r5, #16]
 800c342:	b930      	cbnz	r0, 800c352 <_svfiprintf_r+0x32>
 800c344:	230c      	movs	r3, #12
 800c346:	603b      	str	r3, [r7, #0]
 800c348:	f04f 30ff 	mov.w	r0, #4294967295
 800c34c:	b01d      	add	sp, #116	@ 0x74
 800c34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c352:	2340      	movs	r3, #64	@ 0x40
 800c354:	616b      	str	r3, [r5, #20]
 800c356:	2300      	movs	r3, #0
 800c358:	9309      	str	r3, [sp, #36]	@ 0x24
 800c35a:	2320      	movs	r3, #32
 800c35c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c360:	f8cd 800c 	str.w	r8, [sp, #12]
 800c364:	2330      	movs	r3, #48	@ 0x30
 800c366:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c504 <_svfiprintf_r+0x1e4>
 800c36a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c36e:	f04f 0901 	mov.w	r9, #1
 800c372:	4623      	mov	r3, r4
 800c374:	469a      	mov	sl, r3
 800c376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c37a:	b10a      	cbz	r2, 800c380 <_svfiprintf_r+0x60>
 800c37c:	2a25      	cmp	r2, #37	@ 0x25
 800c37e:	d1f9      	bne.n	800c374 <_svfiprintf_r+0x54>
 800c380:	ebba 0b04 	subs.w	fp, sl, r4
 800c384:	d00b      	beq.n	800c39e <_svfiprintf_r+0x7e>
 800c386:	465b      	mov	r3, fp
 800c388:	4622      	mov	r2, r4
 800c38a:	4629      	mov	r1, r5
 800c38c:	4638      	mov	r0, r7
 800c38e:	f7ff ff6b 	bl	800c268 <__ssputs_r>
 800c392:	3001      	adds	r0, #1
 800c394:	f000 80a7 	beq.w	800c4e6 <_svfiprintf_r+0x1c6>
 800c398:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c39a:	445a      	add	r2, fp
 800c39c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c39e:	f89a 3000 	ldrb.w	r3, [sl]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	f000 809f 	beq.w	800c4e6 <_svfiprintf_r+0x1c6>
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3b2:	f10a 0a01 	add.w	sl, sl, #1
 800c3b6:	9304      	str	r3, [sp, #16]
 800c3b8:	9307      	str	r3, [sp, #28]
 800c3ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3be:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3c0:	4654      	mov	r4, sl
 800c3c2:	2205      	movs	r2, #5
 800c3c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3c8:	484e      	ldr	r0, [pc, #312]	@ (800c504 <_svfiprintf_r+0x1e4>)
 800c3ca:	f7f3 ff39 	bl	8000240 <memchr>
 800c3ce:	9a04      	ldr	r2, [sp, #16]
 800c3d0:	b9d8      	cbnz	r0, 800c40a <_svfiprintf_r+0xea>
 800c3d2:	06d0      	lsls	r0, r2, #27
 800c3d4:	bf44      	itt	mi
 800c3d6:	2320      	movmi	r3, #32
 800c3d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3dc:	0711      	lsls	r1, r2, #28
 800c3de:	bf44      	itt	mi
 800c3e0:	232b      	movmi	r3, #43	@ 0x2b
 800c3e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3e6:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3ec:	d015      	beq.n	800c41a <_svfiprintf_r+0xfa>
 800c3ee:	9a07      	ldr	r2, [sp, #28]
 800c3f0:	4654      	mov	r4, sl
 800c3f2:	2000      	movs	r0, #0
 800c3f4:	f04f 0c0a 	mov.w	ip, #10
 800c3f8:	4621      	mov	r1, r4
 800c3fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3fe:	3b30      	subs	r3, #48	@ 0x30
 800c400:	2b09      	cmp	r3, #9
 800c402:	d94b      	bls.n	800c49c <_svfiprintf_r+0x17c>
 800c404:	b1b0      	cbz	r0, 800c434 <_svfiprintf_r+0x114>
 800c406:	9207      	str	r2, [sp, #28]
 800c408:	e014      	b.n	800c434 <_svfiprintf_r+0x114>
 800c40a:	eba0 0308 	sub.w	r3, r0, r8
 800c40e:	fa09 f303 	lsl.w	r3, r9, r3
 800c412:	4313      	orrs	r3, r2
 800c414:	9304      	str	r3, [sp, #16]
 800c416:	46a2      	mov	sl, r4
 800c418:	e7d2      	b.n	800c3c0 <_svfiprintf_r+0xa0>
 800c41a:	9b03      	ldr	r3, [sp, #12]
 800c41c:	1d19      	adds	r1, r3, #4
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	9103      	str	r1, [sp, #12]
 800c422:	2b00      	cmp	r3, #0
 800c424:	bfbb      	ittet	lt
 800c426:	425b      	neglt	r3, r3
 800c428:	f042 0202 	orrlt.w	r2, r2, #2
 800c42c:	9307      	strge	r3, [sp, #28]
 800c42e:	9307      	strlt	r3, [sp, #28]
 800c430:	bfb8      	it	lt
 800c432:	9204      	strlt	r2, [sp, #16]
 800c434:	7823      	ldrb	r3, [r4, #0]
 800c436:	2b2e      	cmp	r3, #46	@ 0x2e
 800c438:	d10a      	bne.n	800c450 <_svfiprintf_r+0x130>
 800c43a:	7863      	ldrb	r3, [r4, #1]
 800c43c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c43e:	d132      	bne.n	800c4a6 <_svfiprintf_r+0x186>
 800c440:	9b03      	ldr	r3, [sp, #12]
 800c442:	1d1a      	adds	r2, r3, #4
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	9203      	str	r2, [sp, #12]
 800c448:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c44c:	3402      	adds	r4, #2
 800c44e:	9305      	str	r3, [sp, #20]
 800c450:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c514 <_svfiprintf_r+0x1f4>
 800c454:	7821      	ldrb	r1, [r4, #0]
 800c456:	2203      	movs	r2, #3
 800c458:	4650      	mov	r0, sl
 800c45a:	f7f3 fef1 	bl	8000240 <memchr>
 800c45e:	b138      	cbz	r0, 800c470 <_svfiprintf_r+0x150>
 800c460:	9b04      	ldr	r3, [sp, #16]
 800c462:	eba0 000a 	sub.w	r0, r0, sl
 800c466:	2240      	movs	r2, #64	@ 0x40
 800c468:	4082      	lsls	r2, r0
 800c46a:	4313      	orrs	r3, r2
 800c46c:	3401      	adds	r4, #1
 800c46e:	9304      	str	r3, [sp, #16]
 800c470:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c474:	4824      	ldr	r0, [pc, #144]	@ (800c508 <_svfiprintf_r+0x1e8>)
 800c476:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c47a:	2206      	movs	r2, #6
 800c47c:	f7f3 fee0 	bl	8000240 <memchr>
 800c480:	2800      	cmp	r0, #0
 800c482:	d036      	beq.n	800c4f2 <_svfiprintf_r+0x1d2>
 800c484:	4b21      	ldr	r3, [pc, #132]	@ (800c50c <_svfiprintf_r+0x1ec>)
 800c486:	bb1b      	cbnz	r3, 800c4d0 <_svfiprintf_r+0x1b0>
 800c488:	9b03      	ldr	r3, [sp, #12]
 800c48a:	3307      	adds	r3, #7
 800c48c:	f023 0307 	bic.w	r3, r3, #7
 800c490:	3308      	adds	r3, #8
 800c492:	9303      	str	r3, [sp, #12]
 800c494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c496:	4433      	add	r3, r6
 800c498:	9309      	str	r3, [sp, #36]	@ 0x24
 800c49a:	e76a      	b.n	800c372 <_svfiprintf_r+0x52>
 800c49c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4a0:	460c      	mov	r4, r1
 800c4a2:	2001      	movs	r0, #1
 800c4a4:	e7a8      	b.n	800c3f8 <_svfiprintf_r+0xd8>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	3401      	adds	r4, #1
 800c4aa:	9305      	str	r3, [sp, #20]
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	f04f 0c0a 	mov.w	ip, #10
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4b8:	3a30      	subs	r2, #48	@ 0x30
 800c4ba:	2a09      	cmp	r2, #9
 800c4bc:	d903      	bls.n	800c4c6 <_svfiprintf_r+0x1a6>
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d0c6      	beq.n	800c450 <_svfiprintf_r+0x130>
 800c4c2:	9105      	str	r1, [sp, #20]
 800c4c4:	e7c4      	b.n	800c450 <_svfiprintf_r+0x130>
 800c4c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4ca:	4604      	mov	r4, r0
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	e7f0      	b.n	800c4b2 <_svfiprintf_r+0x192>
 800c4d0:	ab03      	add	r3, sp, #12
 800c4d2:	9300      	str	r3, [sp, #0]
 800c4d4:	462a      	mov	r2, r5
 800c4d6:	4b0e      	ldr	r3, [pc, #56]	@ (800c510 <_svfiprintf_r+0x1f0>)
 800c4d8:	a904      	add	r1, sp, #16
 800c4da:	4638      	mov	r0, r7
 800c4dc:	f3af 8000 	nop.w
 800c4e0:	1c42      	adds	r2, r0, #1
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	d1d6      	bne.n	800c494 <_svfiprintf_r+0x174>
 800c4e6:	89ab      	ldrh	r3, [r5, #12]
 800c4e8:	065b      	lsls	r3, r3, #25
 800c4ea:	f53f af2d 	bmi.w	800c348 <_svfiprintf_r+0x28>
 800c4ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4f0:	e72c      	b.n	800c34c <_svfiprintf_r+0x2c>
 800c4f2:	ab03      	add	r3, sp, #12
 800c4f4:	9300      	str	r3, [sp, #0]
 800c4f6:	462a      	mov	r2, r5
 800c4f8:	4b05      	ldr	r3, [pc, #20]	@ (800c510 <_svfiprintf_r+0x1f0>)
 800c4fa:	a904      	add	r1, sp, #16
 800c4fc:	4638      	mov	r0, r7
 800c4fe:	f000 f879 	bl	800c5f4 <_printf_i>
 800c502:	e7ed      	b.n	800c4e0 <_svfiprintf_r+0x1c0>
 800c504:	0800ce75 	.word	0x0800ce75
 800c508:	0800ce7f 	.word	0x0800ce7f
 800c50c:	00000000 	.word	0x00000000
 800c510:	0800c269 	.word	0x0800c269
 800c514:	0800ce7b 	.word	0x0800ce7b

0800c518 <_printf_common>:
 800c518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c51c:	4616      	mov	r6, r2
 800c51e:	4698      	mov	r8, r3
 800c520:	688a      	ldr	r2, [r1, #8]
 800c522:	690b      	ldr	r3, [r1, #16]
 800c524:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c528:	4293      	cmp	r3, r2
 800c52a:	bfb8      	it	lt
 800c52c:	4613      	movlt	r3, r2
 800c52e:	6033      	str	r3, [r6, #0]
 800c530:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c534:	4607      	mov	r7, r0
 800c536:	460c      	mov	r4, r1
 800c538:	b10a      	cbz	r2, 800c53e <_printf_common+0x26>
 800c53a:	3301      	adds	r3, #1
 800c53c:	6033      	str	r3, [r6, #0]
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	0699      	lsls	r1, r3, #26
 800c542:	bf42      	ittt	mi
 800c544:	6833      	ldrmi	r3, [r6, #0]
 800c546:	3302      	addmi	r3, #2
 800c548:	6033      	strmi	r3, [r6, #0]
 800c54a:	6825      	ldr	r5, [r4, #0]
 800c54c:	f015 0506 	ands.w	r5, r5, #6
 800c550:	d106      	bne.n	800c560 <_printf_common+0x48>
 800c552:	f104 0a19 	add.w	sl, r4, #25
 800c556:	68e3      	ldr	r3, [r4, #12]
 800c558:	6832      	ldr	r2, [r6, #0]
 800c55a:	1a9b      	subs	r3, r3, r2
 800c55c:	42ab      	cmp	r3, r5
 800c55e:	dc26      	bgt.n	800c5ae <_printf_common+0x96>
 800c560:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c564:	6822      	ldr	r2, [r4, #0]
 800c566:	3b00      	subs	r3, #0
 800c568:	bf18      	it	ne
 800c56a:	2301      	movne	r3, #1
 800c56c:	0692      	lsls	r2, r2, #26
 800c56e:	d42b      	bmi.n	800c5c8 <_printf_common+0xb0>
 800c570:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c574:	4641      	mov	r1, r8
 800c576:	4638      	mov	r0, r7
 800c578:	47c8      	blx	r9
 800c57a:	3001      	adds	r0, #1
 800c57c:	d01e      	beq.n	800c5bc <_printf_common+0xa4>
 800c57e:	6823      	ldr	r3, [r4, #0]
 800c580:	6922      	ldr	r2, [r4, #16]
 800c582:	f003 0306 	and.w	r3, r3, #6
 800c586:	2b04      	cmp	r3, #4
 800c588:	bf02      	ittt	eq
 800c58a:	68e5      	ldreq	r5, [r4, #12]
 800c58c:	6833      	ldreq	r3, [r6, #0]
 800c58e:	1aed      	subeq	r5, r5, r3
 800c590:	68a3      	ldr	r3, [r4, #8]
 800c592:	bf0c      	ite	eq
 800c594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c598:	2500      	movne	r5, #0
 800c59a:	4293      	cmp	r3, r2
 800c59c:	bfc4      	itt	gt
 800c59e:	1a9b      	subgt	r3, r3, r2
 800c5a0:	18ed      	addgt	r5, r5, r3
 800c5a2:	2600      	movs	r6, #0
 800c5a4:	341a      	adds	r4, #26
 800c5a6:	42b5      	cmp	r5, r6
 800c5a8:	d11a      	bne.n	800c5e0 <_printf_common+0xc8>
 800c5aa:	2000      	movs	r0, #0
 800c5ac:	e008      	b.n	800c5c0 <_printf_common+0xa8>
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	4652      	mov	r2, sl
 800c5b2:	4641      	mov	r1, r8
 800c5b4:	4638      	mov	r0, r7
 800c5b6:	47c8      	blx	r9
 800c5b8:	3001      	adds	r0, #1
 800c5ba:	d103      	bne.n	800c5c4 <_printf_common+0xac>
 800c5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5c4:	3501      	adds	r5, #1
 800c5c6:	e7c6      	b.n	800c556 <_printf_common+0x3e>
 800c5c8:	18e1      	adds	r1, r4, r3
 800c5ca:	1c5a      	adds	r2, r3, #1
 800c5cc:	2030      	movs	r0, #48	@ 0x30
 800c5ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c5d2:	4422      	add	r2, r4
 800c5d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c5d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c5dc:	3302      	adds	r3, #2
 800c5de:	e7c7      	b.n	800c570 <_printf_common+0x58>
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	4622      	mov	r2, r4
 800c5e4:	4641      	mov	r1, r8
 800c5e6:	4638      	mov	r0, r7
 800c5e8:	47c8      	blx	r9
 800c5ea:	3001      	adds	r0, #1
 800c5ec:	d0e6      	beq.n	800c5bc <_printf_common+0xa4>
 800c5ee:	3601      	adds	r6, #1
 800c5f0:	e7d9      	b.n	800c5a6 <_printf_common+0x8e>
	...

0800c5f4 <_printf_i>:
 800c5f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5f8:	7e0f      	ldrb	r7, [r1, #24]
 800c5fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c5fc:	2f78      	cmp	r7, #120	@ 0x78
 800c5fe:	4691      	mov	r9, r2
 800c600:	4680      	mov	r8, r0
 800c602:	460c      	mov	r4, r1
 800c604:	469a      	mov	sl, r3
 800c606:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c60a:	d807      	bhi.n	800c61c <_printf_i+0x28>
 800c60c:	2f62      	cmp	r7, #98	@ 0x62
 800c60e:	d80a      	bhi.n	800c626 <_printf_i+0x32>
 800c610:	2f00      	cmp	r7, #0
 800c612:	f000 80d2 	beq.w	800c7ba <_printf_i+0x1c6>
 800c616:	2f58      	cmp	r7, #88	@ 0x58
 800c618:	f000 80b9 	beq.w	800c78e <_printf_i+0x19a>
 800c61c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c620:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c624:	e03a      	b.n	800c69c <_printf_i+0xa8>
 800c626:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c62a:	2b15      	cmp	r3, #21
 800c62c:	d8f6      	bhi.n	800c61c <_printf_i+0x28>
 800c62e:	a101      	add	r1, pc, #4	@ (adr r1, 800c634 <_printf_i+0x40>)
 800c630:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c634:	0800c68d 	.word	0x0800c68d
 800c638:	0800c6a1 	.word	0x0800c6a1
 800c63c:	0800c61d 	.word	0x0800c61d
 800c640:	0800c61d 	.word	0x0800c61d
 800c644:	0800c61d 	.word	0x0800c61d
 800c648:	0800c61d 	.word	0x0800c61d
 800c64c:	0800c6a1 	.word	0x0800c6a1
 800c650:	0800c61d 	.word	0x0800c61d
 800c654:	0800c61d 	.word	0x0800c61d
 800c658:	0800c61d 	.word	0x0800c61d
 800c65c:	0800c61d 	.word	0x0800c61d
 800c660:	0800c7a1 	.word	0x0800c7a1
 800c664:	0800c6cb 	.word	0x0800c6cb
 800c668:	0800c75b 	.word	0x0800c75b
 800c66c:	0800c61d 	.word	0x0800c61d
 800c670:	0800c61d 	.word	0x0800c61d
 800c674:	0800c7c3 	.word	0x0800c7c3
 800c678:	0800c61d 	.word	0x0800c61d
 800c67c:	0800c6cb 	.word	0x0800c6cb
 800c680:	0800c61d 	.word	0x0800c61d
 800c684:	0800c61d 	.word	0x0800c61d
 800c688:	0800c763 	.word	0x0800c763
 800c68c:	6833      	ldr	r3, [r6, #0]
 800c68e:	1d1a      	adds	r2, r3, #4
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	6032      	str	r2, [r6, #0]
 800c694:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c698:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c69c:	2301      	movs	r3, #1
 800c69e:	e09d      	b.n	800c7dc <_printf_i+0x1e8>
 800c6a0:	6833      	ldr	r3, [r6, #0]
 800c6a2:	6820      	ldr	r0, [r4, #0]
 800c6a4:	1d19      	adds	r1, r3, #4
 800c6a6:	6031      	str	r1, [r6, #0]
 800c6a8:	0606      	lsls	r6, r0, #24
 800c6aa:	d501      	bpl.n	800c6b0 <_printf_i+0xbc>
 800c6ac:	681d      	ldr	r5, [r3, #0]
 800c6ae:	e003      	b.n	800c6b8 <_printf_i+0xc4>
 800c6b0:	0645      	lsls	r5, r0, #25
 800c6b2:	d5fb      	bpl.n	800c6ac <_printf_i+0xb8>
 800c6b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c6b8:	2d00      	cmp	r5, #0
 800c6ba:	da03      	bge.n	800c6c4 <_printf_i+0xd0>
 800c6bc:	232d      	movs	r3, #45	@ 0x2d
 800c6be:	426d      	negs	r5, r5
 800c6c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6c4:	4859      	ldr	r0, [pc, #356]	@ (800c82c <_printf_i+0x238>)
 800c6c6:	230a      	movs	r3, #10
 800c6c8:	e011      	b.n	800c6ee <_printf_i+0xfa>
 800c6ca:	6821      	ldr	r1, [r4, #0]
 800c6cc:	6833      	ldr	r3, [r6, #0]
 800c6ce:	0608      	lsls	r0, r1, #24
 800c6d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c6d4:	d402      	bmi.n	800c6dc <_printf_i+0xe8>
 800c6d6:	0649      	lsls	r1, r1, #25
 800c6d8:	bf48      	it	mi
 800c6da:	b2ad      	uxthmi	r5, r5
 800c6dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c6de:	4853      	ldr	r0, [pc, #332]	@ (800c82c <_printf_i+0x238>)
 800c6e0:	6033      	str	r3, [r6, #0]
 800c6e2:	bf14      	ite	ne
 800c6e4:	230a      	movne	r3, #10
 800c6e6:	2308      	moveq	r3, #8
 800c6e8:	2100      	movs	r1, #0
 800c6ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c6ee:	6866      	ldr	r6, [r4, #4]
 800c6f0:	60a6      	str	r6, [r4, #8]
 800c6f2:	2e00      	cmp	r6, #0
 800c6f4:	bfa2      	ittt	ge
 800c6f6:	6821      	ldrge	r1, [r4, #0]
 800c6f8:	f021 0104 	bicge.w	r1, r1, #4
 800c6fc:	6021      	strge	r1, [r4, #0]
 800c6fe:	b90d      	cbnz	r5, 800c704 <_printf_i+0x110>
 800c700:	2e00      	cmp	r6, #0
 800c702:	d04b      	beq.n	800c79c <_printf_i+0x1a8>
 800c704:	4616      	mov	r6, r2
 800c706:	fbb5 f1f3 	udiv	r1, r5, r3
 800c70a:	fb03 5711 	mls	r7, r3, r1, r5
 800c70e:	5dc7      	ldrb	r7, [r0, r7]
 800c710:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c714:	462f      	mov	r7, r5
 800c716:	42bb      	cmp	r3, r7
 800c718:	460d      	mov	r5, r1
 800c71a:	d9f4      	bls.n	800c706 <_printf_i+0x112>
 800c71c:	2b08      	cmp	r3, #8
 800c71e:	d10b      	bne.n	800c738 <_printf_i+0x144>
 800c720:	6823      	ldr	r3, [r4, #0]
 800c722:	07df      	lsls	r7, r3, #31
 800c724:	d508      	bpl.n	800c738 <_printf_i+0x144>
 800c726:	6923      	ldr	r3, [r4, #16]
 800c728:	6861      	ldr	r1, [r4, #4]
 800c72a:	4299      	cmp	r1, r3
 800c72c:	bfde      	ittt	le
 800c72e:	2330      	movle	r3, #48	@ 0x30
 800c730:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c734:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c738:	1b92      	subs	r2, r2, r6
 800c73a:	6122      	str	r2, [r4, #16]
 800c73c:	f8cd a000 	str.w	sl, [sp]
 800c740:	464b      	mov	r3, r9
 800c742:	aa03      	add	r2, sp, #12
 800c744:	4621      	mov	r1, r4
 800c746:	4640      	mov	r0, r8
 800c748:	f7ff fee6 	bl	800c518 <_printf_common>
 800c74c:	3001      	adds	r0, #1
 800c74e:	d14a      	bne.n	800c7e6 <_printf_i+0x1f2>
 800c750:	f04f 30ff 	mov.w	r0, #4294967295
 800c754:	b004      	add	sp, #16
 800c756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c75a:	6823      	ldr	r3, [r4, #0]
 800c75c:	f043 0320 	orr.w	r3, r3, #32
 800c760:	6023      	str	r3, [r4, #0]
 800c762:	4833      	ldr	r0, [pc, #204]	@ (800c830 <_printf_i+0x23c>)
 800c764:	2778      	movs	r7, #120	@ 0x78
 800c766:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c76a:	6823      	ldr	r3, [r4, #0]
 800c76c:	6831      	ldr	r1, [r6, #0]
 800c76e:	061f      	lsls	r7, r3, #24
 800c770:	f851 5b04 	ldr.w	r5, [r1], #4
 800c774:	d402      	bmi.n	800c77c <_printf_i+0x188>
 800c776:	065f      	lsls	r7, r3, #25
 800c778:	bf48      	it	mi
 800c77a:	b2ad      	uxthmi	r5, r5
 800c77c:	6031      	str	r1, [r6, #0]
 800c77e:	07d9      	lsls	r1, r3, #31
 800c780:	bf44      	itt	mi
 800c782:	f043 0320 	orrmi.w	r3, r3, #32
 800c786:	6023      	strmi	r3, [r4, #0]
 800c788:	b11d      	cbz	r5, 800c792 <_printf_i+0x19e>
 800c78a:	2310      	movs	r3, #16
 800c78c:	e7ac      	b.n	800c6e8 <_printf_i+0xf4>
 800c78e:	4827      	ldr	r0, [pc, #156]	@ (800c82c <_printf_i+0x238>)
 800c790:	e7e9      	b.n	800c766 <_printf_i+0x172>
 800c792:	6823      	ldr	r3, [r4, #0]
 800c794:	f023 0320 	bic.w	r3, r3, #32
 800c798:	6023      	str	r3, [r4, #0]
 800c79a:	e7f6      	b.n	800c78a <_printf_i+0x196>
 800c79c:	4616      	mov	r6, r2
 800c79e:	e7bd      	b.n	800c71c <_printf_i+0x128>
 800c7a0:	6833      	ldr	r3, [r6, #0]
 800c7a2:	6825      	ldr	r5, [r4, #0]
 800c7a4:	6961      	ldr	r1, [r4, #20]
 800c7a6:	1d18      	adds	r0, r3, #4
 800c7a8:	6030      	str	r0, [r6, #0]
 800c7aa:	062e      	lsls	r6, r5, #24
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	d501      	bpl.n	800c7b4 <_printf_i+0x1c0>
 800c7b0:	6019      	str	r1, [r3, #0]
 800c7b2:	e002      	b.n	800c7ba <_printf_i+0x1c6>
 800c7b4:	0668      	lsls	r0, r5, #25
 800c7b6:	d5fb      	bpl.n	800c7b0 <_printf_i+0x1bc>
 800c7b8:	8019      	strh	r1, [r3, #0]
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	6123      	str	r3, [r4, #16]
 800c7be:	4616      	mov	r6, r2
 800c7c0:	e7bc      	b.n	800c73c <_printf_i+0x148>
 800c7c2:	6833      	ldr	r3, [r6, #0]
 800c7c4:	1d1a      	adds	r2, r3, #4
 800c7c6:	6032      	str	r2, [r6, #0]
 800c7c8:	681e      	ldr	r6, [r3, #0]
 800c7ca:	6862      	ldr	r2, [r4, #4]
 800c7cc:	2100      	movs	r1, #0
 800c7ce:	4630      	mov	r0, r6
 800c7d0:	f7f3 fd36 	bl	8000240 <memchr>
 800c7d4:	b108      	cbz	r0, 800c7da <_printf_i+0x1e6>
 800c7d6:	1b80      	subs	r0, r0, r6
 800c7d8:	6060      	str	r0, [r4, #4]
 800c7da:	6863      	ldr	r3, [r4, #4]
 800c7dc:	6123      	str	r3, [r4, #16]
 800c7de:	2300      	movs	r3, #0
 800c7e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7e4:	e7aa      	b.n	800c73c <_printf_i+0x148>
 800c7e6:	6923      	ldr	r3, [r4, #16]
 800c7e8:	4632      	mov	r2, r6
 800c7ea:	4649      	mov	r1, r9
 800c7ec:	4640      	mov	r0, r8
 800c7ee:	47d0      	blx	sl
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	d0ad      	beq.n	800c750 <_printf_i+0x15c>
 800c7f4:	6823      	ldr	r3, [r4, #0]
 800c7f6:	079b      	lsls	r3, r3, #30
 800c7f8:	d413      	bmi.n	800c822 <_printf_i+0x22e>
 800c7fa:	68e0      	ldr	r0, [r4, #12]
 800c7fc:	9b03      	ldr	r3, [sp, #12]
 800c7fe:	4298      	cmp	r0, r3
 800c800:	bfb8      	it	lt
 800c802:	4618      	movlt	r0, r3
 800c804:	e7a6      	b.n	800c754 <_printf_i+0x160>
 800c806:	2301      	movs	r3, #1
 800c808:	4632      	mov	r2, r6
 800c80a:	4649      	mov	r1, r9
 800c80c:	4640      	mov	r0, r8
 800c80e:	47d0      	blx	sl
 800c810:	3001      	adds	r0, #1
 800c812:	d09d      	beq.n	800c750 <_printf_i+0x15c>
 800c814:	3501      	adds	r5, #1
 800c816:	68e3      	ldr	r3, [r4, #12]
 800c818:	9903      	ldr	r1, [sp, #12]
 800c81a:	1a5b      	subs	r3, r3, r1
 800c81c:	42ab      	cmp	r3, r5
 800c81e:	dcf2      	bgt.n	800c806 <_printf_i+0x212>
 800c820:	e7eb      	b.n	800c7fa <_printf_i+0x206>
 800c822:	2500      	movs	r5, #0
 800c824:	f104 0619 	add.w	r6, r4, #25
 800c828:	e7f5      	b.n	800c816 <_printf_i+0x222>
 800c82a:	bf00      	nop
 800c82c:	0800ce86 	.word	0x0800ce86
 800c830:	0800ce97 	.word	0x0800ce97

0800c834 <memmove>:
 800c834:	4288      	cmp	r0, r1
 800c836:	b510      	push	{r4, lr}
 800c838:	eb01 0402 	add.w	r4, r1, r2
 800c83c:	d902      	bls.n	800c844 <memmove+0x10>
 800c83e:	4284      	cmp	r4, r0
 800c840:	4623      	mov	r3, r4
 800c842:	d807      	bhi.n	800c854 <memmove+0x20>
 800c844:	1e43      	subs	r3, r0, #1
 800c846:	42a1      	cmp	r1, r4
 800c848:	d008      	beq.n	800c85c <memmove+0x28>
 800c84a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c84e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c852:	e7f8      	b.n	800c846 <memmove+0x12>
 800c854:	4402      	add	r2, r0
 800c856:	4601      	mov	r1, r0
 800c858:	428a      	cmp	r2, r1
 800c85a:	d100      	bne.n	800c85e <memmove+0x2a>
 800c85c:	bd10      	pop	{r4, pc}
 800c85e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c862:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c866:	e7f7      	b.n	800c858 <memmove+0x24>

0800c868 <_sbrk_r>:
 800c868:	b538      	push	{r3, r4, r5, lr}
 800c86a:	4d06      	ldr	r5, [pc, #24]	@ (800c884 <_sbrk_r+0x1c>)
 800c86c:	2300      	movs	r3, #0
 800c86e:	4604      	mov	r4, r0
 800c870:	4608      	mov	r0, r1
 800c872:	602b      	str	r3, [r5, #0]
 800c874:	f7f8 fbc8 	bl	8005008 <_sbrk>
 800c878:	1c43      	adds	r3, r0, #1
 800c87a:	d102      	bne.n	800c882 <_sbrk_r+0x1a>
 800c87c:	682b      	ldr	r3, [r5, #0]
 800c87e:	b103      	cbz	r3, 800c882 <_sbrk_r+0x1a>
 800c880:	6023      	str	r3, [r4, #0]
 800c882:	bd38      	pop	{r3, r4, r5, pc}
 800c884:	20000708 	.word	0x20000708

0800c888 <memcpy>:
 800c888:	440a      	add	r2, r1
 800c88a:	4291      	cmp	r1, r2
 800c88c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c890:	d100      	bne.n	800c894 <memcpy+0xc>
 800c892:	4770      	bx	lr
 800c894:	b510      	push	{r4, lr}
 800c896:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c89a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c89e:	4291      	cmp	r1, r2
 800c8a0:	d1f9      	bne.n	800c896 <memcpy+0xe>
 800c8a2:	bd10      	pop	{r4, pc}

0800c8a4 <_realloc_r>:
 800c8a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8a8:	4680      	mov	r8, r0
 800c8aa:	4615      	mov	r5, r2
 800c8ac:	460c      	mov	r4, r1
 800c8ae:	b921      	cbnz	r1, 800c8ba <_realloc_r+0x16>
 800c8b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	f7ff bc4b 	b.w	800c150 <_malloc_r>
 800c8ba:	b92a      	cbnz	r2, 800c8c8 <_realloc_r+0x24>
 800c8bc:	f7ff fbdc 	bl	800c078 <_free_r>
 800c8c0:	2400      	movs	r4, #0
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8c8:	f000 f81a 	bl	800c900 <_malloc_usable_size_r>
 800c8cc:	4285      	cmp	r5, r0
 800c8ce:	4606      	mov	r6, r0
 800c8d0:	d802      	bhi.n	800c8d8 <_realloc_r+0x34>
 800c8d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c8d6:	d8f4      	bhi.n	800c8c2 <_realloc_r+0x1e>
 800c8d8:	4629      	mov	r1, r5
 800c8da:	4640      	mov	r0, r8
 800c8dc:	f7ff fc38 	bl	800c150 <_malloc_r>
 800c8e0:	4607      	mov	r7, r0
 800c8e2:	2800      	cmp	r0, #0
 800c8e4:	d0ec      	beq.n	800c8c0 <_realloc_r+0x1c>
 800c8e6:	42b5      	cmp	r5, r6
 800c8e8:	462a      	mov	r2, r5
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	bf28      	it	cs
 800c8ee:	4632      	movcs	r2, r6
 800c8f0:	f7ff ffca 	bl	800c888 <memcpy>
 800c8f4:	4621      	mov	r1, r4
 800c8f6:	4640      	mov	r0, r8
 800c8f8:	f7ff fbbe 	bl	800c078 <_free_r>
 800c8fc:	463c      	mov	r4, r7
 800c8fe:	e7e0      	b.n	800c8c2 <_realloc_r+0x1e>

0800c900 <_malloc_usable_size_r>:
 800c900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c904:	1f18      	subs	r0, r3, #4
 800c906:	2b00      	cmp	r3, #0
 800c908:	bfbc      	itt	lt
 800c90a:	580b      	ldrlt	r3, [r1, r0]
 800c90c:	18c0      	addlt	r0, r0, r3
 800c90e:	4770      	bx	lr

0800c910 <floor>:
 800c910:	ec51 0b10 	vmov	r0, r1, d0
 800c914:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c91c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c920:	2e13      	cmp	r6, #19
 800c922:	460c      	mov	r4, r1
 800c924:	4605      	mov	r5, r0
 800c926:	4680      	mov	r8, r0
 800c928:	dc34      	bgt.n	800c994 <floor+0x84>
 800c92a:	2e00      	cmp	r6, #0
 800c92c:	da17      	bge.n	800c95e <floor+0x4e>
 800c92e:	a332      	add	r3, pc, #200	@ (adr r3, 800c9f8 <floor+0xe8>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f7f3 fcda 	bl	80002ec <__adddf3>
 800c938:	2200      	movs	r2, #0
 800c93a:	2300      	movs	r3, #0
 800c93c:	f7f4 f91c 	bl	8000b78 <__aeabi_dcmpgt>
 800c940:	b150      	cbz	r0, 800c958 <floor+0x48>
 800c942:	2c00      	cmp	r4, #0
 800c944:	da55      	bge.n	800c9f2 <floor+0xe2>
 800c946:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c94a:	432c      	orrs	r4, r5
 800c94c:	2500      	movs	r5, #0
 800c94e:	42ac      	cmp	r4, r5
 800c950:	4c2b      	ldr	r4, [pc, #172]	@ (800ca00 <floor+0xf0>)
 800c952:	bf08      	it	eq
 800c954:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c958:	4621      	mov	r1, r4
 800c95a:	4628      	mov	r0, r5
 800c95c:	e023      	b.n	800c9a6 <floor+0x96>
 800c95e:	4f29      	ldr	r7, [pc, #164]	@ (800ca04 <floor+0xf4>)
 800c960:	4137      	asrs	r7, r6
 800c962:	ea01 0307 	and.w	r3, r1, r7
 800c966:	4303      	orrs	r3, r0
 800c968:	d01d      	beq.n	800c9a6 <floor+0x96>
 800c96a:	a323      	add	r3, pc, #140	@ (adr r3, 800c9f8 <floor+0xe8>)
 800c96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c970:	f7f3 fcbc 	bl	80002ec <__adddf3>
 800c974:	2200      	movs	r2, #0
 800c976:	2300      	movs	r3, #0
 800c978:	f7f4 f8fe 	bl	8000b78 <__aeabi_dcmpgt>
 800c97c:	2800      	cmp	r0, #0
 800c97e:	d0eb      	beq.n	800c958 <floor+0x48>
 800c980:	2c00      	cmp	r4, #0
 800c982:	bfbe      	ittt	lt
 800c984:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c988:	4133      	asrlt	r3, r6
 800c98a:	18e4      	addlt	r4, r4, r3
 800c98c:	ea24 0407 	bic.w	r4, r4, r7
 800c990:	2500      	movs	r5, #0
 800c992:	e7e1      	b.n	800c958 <floor+0x48>
 800c994:	2e33      	cmp	r6, #51	@ 0x33
 800c996:	dd0a      	ble.n	800c9ae <floor+0x9e>
 800c998:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c99c:	d103      	bne.n	800c9a6 <floor+0x96>
 800c99e:	4602      	mov	r2, r0
 800c9a0:	460b      	mov	r3, r1
 800c9a2:	f7f3 fca3 	bl	80002ec <__adddf3>
 800c9a6:	ec41 0b10 	vmov	d0, r0, r1
 800c9aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9ae:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c9b2:	f04f 37ff 	mov.w	r7, #4294967295
 800c9b6:	40df      	lsrs	r7, r3
 800c9b8:	4207      	tst	r7, r0
 800c9ba:	d0f4      	beq.n	800c9a6 <floor+0x96>
 800c9bc:	a30e      	add	r3, pc, #56	@ (adr r3, 800c9f8 <floor+0xe8>)
 800c9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c2:	f7f3 fc93 	bl	80002ec <__adddf3>
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	f7f4 f8d5 	bl	8000b78 <__aeabi_dcmpgt>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	d0c2      	beq.n	800c958 <floor+0x48>
 800c9d2:	2c00      	cmp	r4, #0
 800c9d4:	da0a      	bge.n	800c9ec <floor+0xdc>
 800c9d6:	2e14      	cmp	r6, #20
 800c9d8:	d101      	bne.n	800c9de <floor+0xce>
 800c9da:	3401      	adds	r4, #1
 800c9dc:	e006      	b.n	800c9ec <floor+0xdc>
 800c9de:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	40b3      	lsls	r3, r6
 800c9e6:	441d      	add	r5, r3
 800c9e8:	4545      	cmp	r5, r8
 800c9ea:	d3f6      	bcc.n	800c9da <floor+0xca>
 800c9ec:	ea25 0507 	bic.w	r5, r5, r7
 800c9f0:	e7b2      	b.n	800c958 <floor+0x48>
 800c9f2:	2500      	movs	r5, #0
 800c9f4:	462c      	mov	r4, r5
 800c9f6:	e7af      	b.n	800c958 <floor+0x48>
 800c9f8:	8800759c 	.word	0x8800759c
 800c9fc:	7e37e43c 	.word	0x7e37e43c
 800ca00:	bff00000 	.word	0xbff00000
 800ca04:	000fffff 	.word	0x000fffff

0800ca08 <round>:
 800ca08:	ec51 0b10 	vmov	r0, r1, d0
 800ca0c:	b570      	push	{r4, r5, r6, lr}
 800ca0e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800ca12:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800ca16:	2a13      	cmp	r2, #19
 800ca18:	460b      	mov	r3, r1
 800ca1a:	4605      	mov	r5, r0
 800ca1c:	dc1b      	bgt.n	800ca56 <round+0x4e>
 800ca1e:	2a00      	cmp	r2, #0
 800ca20:	da0b      	bge.n	800ca3a <round+0x32>
 800ca22:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ca26:	3201      	adds	r2, #1
 800ca28:	bf04      	itt	eq
 800ca2a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800ca2e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800ca32:	2200      	movs	r2, #0
 800ca34:	4619      	mov	r1, r3
 800ca36:	4610      	mov	r0, r2
 800ca38:	e015      	b.n	800ca66 <round+0x5e>
 800ca3a:	4c15      	ldr	r4, [pc, #84]	@ (800ca90 <round+0x88>)
 800ca3c:	4114      	asrs	r4, r2
 800ca3e:	ea04 0601 	and.w	r6, r4, r1
 800ca42:	4306      	orrs	r6, r0
 800ca44:	d00f      	beq.n	800ca66 <round+0x5e>
 800ca46:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800ca4a:	fa41 f202 	asr.w	r2, r1, r2
 800ca4e:	4413      	add	r3, r2
 800ca50:	ea23 0304 	bic.w	r3, r3, r4
 800ca54:	e7ed      	b.n	800ca32 <round+0x2a>
 800ca56:	2a33      	cmp	r2, #51	@ 0x33
 800ca58:	dd08      	ble.n	800ca6c <round+0x64>
 800ca5a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800ca5e:	d102      	bne.n	800ca66 <round+0x5e>
 800ca60:	4602      	mov	r2, r0
 800ca62:	f7f3 fc43 	bl	80002ec <__adddf3>
 800ca66:	ec41 0b10 	vmov	d0, r0, r1
 800ca6a:	bd70      	pop	{r4, r5, r6, pc}
 800ca6c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800ca70:	f04f 34ff 	mov.w	r4, #4294967295
 800ca74:	40f4      	lsrs	r4, r6
 800ca76:	4204      	tst	r4, r0
 800ca78:	d0f5      	beq.n	800ca66 <round+0x5e>
 800ca7a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800ca7e:	2201      	movs	r2, #1
 800ca80:	408a      	lsls	r2, r1
 800ca82:	1952      	adds	r2, r2, r5
 800ca84:	bf28      	it	cs
 800ca86:	3301      	addcs	r3, #1
 800ca88:	ea22 0204 	bic.w	r2, r2, r4
 800ca8c:	e7d2      	b.n	800ca34 <round+0x2c>
 800ca8e:	bf00      	nop
 800ca90:	000fffff 	.word	0x000fffff

0800ca94 <_init>:
 800ca94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca96:	bf00      	nop
 800ca98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca9a:	bc08      	pop	{r3}
 800ca9c:	469e      	mov	lr, r3
 800ca9e:	4770      	bx	lr

0800caa0 <_fini>:
 800caa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caa2:	bf00      	nop
 800caa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caa6:	bc08      	pop	{r3}
 800caa8:	469e      	mov	lr, r3
 800caaa:	4770      	bx	lr
