Simulator report for lab4
Fri Nov 02 18:22:06 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ALTSYNCRAM
  6. |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 356 nodes    ;
; Simulation Coverage         ;      68.01 % ;
; Total Number of Transitions ; 4747         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Option                                                                                     ; Setting          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Simulation mode                                                                            ; Functional       ; Timing        ;
; Start time                                                                                 ; 0 ns             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF             ;               ;
; Vector input source                                                                        ; control_unit.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On               ; On            ;
; Check outputs                                                                              ; Off              ; Off           ;
; Report simulation coverage                                                                 ; On               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On               ; On            ;
; Display missing 1-value coverage report                                                    ; On               ; On            ;
; Display missing 0-value coverage report                                                    ; On               ; On            ;
; Detect setup and hold time violations                                                      ; Off              ; Off           ;
; Detect glitches                                                                            ; Off              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off              ; Off           ;
; Generate Signal Activity File                                                              ; Off              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off              ; Off           ;
; Group bus channels in simulation results                                                   ; Off              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------------+
; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------------------+
; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      68.01 % ;
; Total nodes checked                                 ; 356          ;
; Total output ports checked                          ; 372          ;
; Total output ports with complete 1/0-value coverage ; 253          ;
; Total output ports with no 1/0-value coverage       ; 110          ;
; Total output ports with no 1-value coverage         ; 110          ;
; Total output ports with no 0-value coverage         ; 119          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                             ; Output Port Name                                                                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |control_unit|adress_add                                                                                                              ; |control_unit|adress_add                                                                                                              ; pin_out          ;
; |control_unit|inst16                                                                                                                  ; |control_unit|inst16                                                                                                                  ; regout           ;
; |control_unit|inst16~0                                                                                                                ; |control_unit|inst16~0                                                                                                                ; out0             ;
; |control_unit|aclr_counter                                                                                                            ; |control_unit|aclr_counter                                                                                                            ; pin_out          ;
; |control_unit|inst108                                                                                                                 ; |control_unit|inst108                                                                                                                 ; out0             ;
; |control_unit|inst112                                                                                                                 ; |control_unit|inst112                                                                                                                 ; out0             ;
; |control_unit|CLK                                                                                                                     ; |control_unit|CLK                                                                                                                     ; out              ;
; |control_unit|jz_com                                                                                                                  ; |control_unit|jz_com                                                                                                                  ; pin_out          ;
; |control_unit|inst32                                                                                                                  ; |control_unit|inst32                                                                                                                  ; out0             ;
; |control_unit|inst9                                                                                                                   ; |control_unit|inst9                                                                                                                   ; out0             ;
; |control_unit|inst66                                                                                                                  ; |control_unit|inst66                                                                                                                  ; out0             ;
; |control_unit|inst17                                                                                                                  ; |control_unit|inst17                                                                                                                  ; out0             ;
; |control_unit|offset[5]                                                                                                               ; |control_unit|offset[5]                                                                                                               ; pin_out          ;
; |control_unit|offset[4]                                                                                                               ; |control_unit|offset[4]                                                                                                               ; pin_out          ;
; |control_unit|offset[3]                                                                                                               ; |control_unit|offset[3]                                                                                                               ; pin_out          ;
; |control_unit|offset[1]                                                                                                               ; |control_unit|offset[1]                                                                                                               ; pin_out          ;
; |control_unit|ad[7]                                                                                                                   ; |control_unit|ad[7]                                                                                                                   ; pin_out          ;
; |control_unit|ad[5]                                                                                                                   ; |control_unit|ad[5]                                                                                                                   ; pin_out          ;
; |control_unit|ad[4]                                                                                                                   ; |control_unit|ad[4]                                                                                                                   ; pin_out          ;
; |control_unit|ad[1]                                                                                                                   ; |control_unit|ad[1]                                                                                                                   ; pin_out          ;
; |control_unit|ad[0]                                                                                                                   ; |control_unit|ad[0]                                                                                                                   ; pin_out          ;
; |control_unit|inst42                                                                                                                  ; |control_unit|inst42                                                                                                                  ; out0             ;
; |control_unit|inst43                                                                                                                  ; |control_unit|inst43                                                                                                                  ; out0             ;
; |control_unit|inst72                                                                                                                  ; |control_unit|inst72                                                                                                                  ; out0             ;
; |control_unit|inst28                                                                                                                  ; |control_unit|inst28                                                                                                                  ; out0             ;
; |control_unit|inst25                                                                                                                  ; |control_unit|inst25                                                                                                                  ; out              ;
; |control_unit|inst6                                                                                                                   ; |control_unit|inst6                                                                                                                   ; out0             ;
; |control_unit|clk_de                                                                                                                  ; |control_unit|clk_de                                                                                                                  ; pin_out          ;
; |control_unit|src/dst                                                                                                                 ; |control_unit|src/dst                                                                                                                 ; pin_out          ;
; |control_unit|cl_reg                                                                                                                  ; |control_unit|cl_reg                                                                                                                  ; pin_out          ;
; |control_unit|jz_was_or_not                                                                                                           ; |control_unit|jz_was_or_not                                                                                                           ; pin_out          ;
; |control_unit|address[7]                                                                                                              ; |control_unit|address[7]                                                                                                              ; pin_out          ;
; |control_unit|address[5]                                                                                                              ; |control_unit|address[5]                                                                                                              ; pin_out          ;
; |control_unit|address[4]                                                                                                              ; |control_unit|address[4]                                                                                                              ; pin_out          ;
; |control_unit|address[2]                                                                                                              ; |control_unit|address[2]                                                                                                              ; pin_out          ;
; |control_unit|address[1]                                                                                                              ; |control_unit|address[1]                                                                                                              ; pin_out          ;
; |control_unit|address[0]                                                                                                              ; |control_unit|address[0]                                                                                                              ; pin_out          ;
; |control_unit|command[7]                                                                                                              ; |control_unit|command[7]                                                                                                              ; pin_out          ;
; |control_unit|command[6]                                                                                                              ; |control_unit|command[6]                                                                                                              ; pin_out          ;
; |control_unit|command[5]                                                                                                              ; |control_unit|command[5]                                                                                                              ; pin_out          ;
; |control_unit|command[3]                                                                                                              ; |control_unit|command[3]                                                                                                              ; pin_out          ;
; |control_unit|command[1]                                                                                                              ; |control_unit|command[1]                                                                                                              ; pin_out          ;
; |control_unit|command[0]                                                                                                              ; |control_unit|command[0]                                                                                                              ; pin_out          ;
; |control_unit|counter[3]                                                                                                              ; |control_unit|counter[3]                                                                                                              ; pin_out          ;
; |control_unit|counter[2]                                                                                                              ; |control_unit|counter[2]                                                                                                              ; pin_out          ;
; |control_unit|counter[1]                                                                                                              ; |control_unit|counter[1]                                                                                                              ; pin_out          ;
; |control_unit|counter[0]                                                                                                              ; |control_unit|counter[0]                                                                                                              ; pin_out          ;
; |control_unit|out_memory[3]                                                                                                           ; |control_unit|out_memory[3]                                                                                                           ; pin_out          ;
; |control_unit|out_memory[2]                                                                                                           ; |control_unit|out_memory[2]                                                                                                           ; pin_out          ;
; |control_unit|out_memory[1]                                                                                                           ; |control_unit|out_memory[1]                                                                                                           ; pin_out          ;
; |control_unit|out_memory[0]                                                                                                           ; |control_unit|out_memory[0]                                                                                                           ; pin_out          ;
; |control_unit|reg_num[2]                                                                                                              ; |control_unit|reg_num[2]                                                                                                              ; pin_out          ;
; |control_unit|reg_num[1]                                                                                                              ; |control_unit|reg_num[1]                                                                                                              ; pin_out          ;
; |control_unit|reg_num[0]                                                                                                              ; |control_unit|reg_num[0]                                                                                                              ; pin_out          ;
; |control_unit|reg_out[3]                                                                                                              ; |control_unit|reg_out[3]                                                                                                              ; pin_out          ;
; |control_unit|reg_out[1]                                                                                                              ; |control_unit|reg_out[1]                                                                                                              ; pin_out          ;
; |control_unit|reg_out[0]                                                                                                              ; |control_unit|reg_out[0]                                                                                                              ; pin_out          ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0           ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0           ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1           ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1           ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout             ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout             ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0           ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0           ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout             ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]             ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]             ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]             ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]             ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]             ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]             ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]             ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout~1                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout~1                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout~1                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout~1                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~1                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~1                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout~1                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout~1                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w1_n0_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w1_n0_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w1_n0_mux_dataout~1                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w1_n0_mux_dataout~1                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w1_n0_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w1_n0_mux_dataout                  ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w3_n0_mux_dataout~0                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w3_n0_mux_dataout~0                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w3_n0_mux_dataout~1                ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w3_n0_mux_dataout~1                ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w3_n0_mux_dataout                  ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w3_n0_mux_dataout                  ; out0             ;
; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0       ; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0       ; sumout           ;
; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0       ; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1       ; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1       ; sumout           ;
; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]     ; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                ; regout           ;
; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]     ; |control_unit|command_reg:inst4|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                ; regout           ;
; |control_unit|command_reg:inst4|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]             ; |control_unit|command_reg:inst4|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]             ; out0             ;
; |control_unit|command_reg:inst4|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]             ; |control_unit|command_reg:inst4|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]             ; out0             ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |control_unit|IP:inst96|inst11                                                                                                        ; |control_unit|IP:inst96|inst11                                                                                                        ; out0             ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regout           ;
; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0               ; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0               ; sumout           ;
; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0               ; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1               ; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1               ; sumout           ;
; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]             ; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                        ; regout           ;
; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]             ; |control_unit|IP:inst96|lpm_counter3:inst9|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                        ; regout           ;
; |control_unit|IP:inst96|lpm_compare4:inst|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]               ; |control_unit|IP:inst96|lpm_compare4:inst|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]               ; out0             ;
; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0               ; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0               ; sumout           ;
; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0               ; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1               ; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1               ; sumout           ;
; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]             ; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                        ; regout           ;
; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]             ; |control_unit|IP:inst96|lpm_counter3:inst7|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                        ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0              ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0~COUT         ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1              ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1~COUT         ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2              ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2~COUT         ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3              ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3              ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[2]            ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                       ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[1]            ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                       ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[0]            ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                       ; regout           ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                   ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                   ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                   ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                   ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                   ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                   ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                   ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                   ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                   ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                   ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                 ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                 ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                   ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                   ; out0             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0                        ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0                        ; sumout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0                        ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT                   ; cout             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1                        ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1                        ; sumout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1                        ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT                   ; cout             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2                        ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2                        ; sumout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1]                      ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]                                 ; regout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0]                      ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]                                 ; regout           ;
; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]                         ; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]                         ; out0             ;
; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]                                ; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]                                ; out0             ;
; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ram_block1a1              ; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|q_a[1]                    ; portadataout0    ;
; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ram_block1a3              ; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|q_a[3]                    ; portadataout0    ;
; |control_unit|memory:inst3|demux2:inst2|inst10                                                                                        ; |control_unit|memory:inst3|demux2:inst2|inst10                                                                                        ; out0             ;
; |control_unit|memory:inst3|demux2:inst2|inst11                                                                                        ; |control_unit|memory:inst3|demux2:inst2|inst11                                                                                        ; out0             ;
; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|ram_block1a0                  ; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|q_a[0]                        ; portadataout0    ;
; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|ram_block1a1                  ; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|q_a[1]                        ; portadataout0    ;
; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|ram_block1a2                  ; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|q_a[2]                        ; portadataout0    ;
; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|ram_block1a3                  ; |control_unit|memory:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2751:auto_generated|q_a[3]                        ; portadataout0    ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~0                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~0                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~1                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~1                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout                       ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout                       ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~1                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~1                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout                       ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout                       ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~1                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~1                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout                       ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout                       ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~1                     ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~1                     ; out0             ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout                       ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout                       ; out0             ;
; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0       ; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0       ; sumout           ;
; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0       ; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1       ; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1       ; sumout           ;
; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]     ; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                ; regout           ;
; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]     ; |control_unit|command_reg:inst2|lpm_counter2:inst3|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                ; regout           ;
; |control_unit|command_reg:inst2|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]             ; |control_unit|command_reg:inst2|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]             ; out0             ;
; |control_unit|command_reg:inst2|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]             ; |control_unit|command_reg:inst2|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]             ; out0             ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |control_unit|decode_code_operation:inst76|lpm_decode3:inst35|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]  ; |control_unit|decode_code_operation:inst76|lpm_decode3:inst35|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]  ; out0             ;
; |control_unit|decode_code_operation:inst76|lpm_decode3:inst35|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] ; |control_unit|decode_code_operation:inst76|lpm_decode3:inst35|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] ; out0             ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0                         ; sumout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT                    ; cout             ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1                         ; sumout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT                    ; cout             ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2                         ; sumout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT                    ; cout             ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3                         ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3                         ; sumout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3]                       ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]                                  ; regout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2]                       ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]                                  ; regout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1]                       ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]                                  ; regout           ;
; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0]                       ; |control_unit|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]                                  ; regout           ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode101w[1]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode101w[1]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[2]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[2]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[1]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[1]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[2]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[2]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[1]                             ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[1]                             ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]                               ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]                               ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[2]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[2]                              ; out0             ;
; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[1]                              ; |control_unit|lpm_decode5:inst90|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[1]                              ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0           ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0           ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~2           ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~2           ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~4           ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~4           ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                       ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                       ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                      ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                      ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                      ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |control_unit|offset[7]                                                                                                     ; |control_unit|offset[7]                                                                                                       ; pin_out          ;
; |control_unit|offset[6]                                                                                                     ; |control_unit|offset[6]                                                                                                       ; pin_out          ;
; |control_unit|offset[2]                                                                                                     ; |control_unit|offset[2]                                                                                                       ; pin_out          ;
; |control_unit|offset[0]                                                                                                     ; |control_unit|offset[0]                                                                                                       ; pin_out          ;
; |control_unit|ad[6]                                                                                                         ; |control_unit|ad[6]                                                                                                           ; pin_out          ;
; |control_unit|ad[3]                                                                                                         ; |control_unit|ad[3]                                                                                                           ; pin_out          ;
; |control_unit|ad[2]                                                                                                         ; |control_unit|ad[2]                                                                                                           ; pin_out          ;
; |control_unit|address[6]                                                                                                    ; |control_unit|address[6]                                                                                                      ; pin_out          ;
; |control_unit|address[3]                                                                                                    ; |control_unit|address[3]                                                                                                      ; pin_out          ;
; |control_unit|command[4]                                                                                                    ; |control_unit|command[4]                                                                                                      ; pin_out          ;
; |control_unit|command[2]                                                                                                    ; |control_unit|command[2]                                                                                                      ; pin_out          ;
; |control_unit|reg_out[2]                                                                                                    ; |control_unit|reg_out[2]                                                                                                      ; pin_out          ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0   ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1   ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout   ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout     ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1 ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1   ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]   ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]     ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]   ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]     ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w2_n0_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w2_n0_mux_dataout~0        ; out0             ;
; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[3]                                             ; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                             ; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[3]                                                 ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[7]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[6]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[3]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6      ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7      ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[7]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]               ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[6]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]               ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[3]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]               ; regout           ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                         ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                           ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                         ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                           ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                         ; out0             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2              ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3              ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3                ; sumout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3]            ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]                         ; regout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2]            ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]                         ; regout           ;
; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                      ; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                        ; out0             ;
; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ram_block1a2    ; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|q_a[2]            ; portadataout0    ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0           ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0             ; out0             ;
; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                             ; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]                                                 ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1 ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1   ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~3 ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~3   ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1             ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1               ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4             ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6             ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6               ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |control_unit|offset[7]                                                                                                     ; |control_unit|offset[7]                                                                                                       ; pin_out          ;
; |control_unit|offset[6]                                                                                                     ; |control_unit|offset[6]                                                                                                       ; pin_out          ;
; |control_unit|offset[2]                                                                                                     ; |control_unit|offset[2]                                                                                                       ; pin_out          ;
; |control_unit|offset[0]                                                                                                     ; |control_unit|offset[0]                                                                                                       ; pin_out          ;
; |control_unit|ad[6]                                                                                                         ; |control_unit|ad[6]                                                                                                           ; pin_out          ;
; |control_unit|ad[3]                                                                                                         ; |control_unit|ad[3]                                                                                                           ; pin_out          ;
; |control_unit|ad[2]                                                                                                         ; |control_unit|ad[2]                                                                                                           ; pin_out          ;
; |control_unit|address[6]                                                                                                    ; |control_unit|address[6]                                                                                                      ; pin_out          ;
; |control_unit|address[3]                                                                                                    ; |control_unit|address[3]                                                                                                      ; pin_out          ;
; |control_unit|command[4]                                                                                                    ; |control_unit|command[4]                                                                                                      ; pin_out          ;
; |control_unit|command[2]                                                                                                    ; |control_unit|command[2]                                                                                                      ; pin_out          ;
; |control_unit|reg_out[2]                                                                                                    ; |control_unit|reg_out[2]                                                                                                      ; pin_out          ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0   ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1   ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout   ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout     ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1 ; |control_unit|decode_src_dst:inst77|lpm_mux2:inst44|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1   ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]   ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]     ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]   ; |control_unit|REGISTERS:inst40|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]     ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control_unit|REGISTERS:inst40|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n3_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n3_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n2_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n3_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n1_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout        ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n1_mux_dataout          ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout~1      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n1_mux_dataout~1        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w0_n0_mux_dataout~0        ; out0             ;
; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w2_n0_mux_dataout~0      ; |control_unit|REGISTERS:inst40|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l3_w2_n0_mux_dataout~0        ; out0             ;
; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[3]                                             ; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                             ; |control_unit|command_reg:inst4|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[3]                                                 ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[7]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[6]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[5]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[4]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[3]                                                         ; |control_unit|IP:inst96|lpm_dff3:IP|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4      ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5      ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6      ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7    ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7      ; sumout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[7]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]               ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[6]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]               ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[5]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]               ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[4]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]               ; regout           ;
; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[3]  ; |control_unit|IP:inst96|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]               ; regout           ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                         ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                           ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                         ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                         ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                           ; out0             ;
; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                       ; |control_unit|lpm_mux3:inst61|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                         ; out0             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2              ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3              ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3                ; sumout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3]            ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]                         ; regout           ;
; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2]            ; |control_unit|lpm_counter0:inst91|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]                         ; regout           ;
; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                      ; |control_unit|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                        ; out0             ;
; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ram_block1a0    ; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|q_a[0]            ; portadataout0    ;
; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|ram_block1a2    ; |control_unit|memory:inst3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_n9a1:auto_generated|q_a[2]            ; portadataout0    ;
; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0           ; |control_unit|memory:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0             ; out0             ;
; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                             ; |control_unit|command_reg:inst2|lpm_dff1:BUFFER|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]                                                 ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |control_unit|command_reg:inst2|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1 ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1   ; out0             ;
; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~3 ; |control_unit|decode_src_dst:inst77|lpm_add_sub2:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~3   ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1             ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1               ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4             ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6             ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6               ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; out0             ;
; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29            ; |control_unit|IP:inst96|lpm_add_sub1:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 02 18:22:06 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "D:/lab4/control_unit.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "rom/ram" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "jz_not_was" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "jz_was" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 55.0 ns on register "|control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 145.0 ns on register "|control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[7]"
Warning: Found clock-sensitive change during active clock edge at time 145.0 ns on register "|control_unit|command_reg:inst4|lpm_dff2:CR|lpm_ff:lpm_ff_component|dffs[4]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      68.01 %
Info: Number of transitions in simulation is 4747
Info: Quartus II Simulator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Nov 02 18:22:06 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


