<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="hsdk_2configs_210_2target__mem__config_8h" kind="file">
    <compoundname>hsdk/configs/10/target_mem_config.h</compoundname>
    <includes refid="arc__feature__config_8h" local="yes">arc_feature_config.h</includes>
    <incdepgraph>
      <node id="7932">
        <label>target_mem_config.h</label>
        <link refid="hsdk/configs/10/target_mem_config.h"/>
        <childnode refid="7933" relation="include">
        </childnode>
      </node>
      <node id="7933">
        <label>arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
    </incdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a7341b0b36bbecc4d1e1c921f67316875" prot="public" static="no">
        <name>EXT_RAM_START</name>
        <initializer>0x80000000</initializer>
        <briefdescription>
<para>DO NOT MODIFY THIS PART. </para>        </briefdescription>
        <detaileddescription>
<para>The information of memory devices on the board core0 and core 1 of HSDK only has cache core2 and core 4 of HSDK has both cache and ccm </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="60" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a9ee685800a5b27a5c8f4c2da5279fccd" prot="public" static="no">
        <name>EXT_RAM_SIZE</name>
        <initializer>0x10000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="64" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a80919641edad571af7faed5221b92a70" prot="public" static="no">
        <name>SRAM_START</name>
        <initializer>0x10000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="68" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a10a9c742edabf5e945a1c509b7e1451e" prot="public" static="no">
        <name>SRAM_SIZE</name>
        <initializer>0x40000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="72" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a093d54517b4059771ffd206aaae9df55" prot="public" static="no">
        <name>REGION_EXT_RAM_START</name>
        <initializer><ref refid="hsdk_2configs_210_2target__mem__config_8h_1a7341b0b36bbecc4d1e1c921f67316875" kindref="member">EXT_RAM_START</ref></initializer>
        <briefdescription>
<para>The default regions assigned for application to use, by default, each region will use all the space of each memory device User can config the start address and the size of the regions to limit the application using. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="83" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a3c70fdd8d6a08cdc879b83e414d5ccb6" prot="public" static="no">
        <name>REGION_EXT_RAM_SIZE</name>
        <initializer>EXT_RAM_SIZE</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="84" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a8bb4a874d983174c3683814ad1b508b5" prot="public" static="no">
        <name>IMAGE_HEAD_SIZE</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="87" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1ac6c6ef548a4f1fa514b7c196d4f82802" prot="public" static="no">
        <name>REGION_ROM</name>
        <initializer>REGION_ICCM</initializer>
        <briefdescription>
<para>The default regions used to generate link script User can select region by configuring REGION_ROM and REGION_RAM For REGION_ROM, REGION_ICCM are available For REGION_RAM, REGION_DCCM and REGION_EXT_RAM are available. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="99" column="10" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hsdk_2configs_210_2target__mem__config_8h_1a53ff4085e00320a3b2bb4a3acd6223fc" prot="public" static="no">
        <name>REGION_RAM</name>
        <initializer>REGION_DCCM</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" line="107" column="10" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>hsdk memory resource definitions </para>    </briefdescription>
    <detaileddescription>
<para><itemizedlist>
<listitem><para>This header file will contain the memory resources on the board</para></listitem><listitem><para>User can select different region for applications by configuring REGION_ROM and REGION_RAM</para></listitem><listitem><para>The unit of XXXX_SIZE is Byte </para></listitem></itemizedlist>
</para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight></codeline>
<codeline lineno="41"><highlight class="preprocessor">#ifndef<sp/>_TARGET_MEM_CONFIG_H_</highlight></codeline>
<codeline lineno="42"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_TARGET_MEM_CONFIG_H_</highlight></codeline>
<codeline lineno="43"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__feature__config_8h" kindref="compound">arc_feature_config.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>USE_APPL_MEM_CONFIG</highlight></codeline>
<codeline lineno="47"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#include<sp/>&quot;appl_mem_config.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="49"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="59"><highlight class="preprocessor">#ifndef<sp/>EXT_RAM_START</highlight></codeline>
<codeline lineno="60" refid="hsdk_2configs_210_2target__mem__config_8h_1a7341b0b36bbecc4d1e1c921f67316875" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>EXT_RAM_START<sp/><sp/><sp/>0x80000000</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>EXT_RAM_SIZE</highlight></codeline>
<codeline lineno="64"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>EXT_RAM_SIZE<sp/><sp/><sp/><sp/>0x10000000</highlight></codeline>
<codeline lineno="65"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="66"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>SRAM_START</highlight></codeline>
<codeline lineno="68"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>SRAM_START<sp/><sp/><sp/><sp/><sp/><sp/>0x10000000</highlight></codeline>
<codeline lineno="69"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="70"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>SRAM_SIZE</highlight></codeline>
<codeline lineno="72"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>SRAM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x40000</highlight></codeline>
<codeline lineno="73"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="74"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor">#ifndef<sp/>REGION_EXT_RAM_START</highlight></codeline>
<codeline lineno="83" refid="hsdk_2configs_210_2target__mem__config_8h_1a093d54517b4059771ffd206aaae9df55" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_EXT_RAM_START<sp/><sp/><sp/><sp/>EXT_RAM_START</highlight></codeline>
<codeline lineno="84"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_EXT_RAM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>EXT_RAM_SIZE</highlight></codeline>
<codeline lineno="85"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="86"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IMAGE_HEAD_SIZE<sp/>0x0</highlight></codeline>
<codeline lineno="88"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="95"><highlight class="preprocessor">#ifndef<sp/>REGION_ROM</highlight></codeline>
<codeline lineno="96"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifdef<sp/>ARC_FEATURE_ICACHE_PRESENT</highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_ROM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_EXT_RAM</highlight></codeline>
<codeline lineno="98"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="99" refid="hsdk_2configs_210_2target__mem__config_8h_1ac6c6ef548a4f1fa514b7c196d4f82802" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_ROM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_ICCM</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="101"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="102"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>REGION_RAM</highlight></codeline>
<codeline lineno="104"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifdef<sp/>ARC_FEATURE_DCACHE_PRESENT</highlight></codeline>
<codeline lineno="105"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_EXT_RAM</highlight></codeline>
<codeline lineno="106"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="107"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_DCCM</highlight></codeline>
<codeline lineno="108"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="109"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="110"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_TARGET_MEM_CONFIG_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/configs/10/target_mem_config.h"/>
  </compounddef>
</doxygen>
