/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  reg [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [5:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [29:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_61z = !(celloutsig_0_6z ? celloutsig_0_21z[2] : celloutsig_0_28z);
  assign celloutsig_1_0z = !(in_data[169] ? in_data[122] : in_data[128]);
  assign celloutsig_1_17z = !(celloutsig_1_0z ? celloutsig_1_9z : celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z[3] | celloutsig_1_17z) & (in_data[151] | celloutsig_1_17z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_1z) & (celloutsig_1_5z | celloutsig_1_3z[2]));
  assign celloutsig_0_0z = in_data[56] ^ in_data[19];
  assign celloutsig_0_36z = celloutsig_0_4z ^ celloutsig_0_31z[0];
  assign celloutsig_0_37z = celloutsig_0_36z ^ celloutsig_0_21z[0];
  assign celloutsig_0_24z = in_data[93:90] + { celloutsig_0_1z[2:0], celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_21z[2:1], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_20z } + { celloutsig_0_26z[6:1], celloutsig_0_7z };
  assign celloutsig_0_60z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_46z, celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_25z } && celloutsig_0_32z[23:7];
  assign celloutsig_1_1z = { in_data[112:109], celloutsig_1_0z, celloutsig_1_0z } && { in_data[151:147], celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[72:70] && { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_3z[3:2], celloutsig_1_3z } && celloutsig_1_4z;
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } && { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_10z = celloutsig_0_2z[5:2] && { celloutsig_0_5z[1], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z } && celloutsig_0_2z[4:0];
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z } && { celloutsig_0_1z[1:0], celloutsig_0_14z };
  assign celloutsig_0_27z = { celloutsig_0_8z[0], celloutsig_0_17z, celloutsig_0_19z } && celloutsig_0_24z[3:1];
  assign celloutsig_0_15z = ! celloutsig_0_2z;
  assign celloutsig_0_46z = { celloutsig_0_25z[3:2], celloutsig_0_28z, celloutsig_0_5z } * { celloutsig_0_14z[5:3], celloutsig_0_5z };
  assign celloutsig_0_7z = celloutsig_0_2z[3:1] * celloutsig_0_2z[2:0];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_7z } * { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_4z = in_data[30:23] !== { celloutsig_0_2z[5:3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_26z[2], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_16z } | celloutsig_0_30z[4:1];
  assign celloutsig_0_32z = { celloutsig_0_30z[7:0], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_25z } | { in_data[26:14], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[120:117], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } | { celloutsig_1_2z[8:2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_6z;
  assign celloutsig_0_11z = celloutsig_0_3z & celloutsig_0_2z[4];
  assign celloutsig_0_20z = celloutsig_0_17z & celloutsig_0_11z;
  assign celloutsig_0_39z = ~^ { celloutsig_0_25z[3:1], celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_14z };
  assign celloutsig_0_13z = ~^ { in_data[59:54], celloutsig_0_7z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_2z[3], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_16z = ^ { celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_34z = celloutsig_0_30z[7:4] ~^ { celloutsig_0_2z[2:0], celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[148:139] ~^ in_data[147:138];
  assign celloutsig_1_16z = celloutsig_1_4z[10:5] ~^ celloutsig_1_4z[5:0];
  assign celloutsig_0_1z = in_data[28:25] ~^ { in_data[80:78], celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[8:7], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } ~^ { celloutsig_0_7z[1:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_21z[2:1], celloutsig_0_5z } ~^ { celloutsig_0_8z[1:0], celloutsig_0_7z };
  assign celloutsig_0_5z = in_data[13:11] ^ { in_data[53:52], celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[106], celloutsig_1_2z } ^ { in_data[139:131], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_21z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_21z = { celloutsig_0_1z[1:0], celloutsig_0_16z };
  always_latch
    if (clkin_data[0]) celloutsig_0_26z = 15'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_7z[1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[5] & in_data[69]) | (celloutsig_0_0z & in_data[71]));
  assign celloutsig_0_9z = ~((celloutsig_0_8z[1] & in_data[14]) | (celloutsig_0_7z[0] & celloutsig_0_1z[2]));
  assign celloutsig_0_12z = ~((in_data[87] & celloutsig_0_5z[1]) | (celloutsig_0_10z & celloutsig_0_6z));
  assign celloutsig_0_18z = ~((in_data[34] & celloutsig_0_6z) | (celloutsig_0_8z[0] & celloutsig_0_1z[3]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
