<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::TargetRegisterInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62b2426e72bff8b35b14b8baa12f229">adjustStackMapLiveOutMask</a>(uint32_t *Mask) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">canRealignStack</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">checkAllSuperRegsMarked</a>(const BitVector &amp;RegisterSet, ArrayRef&lt; MCPhysReg &gt; Exceptions=ArrayRef&lt; MCPhysReg &gt;()) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask</a>(unsigned IdxA, LaneBitmask Mask) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ca15d9afaf9f6810cc1c41efab02ed9">composeSubRegIndexLaneMaskImpl</a>(unsigned, LaneBitmask) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a>(unsigned a, unsigned b) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae3238ed3145ab88bcd899da7cfc09460">composeSubRegIndicesImpl</a>(unsigned, unsigned) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa982f20e5259bc8094e8bcfd3c787e5e">dumpReg</a>(Register Reg, unsigned SubRegIndex=0, const TargetRegisterInfo *TRI=nullptr)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8d65712ce0f166947f70c5ed53e05921">eliminateFrameIndex</a>(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4f348c123ce7536941004962089770e7">explainReservedReg</a>(const MachineFunction &amp;MF, MCRegister PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(MCRegister RegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a>(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">getCalleeSavedRegs</a>(const MachineFunction *MF) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(const MachineFunction &amp;MF, CallingConv::ID) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">getCodeViewRegNum</a>(MCRegister RegNum) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a>(const TargetRegisterClass *A, const TargetRegisterClass *B) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a>(const TargetRegisterClass *RCA, unsigned SubA, const TargetRegisterClass *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">getConstrainedRegClassForOperand</a>(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb">getCoveringLanes</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae4dba4561a0e0da2cc502cd690b9bc09">getCoveringSubRegIndexes</a>(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, LaneBitmask LaneMask, SmallVectorImpl&lt; unsigned &gt; &amp;Indexes) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a003c90bb9db0df7d3210c73d76660225">getCrossCopyRegClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">getCSRFirstUseCost</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a61d1549c5cda7c927e00cb814f2baa45">getCustomEHPadPreservedMask</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(MCRegister RegNum, bool isEH) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">getDwarfRegNumFromDwarfEHRegNum</a>(unsigned RegNum) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MCRegister RegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a593a6d6dce8070d4ae2862a9c77a6a5b">getFrameIndexInstrOffset</a>(const MachineInstr *MI, int Idx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aefb3b77455d0e0f2e1e8b56604c63c0c">getFrameRegister</a>(const MachineFunction &amp;MF) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a74ac026afe2c381096c300196de5f668">getIntraCallClobberedRegs</a>(const MachineFunction *MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">getLargestLegalSuperClass</a>(const TargetRegisterClass *RC, const MachineFunction &amp;) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">getLLVMRegNum</a>(unsigned RegNum, bool isEH) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(MCRegister Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">llvm::MCRegisterInfo::getMatchingSuperReg</a>(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a>(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">getMinimalPhysRegClass</a>(MCRegister Reg, MVT VT=MVT::Other) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3f95422b6f60195a7d672314ed4e6b4b">getMinimalPhysRegClassLLT</a>(MCRegister Reg, LLT Ty=LLT()) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(MCRegister RegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6b6d679d21aaa7164b555b0303d888c4">getNoPreservedMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a>() const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">getOffsetOpcodes</a>(const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa342123aa2f9f6eca71603c8e27c355d">getPhysRegBaseClass</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">getPointerRegClass</a>(const MachineFunction &amp;MF, unsigned Kind=0) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">getRARegister</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">getRegAllocationHints</a>(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr, const LiveRegMatrix *Matrix=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad4f8f1aca0bb01f65be1d7dee43f7f83">getRegAsmName</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(unsigned i) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a12613c046d7b8eefbc0bc3eea21aabb6">getRegClassInfo</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(const TargetRegisterClass *Class) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">llvm::MCRegisterInfo::getRegClassName</a>(const MCRegisterClass *Class) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a>(const TargetRegisterClass *RC) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(const TargetRegisterClass *RC) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad676386d23ba2c39c3e42850fc0c6a4e">getRegisterCosts</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adc4b03b1c2288c2eb66826c69099ccdb">getRegisterCostTableIndex</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adf5b7caef79ecc4d664a0154c3f1f7a1">getRegMaskNames</a>() const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a252fefae4a384f3f7ffb7ba61591b694">getRegMasks</a>() const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">getRegPressureLimit</a>(const TargetRegisterClass *RC, MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">getRegPressureSetLimit</a>(const MachineFunction &amp;MF, unsigned Idx) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a>(unsigned Idx) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">getRegPressureSetScore</a>(const MachineFunction &amp;MF, unsigned PSetID) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0784130f4ab9316d0ca755cd9b011799">getRegSizeInBits</a>(Register Reg, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a>(unsigned RegUnit) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a>(unsigned RegUnit) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(const MachineFunction &amp;MF) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">getSEHRegNum</a>(MCRegister RegNum) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a87fa290ccfe9e8742e51e2ddb20f3754">getSpillAlign</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(const TargetRegisterClass *RC, unsigned Idx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab2147cc6810c7774110ebed17d4a2242">getSubReg</a>(MCRegister Reg, unsigned Idx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a>(unsigned Idx) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a>(unsigned Idx) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a>(MCRegister RegNo, MCRegister SubRegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(unsigned SubIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">getSubRegIndexName</a>(unsigned SubIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a249b0a0eb9426fd8eb6c15449a5f3739">getSubRegisterClass</a>(const TargetRegisterClass *SuperRC, unsigned SubRegIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a754b5821e9b04a747f114390c45a7a75">hasRegUnit</a>(MCRegister Reg, Register RegUnit) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa781dc3eb971ed5ccc75be17b3c2a9d1">hasReservedSpillSlot</a>(const MachineFunction &amp;MF, Register Reg, int &amp;FrameIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a96e76d4f9381108bffdc265b4d666b16">hasStackRealignment</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a>(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const MCPhysReg(*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const LaneBitmask *RUMS, const char *Strings, const char *ClassStrings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a87813a0063e0e5b22eb28ec01c5378e8">isArgumentRegister</a>(const MachineFunction &amp;MF, MCRegister PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a24bdea2b37ec674e2d1d511dbd5a1d1b">isAsmClobberable</a>(const MachineFunction &amp;MF, MCRegister PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad8411ad3f00885b182d4dde587ccfaff">isCalleeSavedPhysReg</a>(MCRegister PhysReg, const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa5b1b68ad732d7f72eee23b082a28fa4">isCallerPreservedPhysReg</a>(MCRegister PhysReg, const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a03052ebec698a18129b67298e1304102">isConstantPhysReg</a>(MCRegister PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">isDivergentRegClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac3a3709d3d48932e7d6e703391c6ebdf">isFixedRegister</a>(const MachineFunction &amp;MF, MCRegister PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a081c88f6f970c70a8d0b90cd83813427">isFrameOffsetLegal</a>(const MachineInstr *MI, Register BaseReg, int64_t Offset) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a60fda2b22a00a8667e646fa8701d85b0">isGeneralPurposeRegister</a>(const MachineFunction &amp;MF, MCRegister PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af2f8f83c931fa084058914c65af13984">isInAllocatableClass</a>(MCRegister RegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a43500bf222890b7569f944fe137e3d1c">isInlineAsmReadOnlyReg</a>(const MachineFunction &amp;MF, unsigned PhysReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a77b97edc44b5be77eca22b106db414a3">isNonallocatableRegisterCalleeSave</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a>(MCRegister RegA, MCRegister RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(MCRegister RegA, MCRegister RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a>(MCRegister RegA, MCRegister RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(MCRegister RegA, MCRegister RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(MCRegister RegA, MCRegister RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(const TargetRegisterClass &amp;RC, MVT T) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0db794ef9798a1fbb4a8a4e6581a9f50">isTypeLegalForClass</a>(const TargetRegisterClass &amp;RC, LLT T) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">legalclasstypes_begin</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0d632b5f4b6d8fff51014f7979ed8973">legalclasstypes_end</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a965fc42d34bd3c15f23cd8cfd31d6ad6">lookThruCopyLike</a>(Register SrcReg, const MachineRegisterInfo *MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a56f7f2867c8f943ceb672823c013df28">lookThruSingleUseCopyChain</a>(Register SrcReg, const MachineRegisterInfo *MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a>(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a>(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a>(MCRegister LLVMReg, int CVReg)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a>(MCRegister LLVMReg, int SEHReg)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8">markSuperRegs</a>(BitVector &amp;RegisterSet, MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab41689ddd771c787b7d5675bfda90863">materializeFrameBaseRegister</a>(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#add471479cba35ffcfe682aff59499400">needsFrameBaseReg</a>(MachineInstr *MI, int64_t Offset) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58894686ff5392f200b77e2d5877d64">operator[]</a>(MCRegister RegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac6859ef2a1c57ce668658e21fe90bfad">prependOffsetExpression</a>(const DIExpression *Expr, unsigned PrependFlags, const StackOffset &amp;Offset) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a659ad7898845b8063568aff4825dd07f">regclass_begin</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a92475282566ab8847bf843675a9762f8">regclass_end</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> typedef</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af279d993c3584942e58ea27ce86c2b79">regClassPriorityTrumpsGlobalness</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">regmaskSubsetEqual</a>(const uint32_t *mask0, const uint32_t *mask1) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab5dddfd4ef6db864a18ecdbe51331b92">regsOverlap</a>(Register RegA, Register RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">llvm::MCRegisterInfo::regsOverlap</a>(MCRegister RegA, MCRegister RegB) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8c7311bb1b923afbbca6558abdcaedca">requiresFrameIndexReplacementScavenging</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5022e6cb3f5ea17bdad4785bab20dbf4">requiresFrameIndexScavenging</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8f47136e199955eda121e3f5ae22d035">requiresRegisterScavenging</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aff0ae5848bdb6d2d25040835b8524264">requiresVirtualBaseRegisters</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab146bdadc6c49a8f6cd3ff74b79b8d55">resolveFrameIndex</a>(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">reverseComposeSubRegIndexLaneMask</a>(unsigned IdxA, LaneBitmask LaneMask) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55584595e6174713d7797d52bac99137">reverseComposeSubRegIndexLaneMaskImpl</a>(unsigned, LaneBitmask) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">reverseLocalAssignment</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9b83fea6470c12edb28e6b263d9a35c2">saveScavengerRegister</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp;UseMI, const TargetRegisterClass *RC, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aee5cf7a0f373fe9d60dfa8fe24d8035c">shouldCoalesce</a>(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">shouldRealignStack</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1ee36ec6dd22cf058ebb96f2a7ef0108">shouldRegionSplitForVirtReg</a>(const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">shouldRewriteCopySrc</a>(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a12ba4f86bec51cdb02018564b8f30628">shouldUseDeferredSpillingForVirtReg</a>(const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3360588bfb6a20e037498dca5da3f262">shouldUseLastChanceRecoloringForVirtReg</a>(const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">sub_and_superregs_inclusive</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">subregs_inclusive</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">superregs</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">superregs_inclusive</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2fa9eb5340317858c536a9db2073b114">supportsBackwardScavenger</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">TargetRegisterInfo</a>(const TargetRegisterInfoDesc *ID, regclass_iterator RCB, regclass_iterator RCE, const char *const *SRINames, const LaneBitmask *SRILaneMasks, LaneBitmask CoveringLanes, const RegClassInfo *const RCIs, unsigned Mode=0)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8681f09dd6db9839e0cdf1155312c451">trackLivenessAfterRegAlloc</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afc7dbe81ac85421b062d799777484147">updateRegAllocHint</a>(Register Reg, Register NewReg, MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2aeacd22aad0a57332b0ceda2d68063e">useFPForScavengingIndex</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4ca18c9e38bec2b26b575a31e7eb599e">vt_iterator</a> typedef</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a>()</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:52:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
