Time resolution is 1 ps
$stop called at time : 20 ns : File "C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sim_1/new/sim_ripple_adder_4b.v" Line 67
