// Seed: 1473343133
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    input uwire id_10,
    input supply1 id_11,
    output uwire id_12,
    output tri id_13,
    input wand id_14,
    input supply1 id_15,
    input wand id_16,
    input wire id_17,
    input uwire id_18,
    output tri0 id_19,
    input supply0 id_20,
    input tri1 id_21,
    output supply1 id_22,
    output uwire id_23,
    input uwire id_24,
    output uwire id_25,
    input wire id_26,
    input tri0 id_27,
    input supply0 id_28,
    output tri1 id_29,
    input tri id_30,
    output supply0 id_31,
    input tri id_32,
    output wor id_33,
    output wire id_34,
    input tri id_35,
    input tri1 id_36,
    output tri1 id_37,
    output wand id_38,
    output tri id_39,
    input wand id_40
);
  assign id_5 = 1;
  module_0(
      id_40, id_9, id_13
  );
endmodule
