Got it âœ… Vishwa. Since youâ€™ll be showing this off as a **complete RTL â†’ GDS project**, Iâ€™ll extend the **README.md** to include a **Simulation Output Screenshot** section (where youâ€™ll later paste in your GTKWave / console logs), plus placeholders for **OpenROAD** and **OpenSTA** results.

Hereâ€™s the polished version for your project:

---

# ğŸ“˜ APB Slave Memory â€“ RTL to GDSII Project

## ğŸ“Œ Overview

This project implements an **APB (Advanced Peripheral Bus) Slave Memory** in Verilog/SystemVerilog.
The design models a **32 x 32-bit memory** accessible via APB protocol signals, with support for both **read and write transactions**.

The ultimate goal is to take this design **from RTL â†’ GDSII** using open-source ASIC tools.

---

## ğŸ—ï¸ Features

* **APB Protocol Compliant** (PCLK, PENABLE, PSELx, PWRITE, PREADY, PSLVERR).
* **32-bit data, 32 addresses**.
* Handles both **read and write transfers**.
* Includes debug signal `temp` to check stored memory contents.
* Fully synthesizable RTL.

---

## ğŸ“‚ Repository Structure

```
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ apb_slave_memory.sv      # RTL Design
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ apb_memory_tb.sv         # Testbench
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ dump.vcd                 # Simulation waveform (generated)
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ README.md                # Project Documentation
â””â”€â”€ flow/
    â”œâ”€â”€ yosys/                   # Synthesis scripts
    â”œâ”€â”€ openroad/                # Floorplanning, placement & routing
    â”œâ”€â”€ opensta/                 # Timing analysis
    â””â”€â”€ reports/                 # Timing, area, power reports
```

---

## âš¡ Simulation

1. Compile and run using **Icarus Verilog**:

   ```bash
   iverilog -o simv rtl/apb_slave_memory.sv tb/apb_memory_tb.sv
   vvp simv
   gtkwave dump.vcd
   ```
2. Console output example:

   ```
   Writing data into memory: data = deadbeef, address = 5
   Reading data from memory: data = deadbeef, address = 5
   ```

---

## ğŸ“¸ Simulation Output Screenshot

<img width="1867" height="437" alt="image" src="https://github.com/user-attachments/assets/1a40b3cf-47cc-4073-bf5e-0e780eb3bb97" />


## ğŸ› ï¸ Tools Used

* **RTL & Simulation:** Icarus Verilog, GTKWave
* **Linting:** Verilator / Surelog
* **Synthesis:** Yosys
* **PnR (RTL â†’ GDSII):** OpenROAD / OpenLane
* **Timing Analysis:** OpenSTA
* **Signoff:** Magic, KLayout, Netgen

---

## ğŸš€ Next Steps

âœ… Step 1: RTL design + Testbench âœ…
âœ… Step 2: Functional simulation âœ…
ğŸ”„ Step 3: Synthesis (Yosys)
ğŸ”„ Step 4: Floorplan, placement, routing (OpenROAD)
ğŸ”„ Step 5: Timing checks (OpenSTA)
ğŸ”„ Step 6: DRC/LVS signoff (Magic, KLayout)
ğŸ”„ Step 7: Final **GDSII generation**

---

## ğŸ“œ License

This project is released under the [MIT License](LICENSE).

---

âœ¨ *Author: Vishwa Patwari*
ğŸ“… *2025*
ğŸ”— https://github.com/vishwa-patwari/AMBA_APB-RTL_TO_GDS-

