{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642281678136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642281678154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 22:21:17 2022 " "Processing started: Sat Jan 15 22:21:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642281678154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281678154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control_Top_Level -c top_level_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control_Top_Level -c top_level_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281678155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642281679841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642281679841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/uart_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/uart_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl_e " "Found entity 1: uart_ctrl_e" {  } { { "../src/uart_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/uart_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/uart_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/uart_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl_e-arch " "Found design unit 1: uart_ctrl_e-arch" {  } { { "../src/uart_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/uart_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/tsc_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/tsc_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tsc_e " "Found entity 1: tsc_e" {  } { { "../src/tsc_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/tsc_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/tsc_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsc_e-arch " "Found design unit 1: tsc_e-arch" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/transmission_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/transmission_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 transmission_e " "Found entity 1: transmission_e" {  } { { "../src/transmission_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/transmission_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/transmission_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmission_e-arch " "Found design unit 1: transmission_e-arch" {  } { { "../src/transmission_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/track_timer_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/track_timer_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 track_timer_e " "Found entity 1: track_timer_e" {  } { { "../src/track_timer_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/track_timer_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/track_timer_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/track_timer_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 track_timer_e-track_timer_a " "Found design unit 1: track_timer_e-track_timer_a" {  } { { "../src/track_timer_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/top_level_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/top_level_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_e " "Found entity 1: top_level_e" {  } { { "../src/top_level_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/top_level_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/top_level_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_e-top_level_a " "Found design unit 1: top_level_e-top_level_a" {  } { { "../src/top_level_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/toa_ascii_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/toa_ascii_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 toa_ascii_e " "Found entity 1: toa_ascii_e" {  } { { "../src/toa_ascii_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/toa_ascii_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/toa_ascii_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/toa_ascii_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toa_ascii_e-toa_ascii_a " "Found design unit 1: toa_ascii_e-toa_ascii_a" {  } { { "../src/toa_ascii_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/toa_ascii_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux16_txd_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux16_txd_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_txd_e " "Found entity 1: mux16_txd_e" {  } { { "../src/mux16_txd_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/mux16_txd_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux16_txd_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux16_txd_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_txd_e-arch " "Found design unit 1: mux16_txd_e-arch" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux4x8_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux4x8_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x8_e " "Found entity 1: mux4x8_e" {  } { { "../src/mux4x8_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/mux4x8_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux4x8_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/mux4x8_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x8_e-arch " "Found design unit 1: mux4x8_e-arch" {  } { { "../src/mux4x8_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/mux4x8_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/en_comp_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/en_comp_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 en_comp_e " "Found entity 1: en_comp_e" {  } { { "../src/en_comp_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/en_comp_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/en_comp_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/en_comp_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 en_comp_e-arch " "Found design unit 1: en_comp_e-arch" {  } { { "../src/en_comp_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/en_comp_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/debouncer_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/debouncer_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_e " "Found entity 1: debouncer_e" {  } { { "../src/debouncer_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/debouncer_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/debouncer_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/debouncer_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_e-debouncer_a " "Found design unit 1: debouncer_e-debouncer_a" {  } { { "../src/debouncer_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/debouncer_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_60_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_60_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter_60_e " "Found entity 1: counter_60_e" {  } { { "../src/counter_60_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/counter_60_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_60_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_60_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60_e-counter_60_a " "Found design unit 1: counter_60_e-counter_60_a" {  } { { "../src/counter_60_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/counter_60_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_24_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_24_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter_24_e " "Found entity 1: counter_24_e" {  } { { "../src/counter_24_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/counter_24_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_24_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/counter_24_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24_e-counter_24_a " "Found design unit 1: counter_24_e-counter_24_a" {  } { { "../src/counter_24_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/counter_24_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt4_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt4_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt4_e " "Found entity 1: Cnt4_e" {  } { { "../src/Cnt4_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/Cnt4_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt4_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt4_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt4_e-arch " "Found design unit 1: Cnt4_e-arch" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/Cnt4_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt3_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt3_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt3_e " "Found entity 1: Cnt3_e" {  } { { "../src/Cnt3_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/Cnt3_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt3_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/cnt3_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt3_e-arch " "Found design unit 1: Cnt3_e-arch" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/Cnt3_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c16ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c16ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c16ec " "Found entity 1: c16ec" {  } { { "../src/c16ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c16ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c16ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c16ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c16ec-a1 " "Found design unit 1: c16ec-a1" {  } { { "../src/c16ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c16ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c13ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c13ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c13ec " "Found entity 1: c13ec" {  } { { "../src/c13ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c13ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c13ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c13ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c13ec-a1 " "Found design unit 1: c13ec-a1" {  } { { "../src/c13ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c13ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c10ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c10ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c10ec " "Found entity 1: c10ec" {  } { { "../src/c10ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c10ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c10ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c10ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c10ec-ar1 " "Found design unit 1: c10ec-ar1" {  } { { "../src/c10ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c10ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c05ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c05ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c05ec " "Found entity 1: c05ec" {  } { { "../src/c05ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c05ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c05ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c05ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c05ec-ar1 " "Found design unit 1: c05ec-ar1" {  } { { "../src/c05ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c05ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c02ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c02ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c02ec " "Found entity 1: c02ec" {  } { { "../src/c02ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c02ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c02ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/c02ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c02ec-ar1 " "Found design unit 1: c02ec-ar1" {  } { { "../src/c02ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/c02ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/brd_generator_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/brd_generator_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 brd_generator_e " "Found entity 1: brd_generator_e" {  } { { "../src/brd_generator_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/brd_generator_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/brd_generator_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brd_generator_e-brd_generator_a " "Found design unit 1: brd_generator_e-brd_generator_a" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/ata_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/ata_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ata_e " "Found entity 1: ata_e" {  } { { "../src/ata_e.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/ata_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea-bag-controller-vhdl/tea_brewing_controller/src/ata_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ata_e-arch " "Found design unit 1: ata_e-arch" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642281698214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_e " "Elaborating entity \"top_level_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642281698359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brd_generator_e brd_generator_e:baud_rate " "Elaborating entity \"brd_generator_e\" for hierarchy \"brd_generator_e:baud_rate\"" {  } { { "../src/top_level_a.vhd" "baud_rate" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q305_1_s brd_generator_a.vhd(37) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(37): object \"q305_1_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698468 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q305_s brd_generator_a.vhd(37) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(37): object \"q305_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698468 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q313_s brd_generator_a.vhd(38) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(38): object \"q313_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698468 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q316_s brd_generator_a.vhd(39) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(39): object \"q316_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1m_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q1m_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100k_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q100k_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10k_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q10k_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1k_S brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q1k_S\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q100_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q10_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698469 "|top_level_e|brd_generator_e:baud_rate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c02ec brd_generator_e:baud_rate\|c02ec:count02 " "Elaborating entity \"c02ec\" for hierarchy \"brd_generator_e:baud_rate\|c02ec:count02\"" {  } { { "../src/brd_generator_a.vhd" "count02" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c05ec brd_generator_e:baud_rate\|c05ec:count05 " "Elaborating entity \"c05ec\" for hierarchy \"brd_generator_e:baud_rate\|c05ec:count05\"" {  } { { "../src/brd_generator_a.vhd" "count05" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c13ec brd_generator_e:baud_rate\|c13ec:count13 " "Elaborating entity \"c13ec\" for hierarchy \"brd_generator_e:baud_rate\|c13ec:count13\"" {  } { { "../src/brd_generator_a.vhd" "count13" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c16ec brd_generator_e:baud_rate\|c16ec:coutn16 " "Elaborating entity \"c16ec\" for hierarchy \"brd_generator_e:baud_rate\|c16ec:coutn16\"" {  } { { "../src/brd_generator_a.vhd" "coutn16" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10ec brd_generator_e:baud_rate\|c10ec:C_1MHz_o " "Elaborating entity \"c10ec\" for hierarchy \"brd_generator_e:baud_rate\|c10ec:C_1MHz_o\"" {  } { { "../src/brd_generator_a.vhd" "C_1MHz_o" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "track_timer_e track_timer_e:timer " "Elaborating entity \"track_timer_e\" for hierarchy \"track_timer_e:timer\"" {  } { { "../src/top_level_a.vhd" "timer" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse_h_s track_timer_a.vhd(39) " "Verilog HDL or VHDL warning at track_timer_a.vhd(39): object \"pulse_h_s\" assigned a value but never read" {  } { { "../src/track_timer_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642281698606 "|top_level_e|track_timer_e:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60_e track_timer_e:timer\|counter_60_e:second_unit " "Elaborating entity \"counter_60_e\" for hierarchy \"track_timer_e:timer\|counter_60_e:second_unit\"" {  } { { "../src/track_timer_a.vhd" "second_unit" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24_e track_timer_e:timer\|counter_24_e:hour_unit " "Elaborating entity \"counter_24_e\" for hierarchy \"track_timer_e:timer\|counter_24_e:hour_unit\"" {  } { { "../src/track_timer_a.vhd" "hour_unit" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_e debouncer_e:sensor_filter " "Elaborating entity \"debouncer_e\" for hierarchy \"debouncer_e:sensor_filter\"" {  } { { "../src/top_level_a.vhd" "sensor_filter" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsc_e tsc_e:tea_bag_controller " "Elaborating entity \"tsc_e\" for hierarchy \"tsc_e:tea_bag_controller\"" {  } { { "../src/top_level_a.vhd" "tea_bag_controller" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698788 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i tsc_a.vhd(56) " "VHDL Process Statement warning at tsc_a.vhd(56): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698789 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i tsc_a.vhd(57) " "VHDL Process Statement warning at tsc_a.vhd(57): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698789 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i tsc_a.vhd(58) " "VHDL Process Statement warning at tsc_a.vhd(58): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698789 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i tsc_a.vhd(59) " "VHDL Process Statement warning at tsc_a.vhd(59): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i tsc_a.vhd(60) " "VHDL Process Statement warning at tsc_a.vhd(60): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i tsc_a.vhd(61) " "VHDL Process Statement warning at tsc_a.vhd(61): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(68) " "VHDL Process Statement warning at tsc_a.vhd(68): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(69) " "VHDL Process Statement warning at tsc_a.vhd(69): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(70) " "VHDL Process Statement warning at tsc_a.vhd(70): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(71) " "VHDL Process Statement warning at tsc_a.vhd(71): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(72) " "VHDL Process Statement warning at tsc_a.vhd(72): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698791 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(73) " "VHDL Process Statement warning at tsc_a.vhd(73): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(74) " "VHDL Process Statement warning at tsc_a.vhd(74): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(75) " "VHDL Process Statement warning at tsc_a.vhd(75): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(76) " "VHDL Process Statement warning at tsc_a.vhd(76): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(77) " "VHDL Process Statement warning at tsc_a.vhd(77): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(78) " "VHDL Process Statement warning at tsc_a.vhd(78): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(79) " "VHDL Process Statement warning at tsc_a.vhd(79): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0_i tsc_a.vhd(81) " "VHDL Process Statement warning at tsc_a.vhd(81): signal \"m0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1_i tsc_a.vhd(82) " "VHDL Process Statement warning at tsc_a.vhd(82): signal \"m1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2_i tsc_a.vhd(83) " "VHDL Process Statement warning at tsc_a.vhd(83): signal \"m2_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698792 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m3_i tsc_a.vhd(84) " "VHDL Process Statement warning at tsc_a.vhd(84): signal \"m3_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(86) " "VHDL Process Statement warning at tsc_a.vhd(86): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(87) " "VHDL Process Statement warning at tsc_a.vhd(87): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(88) " "VHDL Process Statement warning at tsc_a.vhd(88): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(89) " "VHDL Process Statement warning at tsc_a.vhd(89): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(90) " "VHDL Process Statement warning at tsc_a.vhd(90): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(91) " "VHDL Process Statement warning at tsc_a.vhd(91): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(92) " "VHDL Process Statement warning at tsc_a.vhd(92): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(93) " "VHDL Process Statement warning at tsc_a.vhd(93): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(94) " "VHDL Process Statement warning at tsc_a.vhd(94): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(95) " "VHDL Process Statement warning at tsc_a.vhd(95): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698793 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(96) " "VHDL Process Statement warning at tsc_a.vhd(96): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698795 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(97) " "VHDL Process Statement warning at tsc_a.vhd(97): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698795 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0_i tsc_a.vhd(99) " "VHDL Process Statement warning at tsc_a.vhd(99): signal \"m0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698795 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1_i tsc_a.vhd(100) " "VHDL Process Statement warning at tsc_a.vhd(100): signal \"m1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698795 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2_i tsc_a.vhd(101) " "VHDL Process Statement warning at tsc_a.vhd(101): signal \"m2_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698795 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m3_i tsc_a.vhd(102) " "VHDL Process Statement warning at tsc_a.vhd(102): signal \"m3_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698795 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_0_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"hour_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698796 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_1_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"hour_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698796 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_1_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"minutes_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698796 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_0_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"minutes_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698796 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_1_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"seconds_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698796 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_0_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"seconds_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698796 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698798 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698798 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698798 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698798 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698798 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698799 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698800 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698800 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698800 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698800 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698801 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698801 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698801 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698801 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698801 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ata_e ata_e:acoustic_control " "Elaborating entity \"ata_e\" for hierarchy \"ata_e:acoustic_control\"" {  } { { "../src/top_level_a.vhd" "acoustic_control" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698821 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_1_s ata_a.vhd(15) " "VHDL Signal Declaration warning at ata_a.vhd(15): used explicit default value for signal \"min_1_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642281698822 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_2_s ata_a.vhd(16) " "VHDL Signal Declaration warning at ata_a.vhd(16): used explicit default value for signal \"min_2_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642281698822 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_3_s ata_a.vhd(17) " "VHDL Signal Declaration warning at ata_a.vhd(17): used explicit default value for signal \"min_3_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642281698823 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_4_s ata_a.vhd(18) " "VHDL Signal Declaration warning at ata_a.vhd(18): used explicit default value for signal \"min_4_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642281698823 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_5_s ata_a.vhd(19) " "VHDL Signal Declaration warning at ata_a.vhd(19): used explicit default value for signal \"min_5_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642281698823 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_9_s ata_a.vhd(20) " "VHDL Signal Declaration warning at ata_a.vhd(20): used explicit default value for signal \"min_9_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642281698823 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(112) " "VHDL Process Statement warning at ata_a.vhd(112): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(113) " "VHDL Process Statement warning at ata_a.vhd(113): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(114) " "VHDL Process Statement warning at ata_a.vhd(114): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(115) " "VHDL Process Statement warning at ata_a.vhd(115): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(116) " "VHDL Process Statement warning at ata_a.vhd(116): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(117) " "VHDL Process Statement warning at ata_a.vhd(117): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(129) " "VHDL Process Statement warning at ata_a.vhd(129): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698826 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(130) " "VHDL Process Statement warning at ata_a.vhd(130): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(131) " "VHDL Process Statement warning at ata_a.vhd(131): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_2_s ata_a.vhd(131) " "VHDL Process Statement warning at ata_a.vhd(131): signal \"min_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(132) " "VHDL Process Statement warning at ata_a.vhd(132): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(133) " "VHDL Process Statement warning at ata_a.vhd(133): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(134) " "VHDL Process Statement warning at ata_a.vhd(134): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(146) " "VHDL Process Statement warning at ata_a.vhd(146): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698827 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(147) " "VHDL Process Statement warning at ata_a.vhd(147): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698828 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(148) " "VHDL Process Statement warning at ata_a.vhd(148): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698828 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_3_s ata_a.vhd(148) " "VHDL Process Statement warning at ata_a.vhd(148): signal \"min_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698828 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(149) " "VHDL Process Statement warning at ata_a.vhd(149): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698828 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(150) " "VHDL Process Statement warning at ata_a.vhd(150): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698828 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(151) " "VHDL Process Statement warning at ata_a.vhd(151): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698828 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(163) " "VHDL Process Statement warning at ata_a.vhd(163): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(164) " "VHDL Process Statement warning at ata_a.vhd(164): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(165) " "VHDL Process Statement warning at ata_a.vhd(165): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_4_s ata_a.vhd(165) " "VHDL Process Statement warning at ata_a.vhd(165): signal \"min_4_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(166) " "VHDL Process Statement warning at ata_a.vhd(166): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(167) " "VHDL Process Statement warning at ata_a.vhd(167): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(168) " "VHDL Process Statement warning at ata_a.vhd(168): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(180) " "VHDL Process Statement warning at ata_a.vhd(180): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698829 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(181) " "VHDL Process Statement warning at ata_a.vhd(181): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(182) " "VHDL Process Statement warning at ata_a.vhd(182): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_5_s ata_a.vhd(182) " "VHDL Process Statement warning at ata_a.vhd(182): signal \"min_5_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(183) " "VHDL Process Statement warning at ata_a.vhd(183): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(184) " "VHDL Process Statement warning at ata_a.vhd(184): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(185) " "VHDL Process Statement warning at ata_a.vhd(185): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(197) " "VHDL Process Statement warning at ata_a.vhd(197): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698830 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(198) " "VHDL Process Statement warning at ata_a.vhd(198): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_a.vhd(199) " "VHDL Process Statement warning at ata_a.vhd(199): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_9_s ata_a.vhd(199) " "VHDL Process Statement warning at ata_a.vhd(199): signal \"min_9_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_a.vhd(199) " "VHDL Process Statement warning at ata_a.vhd(199): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_a.vhd(200) " "VHDL Process Statement warning at ata_a.vhd(200): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_a.vhd(200) " "VHDL Process Statement warning at ata_a.vhd(200): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(201) " "VHDL Process Statement warning at ata_a.vhd(201): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(202) " "VHDL Process Statement warning at ata_a.vhd(202): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_a.vhd(208) " "VHDL Process Statement warning at ata_a.vhd(208): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_a.vhd(209) " "VHDL Process Statement warning at ata_a.vhd(209): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698831 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_a.vhd(210) " "VHDL Process Statement warning at ata_a.vhd(210): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_a.vhd(211) " "VHDL Process Statement warning at ata_a.vhd(211): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_a.vhd(212) " "VHDL Process Statement warning at ata_a.vhd(212): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_a.vhd(213) " "VHDL Process Statement warning at ata_a.vhd(213): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_a.vhd(214) " "VHDL Process Statement warning at ata_a.vhd(214): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_a.vhd(215) " "VHDL Process Statement warning at ata_a.vhd(215): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_a.vhd(216) " "VHDL Process Statement warning at ata_a.vhd(216): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698832 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_a.vhd(217) " "VHDL Process Statement warning at ata_a.vhd(217): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698833 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_a.vhd(218) " "VHDL Process Statement warning at ata_a.vhd(218): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698833 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_a.vhd(219) " "VHDL Process Statement warning at ata_a.vhd(219): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698833 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_q_i ata_a.vhd(222) " "VHDL Process Statement warning at ata_a.vhd(222): signal \"sec_q_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698833 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_q_i ata_a.vhd(223) " "VHDL Process Statement warning at ata_a.vhd(223): signal \"sec_q_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698833 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h0_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_h0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698834 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h1_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_h1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698835 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m0_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_m0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698835 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m1_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_m1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698835 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s0_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_s0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698835 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s1_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_s1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642281698835 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698836 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698836 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698839 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698839 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698839 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698839 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698839 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698839 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698840 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698841 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281698842 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toa_ascii_e toa_ascii_e:ascii_conv " "Elaborating entity \"toa_ascii_e\" for hierarchy \"toa_ascii_e:ascii_conv\"" {  } { { "../src/top_level_a.vhd" "ascii_conv" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmission_e transmission_e:transmission " "Elaborating entity \"transmission_e\" for hierarchy \"transmission_e:transmission\"" {  } { { "../src/top_level_a.vhd" "transmission" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x8_e transmission_e:transmission\|mux4x8_e:uu1 " "Elaborating entity \"mux4x8_e\" for hierarchy \"transmission_e:transmission\|mux4x8_e:uu1\"" {  } { { "../src/transmission_a.vhd" "uu1" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_txd_e transmission_e:transmission\|mux16_txd_e:uu2 " "Elaborating entity \"mux16_txd_e\" for hierarchy \"transmission_e:transmission\|mux16_txd_e:uu2\"" {  } { { "../src/transmission_a.vhd" "uu2" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl_e transmission_e:transmission\|uart_ctrl_e:uu3 " "Elaborating entity \"uart_ctrl_e\" for hierarchy \"transmission_e:transmission\|uart_ctrl_e:uu3\"" {  } { { "../src/transmission_a.vhd" "uu3" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt4_e transmission_e:transmission\|Cnt4_e:uu5 " "Elaborating entity \"Cnt4_e\" for hierarchy \"transmission_e:transmission\|Cnt4_e:uu5\"" {  } { { "../src/transmission_a.vhd" "uu5" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt4_a.vhd(26) " "VHDL Process Statement warning at Cnt4_a.vhd(26): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/Cnt4_a.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698944 "|top_level_e|transmission_e:transmission|Cnt4_e:uu5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt3_e transmission_e:transmission\|Cnt3_e:uu6 " "Elaborating entity \"Cnt3_e\" for hierarchy \"transmission_e:transmission\|Cnt3_e:uu6\"" {  } { { "../src/transmission_a.vhd" "uu6" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281698964 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt3_a.vhd(22) " "VHDL Process Statement warning at Cnt3_a.vhd(22): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Tea-Bag-Controller-VHDL/Tea_Brewing_Controller/src/Cnt3_a.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642281698966 "|top_level_e|transmission_e:transmission|Cnt3_e:uu6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642281701676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642281703641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642281703641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "566 " "Implemented 566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642281704087 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642281704087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "548 " "Implemented 548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642281704087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642281704087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642281704154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 22:21:44 2022 " "Processing ended: Sat Jan 15 22:21:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642281704154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642281704154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642281704154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642281704154 ""}
