Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:28 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        15087
Number of nets:                        135237
Number of cells:                       109556
Number of combinational cells:          77739
Number of sequential cells:             31770
Number of macros/black boxes:               0
Number of buf/inv:                       9982
Number of references:                       4

Combinational area:              39807.580714
Buf/Inv area:                     2392.152000
Noncombinational area:           53223.188446
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 93030.769160
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ------------------------------------------------------------------------------------
fft                               93030.7692    100.0      0.0000      0.0000  0.0000  fft
dut_00                            10757.1670     11.6   1119.7944   2219.9616  0.0000  step0_0
dut_00/COUNTER_16                    17.5392      0.0      4.1064     11.9016  0.0000  step0_num_counter_NUM16
dut_00/COUNTER_16/clk_gate_cnt_reg
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_num_counter_NUM16
dut_00/SR_IM                       3698.4047      4.0      0.1392   3698.2655  0.0000  shift_reg_N256_FIX9_0
dut_00/SR_RE                       3698.4047      4.0      0.1392   3698.2655  0.0000  shift_reg_N256_FIX9_1
dut_00/clk_gate_bfly00_re_n_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_0_0
dut_00/clk_gate_i_reg                 1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_0_1
dut_01                            25495.1755     27.4  10013.1432   2826.5952  0.0000  step0_1
dut_01/COUNTER_8                     19.1400      0.0      4.0368     13.5720  0.0000  step_num_counter_NUM8
dut_01/COUNTER_8/clk_gate_cnt_reg     1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step_num_counter_NUM8_0
dut_01/SR128_IM                    2207.2943      2.4      0.1392   2207.1551  0.0000  shift_reg_N128_FIX10_0
dut_01/SR128_RE                    2207.2943      2.4      0.1392   2207.1551  0.0000  shift_reg_N128_FIX10_1
dut_01/SR256_IM                    4109.3231      4.4      0.1392   4109.1839  0.0000  shift_reg_N256_FIX10_0
dut_01/SR256_RE                    4109.3231      4.4      0.1392   4109.1839  0.0000  shift_reg_N256_FIX10_1
dut_01/clk_gate_add_step01_re_pp_np_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_1_1
dut_01/clk_gate_mul_step01_im_pp_np_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_1_0
dut_02                            40452.3549     43.5  26522.0543   3809.6953  0.0000  step0_2
dut_02/COUNTER_4                     16.9824      0.0      3.7584     13.2240  0.0000  step_num_counter_NUM4
dut_02/SR128_IM                    2909.9759      3.1      0.1392   2909.8367  0.0000  shift_reg_N128_FIX13_0
dut_02/SR128_RE                    2925.5663      3.1      0.1392   2925.4271  0.0000  shift_reg_N128_FIX13_1
dut_02/SR64_IM                     1456.5192      1.6      0.1392   1456.3800  0.0000  shift_reg_N64_FIX13_0
dut_02/SR64_RE                     1439.3976      1.5      0.1392   1439.2584  0.0000  shift_reg_N64_FIX13_1
dut_02/TWF512                      1369.1016      1.5    200.5176   1167.0528  0.0000  twf512
dut_02/TWF512/clk_gate_twf_i_add_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_twf512
dut_02/clk_gate_bfly02_re_n_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_2_0
dut_02/clk_gate_sub_step02_im_pn_nn_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_2_1
dut_03                            16326.0717     17.5    206.7120      3.7584  0.0000  module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
dut_03/im_output_sr_n              1351.1448      1.5      0.3480   1349.2656  0.0000  cbfp_sr_output_array_size16_din_size11_buffer_depth64_0
dut_03/im_output_sr_n/clk_gate_buffer_din_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_output_array_size16_din_size11_buffer_depth64_0_0
dut_03/im_sr_n                     3362.3063      3.6    436.5312   2921.1815  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0
dut_03/im_sr_n/clk_gate_buffer_din_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_0
dut_03/im_sr_n/clk_gate_dout_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_2
dut_03/im_sr_n/clk_gate_flag_count_reg
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_1
dut_03/im_sr_p                     3355.9031      3.6    431.2416   2920.0679  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1
dut_03/im_sr_p/clk_gate_buffer_din_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1_0
dut_03/im_sr_p/clk_gate_dout_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1_2
dut_03/im_sr_p/clk_gate_flag_count_reg
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1_1
dut_03/re_output_sr_n              1351.1448      1.5      0.3480   1349.2656  0.0000  cbfp_sr_output_array_size16_din_size11_buffer_depth64_1
dut_03/re_output_sr_n/clk_gate_buffer_din_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_output_array_size16_din_size11_buffer_depth64_0_1
dut_03/re_sr_n                     3346.9944      3.6    431.2416   2911.1591  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2
dut_03/re_sr_n/clk_gate_buffer_din_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2_0
dut_03/re_sr_n/clk_gate_dout_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2_2
dut_03/re_sr_n/clk_gate_flag_count_reg
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2_1
dut_03/re_sr_p                     3348.1080      3.6    432.3552   2911.1591  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3
dut_03/re_sr_p/clk_gate_buffer_din_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3_0
dut_03/re_sr_p/clk_gate_dout_reg_0_
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3_2
dut_03/re_sr_p/clk_gate_flag_count_reg
                                      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3_1
--------------------------------  ----------  -------  ----------  ----------  ------  ------------------------------------------------------------------------------------
Total                                                  39807.5807  53223.1884  0.0000

1
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:29 2025
****************************************


  Timing Path Group 'fft_clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:       1253.82
  Critical Path Slack:          42.05
  Critical Path Clk Period:   1400.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -24.61
  Total Hold Violation:    -124822.65
  No. of Hold Violations:    18364.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         47
  Hierarchical Port Count:      14444
  Leaf Cell Count:             109509
  Buf/Inv Cell Count:            9982
  Buf Cell Count:                 825
  Inv Cell Count:                9157
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     77745
  Sequential Cell Count:        31764
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    39807.580714
  Noncombinational Area: 53223.188446
  Buf/Inv Area:           2392.152000
  Total Buffer Area:           427.27
  Total Inverter Area:        1964.88
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             93030.769160
  Design Area:           93030.769160


  Design Rules
  -----------------------------------
  Total Number of Nets:        120891
  Nets With Violations:        119778
  Max Trans Violations:        119777
  Max Cap Violations:               0
  Max Fanout Violations:           39
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   19.15
  Logic Optimization:                 40.28
  Mapping Optimization:              621.24
  -----------------------------------------
  Overall Compile Time:             1030.40
  Overall Compile Wall Clock Time:   833.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 24.61  TNS: 124822.65  Number of Violating Paths: 18364

  --------------------------------------------------------------------


1
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : resources
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:29 2025
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/module0_cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=6    | add_72 (module0_cbfp.sv:72) |
                |                |            | add_80 (module0_cbfp.sv:80) |
=============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : cbfp_sr_output_array_size16_din_size11_buffer_depth64_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : cbfp_sr_output_array_size16_din_size11_buffer_depth64_1
****************************************

No implementations to report
 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/shift_reg.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_dec       | width=2    | sub_137 (shift_reg.sv:137) |
| add_x_2        | DW01_inc       | width=5    | add_143 (shift_reg.sv:143) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_dec         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/shift_reg.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_dec       | width=2    | sub_137 (shift_reg.sv:137) |
| add_x_2        | DW01_inc       | width=5    | add_143 (shift_reg.sv:143) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_dec         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/shift_reg.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_dec       | width=2    | sub_137 (shift_reg.sv:137) |
| add_x_2        | DW01_inc       | width=5    | add_143 (shift_reg.sv:143) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_dec         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/shift_reg.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_dec       | width=2    | sub_137 (shift_reg.sv:137) |
| add_x_2        | DW01_inc       | width=5    | add_143 (shift_reg.sv:143) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_dec         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_2
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/module0_step.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=14   | add_419 (module0_step.sv:419) |
| sub_x_4        | DW01_sub       | width=14   | sub_420 (module0_step.sv:420) |
| add_x_5        | DW01_add       | width=14   | add_421 (module0_step.sv:421) |
| sub_x_6        | DW01_sub       | width=14   | sub_422 (module0_step.sv:422) |
| add_x_7        | DW01_add       | width=14   | add_419_I2 (module0_step.sv:419) |
| sub_x_8        | DW01_sub       | width=14   | sub_420_I2 (module0_step.sv:420) |
| add_x_9        | DW01_add       | width=14   | add_421_I2 (module0_step.sv:421) |
| sub_x_10       | DW01_sub       | width=14   | sub_422_I2 (module0_step.sv:422) |
| add_x_11       | DW01_add       | width=14   | add_419_I3 (module0_step.sv:419) |
| sub_x_12       | DW01_sub       | width=14   | sub_420_I3 (module0_step.sv:420) |
| add_x_13       | DW01_add       | width=14   | add_421_I3 (module0_step.sv:421) |
| sub_x_14       | DW01_sub       | width=14   | sub_422_I3 (module0_step.sv:422) |
| add_x_15       | DW01_add       | width=14   | add_419_I4 (module0_step.sv:419) |
| sub_x_16       | DW01_sub       | width=14   | sub_420_I4 (module0_step.sv:420) |
| add_x_17       | DW01_add       | width=14   | add_421_I4 (module0_step.sv:421) |
| sub_x_18       | DW01_sub       | width=14   | sub_422_I4 (module0_step.sv:422) |
| add_x_19       | DW01_add       | width=14   | add_419_I5 (module0_step.sv:419) |
| sub_x_20       | DW01_sub       | width=14   | sub_420_I5 (module0_step.sv:420) |
| add_x_21       | DW01_add       | width=14   | add_421_I5 (module0_step.sv:421) |
| sub_x_22       | DW01_sub       | width=14   | sub_422_I5 (module0_step.sv:422) |
| add_x_23       | DW01_add       | width=14   | add_419_I6 (module0_step.sv:419) |
| sub_x_24       | DW01_sub       | width=14   | sub_420_I6 (module0_step.sv:420) |
| add_x_25       | DW01_add       | width=14   | add_421_I6 (module0_step.sv:421) |
| sub_x_26       | DW01_sub       | width=14   | sub_422_I6 (module0_step.sv:422) |
| add_x_27       | DW01_add       | width=14   | add_419_I7 (module0_step.sv:419) |
| sub_x_28       | DW01_sub       | width=14   | sub_420_I7 (module0_step.sv:420) |
| add_x_29       | DW01_add       | width=14   | add_421_I7 (module0_step.sv:421) |
| sub_x_30       | DW01_sub       | width=14   | sub_422_I7 (module0_step.sv:422) |
| add_x_31       | DW01_add       | width=14   | add_419_I8 (module0_step.sv:419) |
| sub_x_32       | DW01_sub       | width=14   | sub_420_I8 (module0_step.sv:420) |
| add_x_33       | DW01_add       | width=14   | add_421_I8 (module0_step.sv:421) |
| sub_x_34       | DW01_sub       | width=14   | sub_422_I8 (module0_step.sv:422) |
| add_x_35       | DW01_add       | width=14   | add_419_I9 (module0_step.sv:419) |
| sub_x_36       | DW01_sub       | width=14   | sub_420_I9 (module0_step.sv:420) |
| add_x_37       | DW01_add       | width=14   | add_421_I9 (module0_step.sv:421) |
| sub_x_38       | DW01_sub       | width=14   | sub_422_I9 (module0_step.sv:422) |
| add_x_39       | DW01_add       | width=14   | add_419_I10 (module0_step.sv:419) |
| sub_x_40       | DW01_sub       | width=14   | sub_420_I10 (module0_step.sv:420) |
| add_x_41       | DW01_add       | width=14   | add_421_I10 (module0_step.sv:421) |
| sub_x_42       | DW01_sub       | width=14   | sub_422_I10 (module0_step.sv:422) |
| add_x_43       | DW01_add       | width=14   | add_419_I11 (module0_step.sv:419) |
| sub_x_44       | DW01_sub       | width=14   | sub_420_I11 (module0_step.sv:420) |
| add_x_45       | DW01_add       | width=14   | add_421_I11 (module0_step.sv:421) |
| sub_x_46       | DW01_sub       | width=14   | sub_422_I11 (module0_step.sv:422) |
| add_x_47       | DW01_add       | width=14   | add_419_I12 (module0_step.sv:419) |
| sub_x_48       | DW01_sub       | width=14   | sub_420_I12 (module0_step.sv:420) |
| add_x_49       | DW01_add       | width=14   | add_421_I12 (module0_step.sv:421) |
| sub_x_50       | DW01_sub       | width=14   | sub_422_I12 (module0_step.sv:422) |
| add_x_51       | DW01_add       | width=14   | add_419_I13 (module0_step.sv:419) |
| sub_x_52       | DW01_sub       | width=14   | sub_420_I13 (module0_step.sv:420) |
| add_x_53       | DW01_add       | width=14   | add_421_I13 (module0_step.sv:421) |
| sub_x_54       | DW01_sub       | width=14   | sub_422_I13 (module0_step.sv:422) |
| add_x_55       | DW01_add       | width=14   | add_419_I14 (module0_step.sv:419) |
| sub_x_56       | DW01_sub       | width=14   | sub_420_I14 (module0_step.sv:420) |
| add_x_57       | DW01_add       | width=14   | add_421_I14 (module0_step.sv:421) |
| sub_x_58       | DW01_sub       | width=14   | sub_422_I14 (module0_step.sv:422) |
| add_x_59       | DW01_add       | width=14   | add_419_I15 (module0_step.sv:419) |
| sub_x_60       | DW01_sub       | width=14   | sub_420_I15 (module0_step.sv:420) |
| add_x_61       | DW01_add       | width=14   | add_421_I15 (module0_step.sv:421) |
| sub_x_62       | DW01_sub       | width=14   | sub_422_I15 (module0_step.sv:422) |
| add_x_63       | DW01_add       | width=14   | add_419_I16 (module0_step.sv:419) |
| sub_x_64       | DW01_sub       | width=14   | sub_420_I16 (module0_step.sv:420) |
| add_x_65       | DW01_add       | width=14   | add_421_I16 (module0_step.sv:421) |
| sub_x_66       | DW01_sub       | width=14   | sub_422_I16 (module0_step.sv:422) |
| add_x_67       | DW01_add       | width=14   | add_426 (module0_step.sv:426) |
| sub_x_68       | DW01_sub       | width=14   | sub_427 (module0_step.sv:427) |
| add_x_69       | DW01_add       | width=14   | add_428 (module0_step.sv:428) |
| sub_x_70       | DW01_sub       | width=14   | sub_429 (module0_step.sv:429) |
| add_x_71       | DW01_add       | width=14   | add_426_I2 (module0_step.sv:426) |
| sub_x_72       | DW01_sub       | width=14   | sub_427_I2 (module0_step.sv:427) |
| add_x_73       | DW01_add       | width=14   | add_428_I2 (module0_step.sv:428) |
| sub_x_74       | DW01_sub       | width=14   | sub_429_I2 (module0_step.sv:429) |
| add_x_75       | DW01_add       | width=14   | add_426_I3 (module0_step.sv:426) |
| sub_x_76       | DW01_sub       | width=14   | sub_427_I3 (module0_step.sv:427) |
| add_x_77       | DW01_add       | width=14   | add_428_I3 (module0_step.sv:428) |
| sub_x_78       | DW01_sub       | width=14   | sub_429_I3 (module0_step.sv:429) |
| add_x_79       | DW01_add       | width=14   | add_426_I4 (module0_step.sv:426) |
| sub_x_80       | DW01_sub       | width=14   | sub_427_I4 (module0_step.sv:427) |
| add_x_81       | DW01_add       | width=14   | add_428_I4 (module0_step.sv:428) |
| sub_x_82       | DW01_sub       | width=14   | sub_429_I4 (module0_step.sv:429) |
| add_x_83       | DW01_add       | width=14   | add_426_I5 (module0_step.sv:426) |
| sub_x_84       | DW01_sub       | width=14   | sub_427_I5 (module0_step.sv:427) |
| add_x_85       | DW01_add       | width=14   | add_428_I5 (module0_step.sv:428) |
| sub_x_86       | DW01_sub       | width=14   | sub_429_I5 (module0_step.sv:429) |
| add_x_87       | DW01_add       | width=14   | add_426_I6 (module0_step.sv:426) |
| sub_x_88       | DW01_sub       | width=14   | sub_427_I6 (module0_step.sv:427) |
| add_x_89       | DW01_add       | width=14   | add_428_I6 (module0_step.sv:428) |
| sub_x_90       | DW01_sub       | width=14   | sub_429_I6 (module0_step.sv:429) |
| add_x_91       | DW01_add       | width=14   | add_426_I7 (module0_step.sv:426) |
| sub_x_92       | DW01_sub       | width=14   | sub_427_I7 (module0_step.sv:427) |
| add_x_93       | DW01_add       | width=14   | add_428_I7 (module0_step.sv:428) |
| sub_x_94       | DW01_sub       | width=14   | sub_429_I7 (module0_step.sv:429) |
| add_x_95       | DW01_add       | width=14   | add_426_I8 (module0_step.sv:426) |
| sub_x_96       | DW01_sub       | width=14   | sub_427_I8 (module0_step.sv:427) |
| add_x_97       | DW01_add       | width=14   | add_428_I8 (module0_step.sv:428) |
| sub_x_98       | DW01_sub       | width=14   | sub_429_I8 (module0_step.sv:429) |
| add_x_99       | DW01_add       | width=14   | add_426_I9 (module0_step.sv:426) |
| sub_x_100      | DW01_sub       | width=14   | sub_427_I9 (module0_step.sv:427) |
| add_x_101      | DW01_add       | width=14   | add_428_I9 (module0_step.sv:428) |
| sub_x_102      | DW01_sub       | width=14   | sub_429_I9 (module0_step.sv:429) |
| add_x_103      | DW01_add       | width=14   | add_426_I10 (module0_step.sv:426) |
| sub_x_104      | DW01_sub       | width=14   | sub_427_I10 (module0_step.sv:427) |
| add_x_105      | DW01_add       | width=14   | add_428_I10 (module0_step.sv:428) |
| sub_x_106      | DW01_sub       | width=14   | sub_429_I10 (module0_step.sv:429) |
| add_x_107      | DW01_add       | width=14   | add_426_I11 (module0_step.sv:426) |
| sub_x_108      | DW01_sub       | width=14   | sub_427_I11 (module0_step.sv:427) |
| add_x_109      | DW01_add       | width=14   | add_428_I11 (module0_step.sv:428) |
| sub_x_110      | DW01_sub       | width=14   | sub_429_I11 (module0_step.sv:429) |
| add_x_111      | DW01_add       | width=14   | add_426_I12 (module0_step.sv:426) |
| sub_x_112      | DW01_sub       | width=14   | sub_427_I12 (module0_step.sv:427) |
| add_x_113      | DW01_add       | width=14   | add_428_I12 (module0_step.sv:428) |
| sub_x_114      | DW01_sub       | width=14   | sub_429_I12 (module0_step.sv:429) |
| add_x_115      | DW01_add       | width=14   | add_426_I13 (module0_step.sv:426) |
| sub_x_116      | DW01_sub       | width=14   | sub_427_I13 (module0_step.sv:427) |
| add_x_117      | DW01_add       | width=14   | add_428_I13 (module0_step.sv:428) |
| sub_x_118      | DW01_sub       | width=14   | sub_429_I13 (module0_step.sv:429) |
| add_x_119      | DW01_add       | width=14   | add_426_I14 (module0_step.sv:426) |
| sub_x_120      | DW01_sub       | width=14   | sub_427_I14 (module0_step.sv:427) |
| add_x_121      | DW01_add       | width=14   | add_428_I14 (module0_step.sv:428) |
| sub_x_122      | DW01_sub       | width=14   | sub_429_I14 (module0_step.sv:429) |
| add_x_123      | DW01_add       | width=14   | add_426_I15 (module0_step.sv:426) |
| sub_x_124      | DW01_sub       | width=14   | sub_427_I15 (module0_step.sv:427) |
| add_x_125      | DW01_add       | width=14   | add_428_I15 (module0_step.sv:428) |
| sub_x_126      | DW01_sub       | width=14   | sub_429_I15 (module0_step.sv:429) |
| add_x_127      | DW01_add       | width=14   | add_426_I16 (module0_step.sv:426) |
| sub_x_128      | DW01_sub       | width=14   | sub_427_I16 (module0_step.sv:427) |
| add_x_129      | DW01_add       | width=14   | add_428_I16 (module0_step.sv:428) |
| sub_x_130      | DW01_sub       | width=14   | sub_429_I16 (module0_step.sv:429) |
| gt_x_136       | DW_cmp         | width=14   | gt_446 (module0_step.sv:446) |
| lt_x_137       | DW_cmp         | width=14   | lt_446 (module0_step.sv:446) |
| gt_x_138       | DW_cmp         | width=14   | gt_450 (module0_step.sv:450) |
| lt_x_139       | DW_cmp         | width=14   | lt_450 (module0_step.sv:450) |
| gt_x_140       | DW_cmp         | width=14   | gt_454 (module0_step.sv:454) |
| lt_x_141       | DW_cmp         | width=14   | lt_454 (module0_step.sv:454) |
| gt_x_142       | DW_cmp         | width=14   | gt_458 (module0_step.sv:458) |
| lt_x_143       | DW_cmp         | width=14   | lt_458 (module0_step.sv:458) |
| gt_x_144       | DW_cmp         | width=14   | gt_446_I2 (module0_step.sv:446) |
| lt_x_145       | DW_cmp         | width=14   | lt_446_I2 (module0_step.sv:446) |
| gt_x_146       | DW_cmp         | width=14   | gt_450_I2 (module0_step.sv:450) |
| lt_x_147       | DW_cmp         | width=14   | lt_450_I2 (module0_step.sv:450) |
| gt_x_148       | DW_cmp         | width=14   | gt_454_I2 (module0_step.sv:454) |
| lt_x_149       | DW_cmp         | width=14   | lt_454_I2 (module0_step.sv:454) |
| gt_x_150       | DW_cmp         | width=14   | gt_458_I2 (module0_step.sv:458) |
| lt_x_151       | DW_cmp         | width=14   | lt_458_I2 (module0_step.sv:458) |
| gt_x_152       | DW_cmp         | width=14   | gt_446_I3 (module0_step.sv:446) |
| lt_x_153       | DW_cmp         | width=14   | lt_446_I3 (module0_step.sv:446) |
| gt_x_154       | DW_cmp         | width=14   | gt_450_I3 (module0_step.sv:450) |
| lt_x_155       | DW_cmp         | width=14   | lt_450_I3 (module0_step.sv:450) |
| gt_x_156       | DW_cmp         | width=14   | gt_454_I3 (module0_step.sv:454) |
| lt_x_157       | DW_cmp         | width=14   | lt_454_I3 (module0_step.sv:454) |
| gt_x_158       | DW_cmp         | width=14   | gt_458_I3 (module0_step.sv:458) |
| lt_x_159       | DW_cmp         | width=14   | lt_458_I3 (module0_step.sv:458) |
| gt_x_160       | DW_cmp         | width=14   | gt_446_I4 (module0_step.sv:446) |
| lt_x_161       | DW_cmp         | width=14   | lt_446_I4 (module0_step.sv:446) |
| gt_x_162       | DW_cmp         | width=14   | gt_450_I4 (module0_step.sv:450) |
| lt_x_163       | DW_cmp         | width=14   | lt_450_I4 (module0_step.sv:450) |
| gt_x_164       | DW_cmp         | width=14   | gt_454_I4 (module0_step.sv:454) |
| lt_x_165       | DW_cmp         | width=14   | lt_454_I4 (module0_step.sv:454) |
| gt_x_166       | DW_cmp         | width=14   | gt_458_I4 (module0_step.sv:458) |
| lt_x_167       | DW_cmp         | width=14   | lt_458_I4 (module0_step.sv:458) |
| gt_x_168       | DW_cmp         | width=14   | gt_446_I5 (module0_step.sv:446) |
| lt_x_169       | DW_cmp         | width=14   | lt_446_I5 (module0_step.sv:446) |
| gt_x_170       | DW_cmp         | width=14   | gt_450_I5 (module0_step.sv:450) |
| lt_x_171       | DW_cmp         | width=14   | lt_450_I5 (module0_step.sv:450) |
| gt_x_172       | DW_cmp         | width=14   | gt_454_I5 (module0_step.sv:454) |
| lt_x_173       | DW_cmp         | width=14   | lt_454_I5 (module0_step.sv:454) |
| gt_x_174       | DW_cmp         | width=14   | gt_458_I5 (module0_step.sv:458) |
| lt_x_175       | DW_cmp         | width=14   | lt_458_I5 (module0_step.sv:458) |
| gt_x_176       | DW_cmp         | width=14   | gt_446_I6 (module0_step.sv:446) |
| lt_x_177       | DW_cmp         | width=14   | lt_446_I6 (module0_step.sv:446) |
| gt_x_178       | DW_cmp         | width=14   | gt_450_I6 (module0_step.sv:450) |
| lt_x_179       | DW_cmp         | width=14   | lt_450_I6 (module0_step.sv:450) |
| gt_x_180       | DW_cmp         | width=14   | gt_454_I6 (module0_step.sv:454) |
| lt_x_181       | DW_cmp         | width=14   | lt_454_I6 (module0_step.sv:454) |
| gt_x_182       | DW_cmp         | width=14   | gt_458_I6 (module0_step.sv:458) |
| lt_x_183       | DW_cmp         | width=14   | lt_458_I6 (module0_step.sv:458) |
| gt_x_184       | DW_cmp         | width=14   | gt_446_I7 (module0_step.sv:446) |
| lt_x_185       | DW_cmp         | width=14   | lt_446_I7 (module0_step.sv:446) |
| gt_x_186       | DW_cmp         | width=14   | gt_450_I7 (module0_step.sv:450) |
| lt_x_187       | DW_cmp         | width=14   | lt_450_I7 (module0_step.sv:450) |
| gt_x_188       | DW_cmp         | width=14   | gt_454_I7 (module0_step.sv:454) |
| lt_x_189       | DW_cmp         | width=14   | lt_454_I7 (module0_step.sv:454) |
| gt_x_190       | DW_cmp         | width=14   | gt_458_I7 (module0_step.sv:458) |
| lt_x_191       | DW_cmp         | width=14   | lt_458_I7 (module0_step.sv:458) |
| gt_x_192       | DW_cmp         | width=14   | gt_446_I8 (module0_step.sv:446) |
| lt_x_193       | DW_cmp         | width=14   | lt_446_I8 (module0_step.sv:446) |
| gt_x_194       | DW_cmp         | width=14   | gt_450_I8 (module0_step.sv:450) |
| lt_x_195       | DW_cmp         | width=14   | lt_450_I8 (module0_step.sv:450) |
| gt_x_196       | DW_cmp         | width=14   | gt_454_I8 (module0_step.sv:454) |
| lt_x_197       | DW_cmp         | width=14   | lt_454_I8 (module0_step.sv:454) |
| gt_x_198       | DW_cmp         | width=14   | gt_458_I8 (module0_step.sv:458) |
| lt_x_199       | DW_cmp         | width=14   | lt_458_I8 (module0_step.sv:458) |
| gt_x_200       | DW_cmp         | width=14   | gt_446_I9 (module0_step.sv:446) |
| lt_x_201       | DW_cmp         | width=14   | lt_446_I9 (module0_step.sv:446) |
| gt_x_202       | DW_cmp         | width=14   | gt_450_I9 (module0_step.sv:450) |
| lt_x_203       | DW_cmp         | width=14   | lt_450_I9 (module0_step.sv:450) |
| gt_x_204       | DW_cmp         | width=14   | gt_454_I9 (module0_step.sv:454) |
| lt_x_205       | DW_cmp         | width=14   | lt_454_I9 (module0_step.sv:454) |
| gt_x_206       | DW_cmp         | width=14   | gt_458_I9 (module0_step.sv:458) |
| lt_x_207       | DW_cmp         | width=14   | lt_458_I9 (module0_step.sv:458) |
| gt_x_208       | DW_cmp         | width=14   | gt_446_I10 (module0_step.sv:446) |
| lt_x_209       | DW_cmp         | width=14   | lt_446_I10 (module0_step.sv:446) |
| gt_x_210       | DW_cmp         | width=14   | gt_450_I10 (module0_step.sv:450) |
| lt_x_211       | DW_cmp         | width=14   | lt_450_I10 (module0_step.sv:450) |
| gt_x_212       | DW_cmp         | width=14   | gt_454_I10 (module0_step.sv:454) |
| lt_x_213       | DW_cmp         | width=14   | lt_454_I10 (module0_step.sv:454) |
| gt_x_214       | DW_cmp         | width=14   | gt_458_I10 (module0_step.sv:458) |
| lt_x_215       | DW_cmp         | width=14   | lt_458_I10 (module0_step.sv:458) |
| gt_x_216       | DW_cmp         | width=14   | gt_446_I11 (module0_step.sv:446) |
| lt_x_217       | DW_cmp         | width=14   | lt_446_I11 (module0_step.sv:446) |
| gt_x_218       | DW_cmp         | width=14   | gt_450_I11 (module0_step.sv:450) |
| lt_x_219       | DW_cmp         | width=14   | lt_450_I11 (module0_step.sv:450) |
| gt_x_220       | DW_cmp         | width=14   | gt_454_I11 (module0_step.sv:454) |
| lt_x_221       | DW_cmp         | width=14   | lt_454_I11 (module0_step.sv:454) |
| gt_x_222       | DW_cmp         | width=14   | gt_458_I11 (module0_step.sv:458) |
| lt_x_223       | DW_cmp         | width=14   | lt_458_I11 (module0_step.sv:458) |
| gt_x_224       | DW_cmp         | width=14   | gt_446_I12 (module0_step.sv:446) |
| lt_x_225       | DW_cmp         | width=14   | lt_446_I12 (module0_step.sv:446) |
| gt_x_226       | DW_cmp         | width=14   | gt_450_I12 (module0_step.sv:450) |
| lt_x_227       | DW_cmp         | width=14   | lt_450_I12 (module0_step.sv:450) |
| gt_x_228       | DW_cmp         | width=14   | gt_454_I12 (module0_step.sv:454) |
| lt_x_229       | DW_cmp         | width=14   | lt_454_I12 (module0_step.sv:454) |
| gt_x_230       | DW_cmp         | width=14   | gt_458_I12 (module0_step.sv:458) |
| lt_x_231       | DW_cmp         | width=14   | lt_458_I12 (module0_step.sv:458) |
| gt_x_232       | DW_cmp         | width=14   | gt_446_I13 (module0_step.sv:446) |
| lt_x_233       | DW_cmp         | width=14   | lt_446_I13 (module0_step.sv:446) |
| gt_x_234       | DW_cmp         | width=14   | gt_450_I13 (module0_step.sv:450) |
| lt_x_235       | DW_cmp         | width=14   | lt_450_I13 (module0_step.sv:450) |
| gt_x_236       | DW_cmp         | width=14   | gt_454_I13 (module0_step.sv:454) |
| lt_x_237       | DW_cmp         | width=14   | lt_454_I13 (module0_step.sv:454) |
| gt_x_238       | DW_cmp         | width=14   | gt_458_I13 (module0_step.sv:458) |
| lt_x_239       | DW_cmp         | width=14   | lt_458_I13 (module0_step.sv:458) |
| gt_x_240       | DW_cmp         | width=14   | gt_446_I14 (module0_step.sv:446) |
| lt_x_241       | DW_cmp         | width=14   | lt_446_I14 (module0_step.sv:446) |
| gt_x_242       | DW_cmp         | width=14   | gt_450_I14 (module0_step.sv:450) |
| lt_x_243       | DW_cmp         | width=14   | lt_450_I14 (module0_step.sv:450) |
| gt_x_244       | DW_cmp         | width=14   | gt_454_I14 (module0_step.sv:454) |
| lt_x_245       | DW_cmp         | width=14   | lt_454_I14 (module0_step.sv:454) |
| gt_x_246       | DW_cmp         | width=14   | gt_458_I14 (module0_step.sv:458) |
| lt_x_247       | DW_cmp         | width=14   | lt_458_I14 (module0_step.sv:458) |
| gt_x_248       | DW_cmp         | width=14   | gt_446_I15 (module0_step.sv:446) |
| lt_x_249       | DW_cmp         | width=14   | lt_446_I15 (module0_step.sv:446) |
| gt_x_250       | DW_cmp         | width=14   | gt_450_I15 (module0_step.sv:450) |
| lt_x_251       | DW_cmp         | width=14   | lt_450_I15 (module0_step.sv:450) |
| gt_x_252       | DW_cmp         | width=14   | gt_454_I15 (module0_step.sv:454) |
| lt_x_253       | DW_cmp         | width=14   | lt_454_I15 (module0_step.sv:454) |
| gt_x_254       | DW_cmp         | width=14   | gt_458_I15 (module0_step.sv:458) |
| lt_x_255       | DW_cmp         | width=14   | lt_458_I15 (module0_step.sv:458) |
| gt_x_256       | DW_cmp         | width=14   | gt_446_I16 (module0_step.sv:446) |
| lt_x_257       | DW_cmp         | width=14   | lt_446_I16 (module0_step.sv:446) |
| gt_x_258       | DW_cmp         | width=14   | gt_450_I16 (module0_step.sv:450) |
| lt_x_259       | DW_cmp         | width=14   | lt_450_I16 (module0_step.sv:450) |
| gt_x_260       | DW_cmp         | width=14   | gt_454_I16 (module0_step.sv:454) |
| lt_x_261       | DW_cmp         | width=14   | lt_454_I16 (module0_step.sv:454) |
| gt_x_262       | DW_cmp         | width=14   | gt_458_I16 (module0_step.sv:458) |
| lt_x_263       | DW_cmp         | width=14   | lt_458_I16 (module0_step.sv:458) |
| DP_OP_816J2_122_8459            |            |                            |
|                | DP_OP_816J2_122_8459 |      |                            |
| DP_OP_817J2_123_8459            |            |                            |
|                | DP_OP_817J2_123_8459 |      |                            |
| DP_OP_818J2_124_8459            |            |                            |
|                | DP_OP_818J2_124_8459 |      |                            |
| DP_OP_819J2_125_8459            |            |                            |
|                | DP_OP_819J2_125_8459 |      |                            |
| DP_OP_820J2_126_8459            |            |                            |
|                | DP_OP_820J2_126_8459 |      |                            |
| DP_OP_821J2_127_8459            |            |                            |
|                | DP_OP_821J2_127_8459 |      |                            |
| DP_OP_822J2_128_8459            |            |                            |
|                | DP_OP_822J2_128_8459 |      |                            |
| DP_OP_823J2_129_8459            |            |                            |
|                | DP_OP_823J2_129_8459 |      |                            |
| DP_OP_824J2_130_8459            |            |                            |
|                | DP_OP_824J2_130_8459 |      |                            |
| DP_OP_825J2_131_8459            |            |                            |
|                | DP_OP_825J2_131_8459 |      |                            |
| DP_OP_826J2_132_8459            |            |                            |
|                | DP_OP_826J2_132_8459 |      |                            |
| DP_OP_827J2_133_8459            |            |                            |
|                | DP_OP_827J2_133_8459 |      |                            |
| DP_OP_828J2_134_8459            |            |                            |
|                | DP_OP_828J2_134_8459 |      |                            |
| DP_OP_829J2_135_8459            |            |                            |
|                | DP_OP_829J2_135_8459 |      |                            |
| DP_OP_830J2_136_8459            |            |                            |
|                | DP_OP_830J2_136_8459 |      |                            |
| DP_OP_831J2_137_8459            |            |                            |
|                | DP_OP_831J2_137_8459 |      |                            |
| DP_OP_832J2_138_8459            |            |                            |
|                | DP_OP_832J2_138_8459 |      |                            |
| DP_OP_833J2_139_8459            |            |                            |
|                | DP_OP_833J2_139_8459 |      |                            |
| DP_OP_834J2_140_8459            |            |                            |
|                | DP_OP_834J2_140_8459 |      |                            |
| DP_OP_835J2_141_8459            |            |                            |
|                | DP_OP_835J2_141_8459 |      |                            |
| DP_OP_836J2_142_8459            |            |                            |
|                | DP_OP_836J2_142_8459 |      |                            |
| DP_OP_837J2_143_8459            |            |                            |
|                | DP_OP_837J2_143_8459 |      |                            |
| DP_OP_838J2_144_8459            |            |                            |
|                | DP_OP_838J2_144_8459 |      |                            |
| DP_OP_839J2_145_8459            |            |                            |
|                | DP_OP_839J2_145_8459 |      |                            |
| DP_OP_840J2_146_8459            |            |                            |
|                | DP_OP_840J2_146_8459 |      |                            |
| DP_OP_841J2_147_8459            |            |                            |
|                | DP_OP_841J2_147_8459 |      |                            |
| DP_OP_842J2_148_8459            |            |                            |
|                | DP_OP_842J2_148_8459 |      |                            |
| DP_OP_843J2_149_8459            |            |                            |
|                | DP_OP_843J2_149_8459 |      |                            |
| DP_OP_844J2_150_8459            |            |                            |
|                | DP_OP_844J2_150_8459 |      |                            |
| DP_OP_845J2_151_8459            |            |                            |
|                | DP_OP_845J2_151_8459 |      |                            |
| DP_OP_846J2_152_8459            |            |                            |
|                | DP_OP_846J2_152_8459 |      |                            |
| DP_OP_847J2_153_8459            |            |                            |
|                | DP_OP_847J2_153_8459 |      |                            |
| DP_OP_848J2_154_8459            |            |                            |
|                | DP_OP_848J2_154_8459 |      |                            |
| DP_OP_849J2_155_8459            |            |                            |
|                | DP_OP_849J2_155_8459 |      |                            |
| DP_OP_850J2_156_8459            |            |                            |
|                | DP_OP_850J2_156_8459 |      |                            |
| DP_OP_851J2_157_8459            |            |                            |
|                | DP_OP_851J2_157_8459 |      |                            |
| DP_OP_852J2_158_8459            |            |                            |
|                | DP_OP_852J2_158_8459 |      |                            |
| DP_OP_853J2_159_8459            |            |                            |
|                | DP_OP_853J2_159_8459 |      |                            |
| DP_OP_854J2_160_8459            |            |                            |
|                | DP_OP_854J2_160_8459 |      |                            |
| DP_OP_855J2_161_8459            |            |                            |
|                | DP_OP_855J2_161_8459 |      |                            |
| DP_OP_856J2_162_8459            |            |                            |
|                | DP_OP_856J2_162_8459 |      |                            |
| DP_OP_857J2_163_8459            |            |                            |
|                | DP_OP_857J2_163_8459 |      |                            |
| DP_OP_858J2_164_8459            |            |                            |
|                | DP_OP_858J2_164_8459 |      |                            |
| DP_OP_859J2_165_8459            |            |                            |
|                | DP_OP_859J2_165_8459 |      |                            |
| DP_OP_860J2_166_8459            |            |                            |
|                | DP_OP_860J2_166_8459 |      |                            |
| DP_OP_861J2_167_8459            |            |                            |
|                | DP_OP_861J2_167_8459 |      |                            |
| DP_OP_862J2_168_8459            |            |                            |
|                | DP_OP_862J2_168_8459 |      |                            |
| DP_OP_863J2_169_8459            |            |                            |
|                | DP_OP_863J2_169_8459 |      |                            |
| DP_OP_864J2_170_8459            |            |                            |
|                | DP_OP_864J2_170_8459 |      |                            |
| DP_OP_865J2_171_8459            |            |                            |
|                | DP_OP_865J2_171_8459 |      |                            |
| DP_OP_866J2_172_8459            |            |                            |
|                | DP_OP_866J2_172_8459 |      |                            |
| DP_OP_867J2_173_8459            |            |                            |
|                | DP_OP_867J2_173_8459 |      |                            |
| DP_OP_868J2_174_8459            |            |                            |
|                | DP_OP_868J2_174_8459 |      |                            |
| DP_OP_869J2_175_8459            |            |                            |
|                | DP_OP_869J2_175_8459 |      |                            |
| DP_OP_870J2_176_8459            |            |                            |
|                | DP_OP_870J2_176_8459 |      |                            |
| DP_OP_871J2_177_8459            |            |                            |
|                | DP_OP_871J2_177_8459 |      |                            |
| DP_OP_872J2_178_8459            |            |                            |
|                | DP_OP_872J2_178_8459 |      |                            |
| DP_OP_873J2_179_8459            |            |                            |
|                | DP_OP_873J2_179_8459 |      |                            |
| DP_OP_874J2_180_8459            |            |                            |
|                | DP_OP_874J2_180_8459 |      |                            |
| DP_OP_875J2_181_8459            |            |                            |
|                | DP_OP_875J2_181_8459 |      |                            |
| DP_OP_876J2_182_8459            |            |                            |
|                | DP_OP_876J2_182_8459 |      |                            |
| DP_OP_877J2_183_8459            |            |                            |
|                | DP_OP_877J2_183_8459 |      |                            |
| DP_OP_878J2_184_8459            |            |                            |
|                | DP_OP_878J2_184_8459 |      |                            |
| DP_OP_879J2_185_8459            |            |                            |
|                | DP_OP_879J2_185_8459 |      |                            |
=============================================================================

Datapath Report for DP_OP_816J2_122_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_816J2_122_8459 | mult_435 (module0_step.sv:435)                      |
|                      | sub_435 (module0_step.sv:435)                       |
|                      | mult_435_2 (module0_step.sv:435)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T130  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T131  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T130 - T131 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_817J2_123_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_817J2_123_8459 | mult_436 (module0_step.sv:436)                      |
|                      | sub_436 (module0_step.sv:436)                       |
|                      | mult_436_2 (module0_step.sv:436)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T133  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T134  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T133 - T134 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_818J2_124_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_818J2_124_8459 | mult_437 (module0_step.sv:437)                      |
|                      | add_437 (module0_step.sv:437)                       |
|                      | mult_437_2 (module0_step.sv:437)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T136  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T137  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T136 + T137 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_819J2_125_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_819J2_125_8459 | mult_438 (module0_step.sv:438)                      |
|                      | add_438 (module0_step.sv:438)                       |
|                      | mult_438_2 (module0_step.sv:438)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T139  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T140  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T139 + T140 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_820J2_126_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_820J2_126_8459 | mult_435_I2 (module0_step.sv:435)                   |
|                      | sub_435_I2 (module0_step.sv:435)                    |
|                      | mult_435_2_I2 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T142  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T143  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T142 - T143 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_821J2_127_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_821J2_127_8459 | mult_436_I2 (module0_step.sv:436)                   |
|                      | sub_436_I2 (module0_step.sv:436)                    |
|                      | mult_436_2_I2 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T145  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T146  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T145 - T146 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_822J2_128_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_822J2_128_8459 | mult_437_I2 (module0_step.sv:437)                   |
|                      | add_437_I2 (module0_step.sv:437)                    |
|                      | mult_437_2_I2 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T148  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T149  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T148 + T149 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_823J2_129_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_823J2_129_8459 | mult_438_I2 (module0_step.sv:438)                   |
|                      | add_438_I2 (module0_step.sv:438)                    |
|                      | mult_438_2_I2 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T151  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T152  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T151 + T152 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_824J2_130_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_824J2_130_8459 | mult_435_I3 (module0_step.sv:435)                   |
|                      | sub_435_I3 (module0_step.sv:435)                    |
|                      | mult_435_2_I3 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T154  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T155  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T154 - T155 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_825J2_131_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_825J2_131_8459 | mult_436_I3 (module0_step.sv:436)                   |
|                      | sub_436_I3 (module0_step.sv:436)                    |
|                      | mult_436_2_I3 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T157  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T158  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T157 - T158 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_826J2_132_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_826J2_132_8459 | mult_437_I3 (module0_step.sv:437)                   |
|                      | add_437_I3 (module0_step.sv:437)                    |
|                      | mult_437_2_I3 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T160  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T161  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T160 + T161 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_827J2_133_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_827J2_133_8459 | mult_438_I3 (module0_step.sv:438)                   |
|                      | add_438_I3 (module0_step.sv:438)                    |
|                      | mult_438_2_I3 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T163  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T164  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T163 + T164 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_828J2_134_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_828J2_134_8459 | mult_435_I4 (module0_step.sv:435)                   |
|                      | sub_435_I4 (module0_step.sv:435)                    |
|                      | mult_435_2_I4 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T166  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T167  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T166 - T167 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_829J2_135_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_829J2_135_8459 | mult_436_I4 (module0_step.sv:436)                   |
|                      | sub_436_I4 (module0_step.sv:436)                    |
|                      | mult_436_2_I4 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T169  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T170  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T169 - T170 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_830J2_136_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_830J2_136_8459 | mult_437_I4 (module0_step.sv:437)                   |
|                      | add_437_I4 (module0_step.sv:437)                    |
|                      | mult_437_2_I4 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T172  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T173  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T172 + T173 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_831J2_137_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_831J2_137_8459 | mult_438_I4 (module0_step.sv:438)                   |
|                      | add_438_I4 (module0_step.sv:438)                    |
|                      | mult_438_2_I4 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T175  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T176  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T175 + T176 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_832J2_138_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_832J2_138_8459 | mult_435_I5 (module0_step.sv:435)                   |
|                      | sub_435_I5 (module0_step.sv:435)                    |
|                      | mult_435_2_I5 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T178  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T179  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T178 - T179 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_833J2_139_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_833J2_139_8459 | mult_436_I5 (module0_step.sv:436)                   |
|                      | sub_436_I5 (module0_step.sv:436)                    |
|                      | mult_436_2_I5 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T181  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T182  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T181 - T182 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_834J2_140_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_834J2_140_8459 | mult_437_I5 (module0_step.sv:437)                   |
|                      | add_437_I5 (module0_step.sv:437)                    |
|                      | mult_437_2_I5 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T184  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T185  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T184 + T185 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_835J2_141_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_835J2_141_8459 | mult_438_I5 (module0_step.sv:438)                   |
|                      | add_438_I5 (module0_step.sv:438)                    |
|                      | mult_438_2_I5 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T187  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T188  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T187 + T188 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_836J2_142_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_836J2_142_8459 | mult_435_I6 (module0_step.sv:435)                   |
|                      | sub_435_I6 (module0_step.sv:435)                    |
|                      | mult_435_2_I6 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T190  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T191  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T190 - T191 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_837J2_143_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_837J2_143_8459 | mult_436_I6 (module0_step.sv:436)                   |
|                      | sub_436_I6 (module0_step.sv:436)                    |
|                      | mult_436_2_I6 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T193  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T194  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T193 - T194 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_838J2_144_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_838J2_144_8459 | mult_437_I6 (module0_step.sv:437)                   |
|                      | add_437_I6 (module0_step.sv:437)                    |
|                      | mult_437_2_I6 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T196  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T197  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T196 + T197 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_839J2_145_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_839J2_145_8459 | mult_438_I6 (module0_step.sv:438)                   |
|                      | add_438_I6 (module0_step.sv:438)                    |
|                      | mult_438_2_I6 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T199  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T200  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T199 + T200 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_840J2_146_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_840J2_146_8459 | mult_435_I7 (module0_step.sv:435)                   |
|                      | sub_435_I7 (module0_step.sv:435)                    |
|                      | mult_435_2_I7 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T202  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T203  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T202 - T203 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_841J2_147_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_841J2_147_8459 | mult_436_I7 (module0_step.sv:436)                   |
|                      | sub_436_I7 (module0_step.sv:436)                    |
|                      | mult_436_2_I7 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T205  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T206  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T205 - T206 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_842J2_148_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_842J2_148_8459 | mult_437_I7 (module0_step.sv:437)                   |
|                      | add_437_I7 (module0_step.sv:437)                    |
|                      | mult_437_2_I7 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T208  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T209  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T208 + T209 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_843J2_149_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_843J2_149_8459 | mult_438_I7 (module0_step.sv:438)                   |
|                      | add_438_I7 (module0_step.sv:438)                    |
|                      | mult_438_2_I7 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T211  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T212  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T211 + T212 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_844J2_150_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_844J2_150_8459 | mult_435_I8 (module0_step.sv:435)                   |
|                      | sub_435_I8 (module0_step.sv:435)                    |
|                      | mult_435_2_I8 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T214  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T215  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T214 - T215 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_845J2_151_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_845J2_151_8459 | mult_436_I8 (module0_step.sv:436)                   |
|                      | sub_436_I8 (module0_step.sv:436)                    |
|                      | mult_436_2_I8 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T217  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T218  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T217 - T218 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_846J2_152_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_846J2_152_8459 | mult_437_I8 (module0_step.sv:437)                   |
|                      | add_437_I8 (module0_step.sv:437)                    |
|                      | mult_437_2_I8 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T220  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T221  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T220 + T221 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_847J2_153_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_847J2_153_8459 | mult_438_I8 (module0_step.sv:438)                   |
|                      | add_438_I8 (module0_step.sv:438)                    |
|                      | mult_438_2_I8 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T223  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T224  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T223 + T224 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_848J2_154_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_848J2_154_8459 | mult_435_I9 (module0_step.sv:435)                   |
|                      | sub_435_I9 (module0_step.sv:435)                    |
|                      | mult_435_2_I9 (module0_step.sv:435)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T226  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T227  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T226 - T227 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_849J2_155_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_849J2_155_8459 | mult_436_I9 (module0_step.sv:436)                   |
|                      | sub_436_I9 (module0_step.sv:436)                    |
|                      | mult_436_2_I9 (module0_step.sv:436)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T229  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T230  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T229 - T230 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_850J2_156_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_850J2_156_8459 | mult_437_I9 (module0_step.sv:437)                   |
|                      | add_437_I9 (module0_step.sv:437)                    |
|                      | mult_437_2_I9 (module0_step.sv:437)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T232  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T233  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T232 + T233 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_851J2_157_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_851J2_157_8459 | mult_438_I9 (module0_step.sv:438)                   |
|                      | add_438_I9 (module0_step.sv:438)                    |
|                      | mult_438_2_I9 (module0_step.sv:438)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T235  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T236  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T235 + T236 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_852J2_158_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_852J2_158_8459 | mult_435_I10 (module0_step.sv:435)                  |
|                      | sub_435_I10 (module0_step.sv:435)                   |
|                      | mult_435_2_I10 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T238  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T239  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T238 - T239 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_853J2_159_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_853J2_159_8459 | mult_436_I10 (module0_step.sv:436)                  |
|                      | sub_436_I10 (module0_step.sv:436)                   |
|                      | mult_436_2_I10 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T241  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T242  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T241 - T242 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_854J2_160_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_854J2_160_8459 | mult_437_I10 (module0_step.sv:437)                  |
|                      | add_437_I10 (module0_step.sv:437)                   |
|                      | mult_437_2_I10 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T244  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T245  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T244 + T245 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_855J2_161_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_855J2_161_8459 | mult_438_I10 (module0_step.sv:438)                  |
|                      | add_438_I10 (module0_step.sv:438)                   |
|                      | mult_438_2_I10 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T247  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T248  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T247 + T248 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_856J2_162_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_856J2_162_8459 | mult_435_I11 (module0_step.sv:435)                  |
|                      | sub_435_I11 (module0_step.sv:435)                   |
|                      | mult_435_2_I11 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T250  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T251  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T250 - T251 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_857J2_163_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_857J2_163_8459 | mult_436_I11 (module0_step.sv:436)                  |
|                      | sub_436_I11 (module0_step.sv:436)                   |
|                      | mult_436_2_I11 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T253  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T254  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T253 - T254 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_858J2_164_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_858J2_164_8459 | mult_437_I11 (module0_step.sv:437)                  |
|                      | add_437_I11 (module0_step.sv:437)                   |
|                      | mult_437_2_I11 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T256  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T257  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T256 + T257 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_859J2_165_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_859J2_165_8459 | mult_438_I11 (module0_step.sv:438)                  |
|                      | add_438_I11 (module0_step.sv:438)                   |
|                      | mult_438_2_I11 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T259  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T260  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T259 + T260 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_860J2_166_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_860J2_166_8459 | mult_435_I12 (module0_step.sv:435)                  |
|                      | sub_435_I12 (module0_step.sv:435)                   |
|                      | mult_435_2_I12 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T262  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T263  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T262 - T263 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_861J2_167_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_861J2_167_8459 | mult_436_I12 (module0_step.sv:436)                  |
|                      | sub_436_I12 (module0_step.sv:436)                   |
|                      | mult_436_2_I12 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T265  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T266  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T265 - T266 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_862J2_168_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_862J2_168_8459 | mult_437_I12 (module0_step.sv:437)                  |
|                      | add_437_I12 (module0_step.sv:437)                   |
|                      | mult_437_2_I12 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T268  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T269  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T268 + T269 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_863J2_169_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_863J2_169_8459 | mult_438_I12 (module0_step.sv:438)                  |
|                      | add_438_I12 (module0_step.sv:438)                   |
|                      | mult_438_2_I12 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T271  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T272  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T271 + T272 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_864J2_170_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_864J2_170_8459 | mult_435_I13 (module0_step.sv:435)                  |
|                      | sub_435_I13 (module0_step.sv:435)                   |
|                      | mult_435_2_I13 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T274  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T275  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T274 - T275 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_865J2_171_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_865J2_171_8459 | mult_436_I13 (module0_step.sv:436)                  |
|                      | sub_436_I13 (module0_step.sv:436)                   |
|                      | mult_436_2_I13 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T277  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T278  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T277 - T278 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_866J2_172_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_866J2_172_8459 | mult_437_I13 (module0_step.sv:437)                  |
|                      | add_437_I13 (module0_step.sv:437)                   |
|                      | mult_437_2_I13 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T280  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T281  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T280 + T281 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_867J2_173_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_867J2_173_8459 | mult_438_I13 (module0_step.sv:438)                  |
|                      | add_438_I13 (module0_step.sv:438)                   |
|                      | mult_438_2_I13 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T283  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T284  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T283 + T284 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_868J2_174_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_868J2_174_8459 | mult_435_I14 (module0_step.sv:435)                  |
|                      | sub_435_I14 (module0_step.sv:435)                   |
|                      | mult_435_2_I14 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T286  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T287  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T286 - T287 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_869J2_175_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_869J2_175_8459 | mult_436_I14 (module0_step.sv:436)                  |
|                      | sub_436_I14 (module0_step.sv:436)                   |
|                      | mult_436_2_I14 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T289  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T290  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T289 - T290 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_870J2_176_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_870J2_176_8459 | mult_437_I14 (module0_step.sv:437)                  |
|                      | add_437_I14 (module0_step.sv:437)                   |
|                      | mult_437_2_I14 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T292  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T293  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T292 + T293 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_871J2_177_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_871J2_177_8459 | mult_438_I14 (module0_step.sv:438)                  |
|                      | add_438_I14 (module0_step.sv:438)                   |
|                      | mult_438_2_I14 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T295  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T296  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T295 + T296 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_872J2_178_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_872J2_178_8459 | mult_435_I15 (module0_step.sv:435)                  |
|                      | sub_435_I15 (module0_step.sv:435)                   |
|                      | mult_435_2_I15 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T298  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T299  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T298 - T299 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_873J2_179_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_873J2_179_8459 | mult_436_I15 (module0_step.sv:436)                  |
|                      | sub_436_I15 (module0_step.sv:436)                   |
|                      | mult_436_2_I15 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T301  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T302  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T301 - T302 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_874J2_180_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_874J2_180_8459 | mult_437_I15 (module0_step.sv:437)                  |
|                      | add_437_I15 (module0_step.sv:437)                   |
|                      | mult_437_2_I15 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T304  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T305  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T304 + T305 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_875J2_181_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_875J2_181_8459 | mult_438_I15 (module0_step.sv:438)                  |
|                      | add_438_I15 (module0_step.sv:438)                   |
|                      | mult_438_2_I15 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T307  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T308  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T307 + T308 (module0_step.sv:438)        |
==============================================================================

Datapath Report for DP_OP_876J2_182_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_876J2_182_8459 | mult_435_I16 (module0_step.sv:435)                  |
|                      | sub_435_I16 (module0_step.sv:435)                   |
|                      | mult_435_2_I16 (module0_step.sv:435)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T310  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:435)            |
| T311  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:435)            |
| O1    | PO   | Signed   | 23    | T310 - T311 (module0_step.sv:435)        |
==============================================================================

Datapath Report for DP_OP_877J2_183_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_877J2_183_8459 | mult_436_I16 (module0_step.sv:436)                  |
|                      | sub_436_I16 (module0_step.sv:436)                   |
|                      | mult_436_2_I16 (module0_step.sv:436)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T313  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:436)            |
| T314  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:436)            |
| O1    | PO   | Signed   | 23    | T313 - T314 (module0_step.sv:436)        |
==============================================================================

Datapath Report for DP_OP_878J2_184_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_878J2_184_8459 | mult_437_I16 (module0_step.sv:437)                  |
|                      | add_437_I16 (module0_step.sv:437)                   |
|                      | mult_437_2_I16 (module0_step.sv:437)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T316  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:437)            |
| T317  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:437)            |
| O1    | PO   | Unsigned | 23    | T316 + T317 (module0_step.sv:437)        |
==============================================================================

Datapath Report for DP_OP_879J2_185_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_879J2_185_8459 | mult_438_I16 (module0_step.sv:438)                  |
|                      | add_438_I16 (module0_step.sv:438)                   |
|                      | mult_438_2_I16 (module0_step.sv:438)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T319  | IFO  | Signed   | 23    | I1 * I2 (module0_step.sv:438)            |
| T320  | IFO  | Signed   | 23    | I3 * I4 (module0_step.sv:438)            |
| O1    | PO   | Unsigned | 23    | T319 + T320 (module0_step.sv:438)        |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| add_x_73           | DW01_add         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| add_x_77           | DW01_add         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_79           | DW01_add         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| add_x_85           | DW01_add         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| add_x_89           | DW01_add         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_95           | DW01_add         | apparch (area)     |                |
| sub_x_96           | DW01_sub         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | apparch (area)     |                |
| sub_x_100          | DW01_sub         | apparch (area)     |                |
| add_x_101          | DW01_add         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_103          | DW01_add         | apparch (area)     |                |
| sub_x_104          | DW01_sub         | apparch (area)     |                |
| add_x_105          | DW01_add         | apparch (area)     |                |
| sub_x_106          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | apparch (area)     |                |
| sub_x_108          | DW01_sub         | apparch (area)     |                |
| add_x_109          | DW01_add         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_111          | DW01_add         | apparch (area)     |                |
| sub_x_112          | DW01_sub         | apparch (area)     |                |
| add_x_113          | DW01_add         | apparch (area)     |                |
| sub_x_114          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | apparch (area)     |                |
| sub_x_116          | DW01_sub         | apparch (area)     |                |
| add_x_117          | DW01_add         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_119          | DW01_add         | apparch (area)     |                |
| sub_x_120          | DW01_sub         | apparch (area)     |                |
| add_x_121          | DW01_add         | apparch (area)     |                |
| sub_x_122          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | apparch (area)     |                |
| sub_x_124          | DW01_sub         | apparch (area)     |                |
| add_x_125          | DW01_add         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
| add_x_127          | DW01_add         | apparch (area)     |                |
| sub_x_128          | DW01_sub         | apparch (area)     |                |
| add_x_129          | DW01_add         | apparch (area)     |                |
| sub_x_130          | DW01_sub         | apparch (area)     |                |
| gt_x_136           | DW_cmp           | apparch (area)     |                |
| lt_x_137           | DW_cmp           | apparch (area)     |                |
| gt_x_138           | DW_cmp           | apparch (area)     |                |
| lt_x_139           | DW_cmp           | apparch (area)     |                |
| gt_x_140           | DW_cmp           | apparch (area)     |                |
| lt_x_141           | DW_cmp           | apparch (area)     |                |
| gt_x_142           | DW_cmp           | apparch (area)     |                |
| lt_x_143           | DW_cmp           | apparch (area)     |                |
| gt_x_144           | DW_cmp           | apparch (area)     |                |
| lt_x_145           | DW_cmp           | apparch (area)     |                |
| gt_x_146           | DW_cmp           | apparch (area)     |                |
| lt_x_147           | DW_cmp           | apparch (area)     |                |
| gt_x_148           | DW_cmp           | apparch (area)     |                |
| lt_x_149           | DW_cmp           | apparch (area)     |                |
| gt_x_150           | DW_cmp           | apparch (area)     |                |
| lt_x_151           | DW_cmp           | apparch (area)     |                |
| gt_x_152           | DW_cmp           | apparch (area)     |                |
| lt_x_153           | DW_cmp           | apparch (area)     |                |
| gt_x_154           | DW_cmp           | apparch (area)     |                |
| lt_x_155           | DW_cmp           | apparch (area)     |                |
| gt_x_156           | DW_cmp           | apparch (area)     |                |
| lt_x_157           | DW_cmp           | apparch (area)     |                |
| gt_x_158           | DW_cmp           | apparch (area)     |                |
| lt_x_159           | DW_cmp           | apparch (area)     |                |
| gt_x_160           | DW_cmp           | apparch (area)     |                |
| lt_x_161           | DW_cmp           | apparch (area)     |                |
| gt_x_162           | DW_cmp           | apparch (area)     |                |
| lt_x_163           | DW_cmp           | apparch (area)     |                |
| gt_x_164           | DW_cmp           | apparch (area)     |                |
| lt_x_165           | DW_cmp           | apparch (area)     |                |
| gt_x_166           | DW_cmp           | apparch (area)     |                |
| lt_x_167           | DW_cmp           | apparch (area)     |                |
| gt_x_168           | DW_cmp           | apparch (area)     |                |
| lt_x_169           | DW_cmp           | apparch (area)     |                |
| gt_x_170           | DW_cmp           | apparch (area)     |                |
| lt_x_171           | DW_cmp           | apparch (area)     |                |
| gt_x_172           | DW_cmp           | apparch (area)     |                |
| lt_x_173           | DW_cmp           | apparch (area)     |                |
| gt_x_174           | DW_cmp           | apparch (area)     |                |
| lt_x_175           | DW_cmp           | apparch (area)     |                |
| gt_x_176           | DW_cmp           | apparch (area)     |                |
| lt_x_177           | DW_cmp           | apparch (area)     |                |
| gt_x_178           | DW_cmp           | apparch (area)     |                |
| lt_x_179           | DW_cmp           | apparch (area)     |                |
| gt_x_180           | DW_cmp           | apparch (area)     |                |
| lt_x_181           | DW_cmp           | apparch (area)     |                |
| gt_x_182           | DW_cmp           | apparch (area)     |                |
| lt_x_183           | DW_cmp           | apparch (area)     |                |
| gt_x_184           | DW_cmp           | apparch (area)     |                |
| lt_x_185           | DW_cmp           | apparch (area)     |                |
| gt_x_186           | DW_cmp           | apparch (area)     |                |
| lt_x_187           | DW_cmp           | apparch (area)     |                |
| gt_x_188           | DW_cmp           | apparch (area)     |                |
| lt_x_189           | DW_cmp           | apparch (area)     |                |
| gt_x_190           | DW_cmp           | apparch (area)     |                |
| lt_x_191           | DW_cmp           | apparch (area)     |                |
| gt_x_192           | DW_cmp           | apparch (area)     |                |
| lt_x_193           | DW_cmp           | apparch (area)     |                |
| gt_x_194           | DW_cmp           | apparch (area)     |                |
| lt_x_195           | DW_cmp           | apparch (area)     |                |
| gt_x_196           | DW_cmp           | apparch (area)     |                |
| lt_x_197           | DW_cmp           | apparch (area)     |                |
| gt_x_198           | DW_cmp           | apparch (area)     |                |
| lt_x_199           | DW_cmp           | apparch (area)     |                |
| gt_x_200           | DW_cmp           | apparch (area)     |                |
| lt_x_201           | DW_cmp           | apparch (area)     |                |
| gt_x_202           | DW_cmp           | apparch (area)     |                |
| lt_x_203           | DW_cmp           | apparch (area)     |                |
| gt_x_204           | DW_cmp           | apparch (area)     |                |
| lt_x_205           | DW_cmp           | apparch (area)     |                |
| gt_x_206           | DW_cmp           | apparch (area)     |                |
| lt_x_207           | DW_cmp           | apparch (area)     |                |
| gt_x_208           | DW_cmp           | apparch (area)     |                |
| lt_x_209           | DW_cmp           | apparch (area)     |                |
| gt_x_210           | DW_cmp           | apparch (area)     |                |
| lt_x_211           | DW_cmp           | apparch (area)     |                |
| gt_x_212           | DW_cmp           | apparch (area)     |                |
| lt_x_213           | DW_cmp           | apparch (area)     |                |
| gt_x_214           | DW_cmp           | apparch (area)     |                |
| lt_x_215           | DW_cmp           | apparch (area)     |                |
| gt_x_216           | DW_cmp           | apparch (area)     |                |
| lt_x_217           | DW_cmp           | apparch (area)     |                |
| gt_x_218           | DW_cmp           | apparch (area)     |                |
| lt_x_219           | DW_cmp           | apparch (area)     |                |
| gt_x_220           | DW_cmp           | apparch (area)     |                |
| lt_x_221           | DW_cmp           | apparch (area)     |                |
| gt_x_222           | DW_cmp           | apparch (area)     |                |
| lt_x_223           | DW_cmp           | apparch (area)     |                |
| gt_x_224           | DW_cmp           | apparch (area)     |                |
| lt_x_225           | DW_cmp           | apparch (area)     |                |
| gt_x_226           | DW_cmp           | apparch (area)     |                |
| lt_x_227           | DW_cmp           | apparch (area)     |                |
| gt_x_228           | DW_cmp           | apparch (area)     |                |
| lt_x_229           | DW_cmp           | apparch (area)     |                |
| gt_x_230           | DW_cmp           | apparch (area)     |                |
| lt_x_231           | DW_cmp           | apparch (area)     |                |
| gt_x_232           | DW_cmp           | apparch (area)     |                |
| lt_x_233           | DW_cmp           | apparch (area)     |                |
| gt_x_234           | DW_cmp           | apparch (area)     |                |
| lt_x_235           | DW_cmp           | apparch (area)     |                |
| gt_x_236           | DW_cmp           | apparch (area)     |                |
| lt_x_237           | DW_cmp           | apparch (area)     |                |
| gt_x_238           | DW_cmp           | apparch (area)     |                |
| lt_x_239           | DW_cmp           | apparch (area)     |                |
| gt_x_240           | DW_cmp           | apparch (area)     |                |
| lt_x_241           | DW_cmp           | apparch (area)     |                |
| gt_x_242           | DW_cmp           | apparch (area)     |                |
| lt_x_243           | DW_cmp           | apparch (area)     |                |
| gt_x_244           | DW_cmp           | apparch (area)     |                |
| lt_x_245           | DW_cmp           | apparch (area)     |                |
| gt_x_246           | DW_cmp           | apparch (area)     |                |
| lt_x_247           | DW_cmp           | apparch (area)     |                |
| gt_x_248           | DW_cmp           | apparch (area)     |                |
| lt_x_249           | DW_cmp           | apparch (area)     |                |
| gt_x_250           | DW_cmp           | apparch (area)     |                |
| lt_x_251           | DW_cmp           | apparch (area)     |                |
| gt_x_252           | DW_cmp           | apparch (area)     |                |
| lt_x_253           | DW_cmp           | apparch (area)     |                |
| gt_x_254           | DW_cmp           | apparch (area)     |                |
| lt_x_255           | DW_cmp           | apparch (area)     |                |
| gt_x_256           | DW_cmp           | apparch (area)     |                |
| lt_x_257           | DW_cmp           | apparch (area)     |                |
| gt_x_258           | DW_cmp           | apparch (area)     |                |
| lt_x_259           | DW_cmp           | apparch (area)     |                |
| gt_x_260           | DW_cmp           | apparch (area)     |                |
| lt_x_261           | DW_cmp           | apparch (area)     |                |
| gt_x_262           | DW_cmp           | apparch (area)     |                |
| lt_x_263           | DW_cmp           | apparch (area)     |                |
| DP_OP_816J2_122_8459                  |                    |                |
|                    | DP_OP_816J2_122_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_817J2_123_8459                  |                    |                |
|                    | DP_OP_817J2_123_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_818J2_124_8459                  |                    |                |
|                    | DP_OP_818J2_124_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_819J2_125_8459                  |                    |                |
|                    | DP_OP_819J2_125_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_820J2_126_8459                  |                    |                |
|                    | DP_OP_820J2_126_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_821J2_127_8459                  |                    |                |
|                    | DP_OP_821J2_127_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_822J2_128_8459                  |                    |                |
|                    | DP_OP_822J2_128_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_823J2_129_8459                  |                    |                |
|                    | DP_OP_823J2_129_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_824J2_130_8459                  |                    |                |
|                    | DP_OP_824J2_130_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_825J2_131_8459                  |                    |                |
|                    | DP_OP_825J2_131_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_826J2_132_8459                  |                    |                |
|                    | DP_OP_826J2_132_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_827J2_133_8459                  |                    |                |
|                    | DP_OP_827J2_133_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_828J2_134_8459                  |                    |                |
|                    | DP_OP_828J2_134_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_829J2_135_8459                  |                    |                |
|                    | DP_OP_829J2_135_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_830J2_136_8459                  |                    |                |
|                    | DP_OP_830J2_136_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_831J2_137_8459                  |                    |                |
|                    | DP_OP_831J2_137_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_832J2_138_8459                  |                    |                |
|                    | DP_OP_832J2_138_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_833J2_139_8459                  |                    |                |
|                    | DP_OP_833J2_139_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_834J2_140_8459                  |                    |                |
|                    | DP_OP_834J2_140_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_835J2_141_8459                  |                    |                |
|                    | DP_OP_835J2_141_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_836J2_142_8459                  |                    |                |
|                    | DP_OP_836J2_142_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_837J2_143_8459                  |                    |                |
|                    | DP_OP_837J2_143_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_838J2_144_8459                  |                    |                |
|                    | DP_OP_838J2_144_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_839J2_145_8459                  |                    |                |
|                    | DP_OP_839J2_145_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_840J2_146_8459                  |                    |                |
|                    | DP_OP_840J2_146_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_841J2_147_8459                  |                    |                |
|                    | DP_OP_841J2_147_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_842J2_148_8459                  |                    |                |
|                    | DP_OP_842J2_148_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_843J2_149_8459                  |                    |                |
|                    | DP_OP_843J2_149_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_844J2_150_8459                  |                    |                |
|                    | DP_OP_844J2_150_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_845J2_151_8459                  |                    |                |
|                    | DP_OP_845J2_151_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_846J2_152_8459                  |                    |                |
|                    | DP_OP_846J2_152_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_847J2_153_8459                  |                    |                |
|                    | DP_OP_847J2_153_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_848J2_154_8459                  |                    |                |
|                    | DP_OP_848J2_154_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_849J2_155_8459                  |                    |                |
|                    | DP_OP_849J2_155_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_850J2_156_8459                  |                    |                |
|                    | DP_OP_850J2_156_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_851J2_157_8459                  |                    |                |
|                    | DP_OP_851J2_157_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_852J2_158_8459                  |                    |                |
|                    | DP_OP_852J2_158_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_853J2_159_8459                  |                    |                |
|                    | DP_OP_853J2_159_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_854J2_160_8459                  |                    |                |
|                    | DP_OP_854J2_160_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_855J2_161_8459                  |                    |                |
|                    | DP_OP_855J2_161_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_856J2_162_8459                  |                    |                |
|                    | DP_OP_856J2_162_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_857J2_163_8459                  |                    |                |
|                    | DP_OP_857J2_163_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_858J2_164_8459                  |                    |                |
|                    | DP_OP_858J2_164_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_859J2_165_8459                  |                    |                |
|                    | DP_OP_859J2_165_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_860J2_166_8459                  |                    |                |
|                    | DP_OP_860J2_166_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_861J2_167_8459                  |                    |                |
|                    | DP_OP_861J2_167_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_862J2_168_8459                  |                    |                |
|                    | DP_OP_862J2_168_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_863J2_169_8459                  |                    |                |
|                    | DP_OP_863J2_169_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_864J2_170_8459                  |                    |                |
|                    | DP_OP_864J2_170_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_865J2_171_8459                  |                    |                |
|                    | DP_OP_865J2_171_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_866J2_172_8459                  |                    |                |
|                    | DP_OP_866J2_172_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_867J2_173_8459                  |                    |                |
|                    | DP_OP_867J2_173_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_868J2_174_8459                  |                    |                |
|                    | DP_OP_868J2_174_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_869J2_175_8459                  |                    |                |
|                    | DP_OP_869J2_175_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_870J2_176_8459                  |                    |                |
|                    | DP_OP_870J2_176_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_871J2_177_8459                  |                    |                |
|                    | DP_OP_871J2_177_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_872J2_178_8459                  |                    |                |
|                    | DP_OP_872J2_178_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_873J2_179_8459                  |                    |                |
|                    | DP_OP_873J2_179_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_874J2_180_8459                  |                    |                |
|                    | DP_OP_874J2_180_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_875J2_181_8459                  |                    |                |
|                    | DP_OP_875J2_181_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_876J2_182_8459                  |                    |                |
|                    | DP_OP_876J2_182_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_877J2_183_8459                  |                    |                |
|                    | DP_OP_877J2_183_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_878J2_184_8459                  |                    |                |
|                    | DP_OP_878J2_184_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_879J2_185_8459                  |                    |                |
|                    | DP_OP_879J2_185_8459 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : twf512
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/twf_m0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_31 (twf_m0.sv:31)      |
| DP_OP_441J1_122_9044            |            |                            |
|                | DP_OP_441J1_122_9044 |      |                            |
=============================================================================

Datapath Report for DP_OP_441J1_122_9044
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_441J1_122_9044 | add_34 (twf_m0.sv:34) add_36 (twf_m0.sv:36)         |
|                      | add_34_I2 (twf_m0.sv:34) add_36_I2 (twf_m0.sv:36)   |
|                      | add_34_I3 (twf_m0.sv:34) add_36_I3 (twf_m0.sv:36)   |
|                      | add_34_I4 (twf_m0.sv:34) add_36_I4 (twf_m0.sv:36)   |
|                      | add_34_I5 (twf_m0.sv:34) add_36_I5 (twf_m0.sv:36)   |
|                      | add_34_I6 (twf_m0.sv:34) add_36_I6 (twf_m0.sv:36)   |
|                      | add_34_I7 (twf_m0.sv:34) add_36_I7 (twf_m0.sv:36)   |
|                      | add_34_I8 (twf_m0.sv:34) add_36_I8 (twf_m0.sv:36)   |
|                      | add_34_I9 (twf_m0.sv:34) add_36_I9 (twf_m0.sv:36)   |
|                      | add_34_I10 (twf_m0.sv:34) add_36_I10 (twf_m0.sv:36) |
|                      | add_34_I11 (twf_m0.sv:34) add_36_I11 (twf_m0.sv:36) |
|                      | add_34_I12 (twf_m0.sv:34) add_36_I12 (twf_m0.sv:36) |
|                      | add_34_I13 (twf_m0.sv:34) add_36_I13 (twf_m0.sv:36) |
|                      | add_34_I14 (twf_m0.sv:34) add_36_I14 (twf_m0.sv:36) |
|                      | add_34_I15 (twf_m0.sv:34) add_36_I15 (twf_m0.sv:36) |
|                      | add_34_I16 (twf_m0.sv:34) add_36_I16 (twf_m0.sv:36) |
|                      | add_35 (twf_m0.sv:35) add_35_2 (twf_m0.sv:35)       |
|                      | add_37 (twf_m0.sv:37) add_37_2 (twf_m0.sv:37)       |
|                      | add_35_I2 (twf_m0.sv:35) add_35_2_I2 (twf_m0.sv:35) |
|                      | add_37_I2 (twf_m0.sv:37) add_37_2_I2 (twf_m0.sv:37) |
|                      | add_35_I3 (twf_m0.sv:35) add_35_2_I3 (twf_m0.sv:35) |
|                      | add_37_I3 (twf_m0.sv:37) add_37_2_I3 (twf_m0.sv:37) |
|                      | add_35_I4 (twf_m0.sv:35) add_35_2_I4 (twf_m0.sv:35) |
|                      | add_37_I4 (twf_m0.sv:37) add_37_2_I4 (twf_m0.sv:37) |
|                      | add_35_I5 (twf_m0.sv:35) add_35_2_I5 (twf_m0.sv:35) |
|                      | add_37_I5 (twf_m0.sv:37) add_37_2_I5 (twf_m0.sv:37) |
|                      | add_35_I6 (twf_m0.sv:35) add_35_2_I6 (twf_m0.sv:35) |
|                      | add_37_I6 (twf_m0.sv:37) add_37_2_I6 (twf_m0.sv:37) |
|                      | add_35_I7 (twf_m0.sv:35) add_35_2_I7 (twf_m0.sv:35) |
|                      | add_37_I7 (twf_m0.sv:37) add_37_2_I7 (twf_m0.sv:37) |
|                      | add_35_I8 (twf_m0.sv:35) add_35_2_I8 (twf_m0.sv:35) |
|                      | add_37_I8 (twf_m0.sv:37) add_37_2_I8 (twf_m0.sv:37) |
|                      | add_35_I9 (twf_m0.sv:35) add_35_2_I9 (twf_m0.sv:35) |
|                      | add_37_I9 (twf_m0.sv:37) add_37_2_I9 (twf_m0.sv:37) |
|                      | add_35_I10 (twf_m0.sv:35)                           |
|                      | add_35_2_I10 (twf_m0.sv:35)                         |
|                      | add_37_I10 (twf_m0.sv:37)                           |
|                      | add_37_2_I10 (twf_m0.sv:37)                         |
|                      | add_35_I11 (twf_m0.sv:35)                           |
|                      | add_35_2_I11 (twf_m0.sv:35)                         |
|                      | add_37_I11 (twf_m0.sv:37)                           |
|                      | add_37_2_I11 (twf_m0.sv:37)                         |
|                      | add_35_I12 (twf_m0.sv:35)                           |
|                      | add_35_2_I12 (twf_m0.sv:35)                         |
|                      | add_37_I12 (twf_m0.sv:37)                           |
|                      | add_37_2_I12 (twf_m0.sv:37)                         |
|                      | add_35_I13 (twf_m0.sv:35)                           |
|                      | add_35_2_I13 (twf_m0.sv:35)                         |
|                      | add_37_I13 (twf_m0.sv:37)                           |
|                      | add_37_2_I13 (twf_m0.sv:37)                         |
|                      | add_35_I14 (twf_m0.sv:35)                           |
|                      | add_35_2_I14 (twf_m0.sv:35)                         |
|                      | add_37_I14 (twf_m0.sv:37)                           |
|                      | add_37_2_I14 (twf_m0.sv:37)                         |
|                      | add_35_I15 (twf_m0.sv:35)                           |
|                      | add_35_2_I15 (twf_m0.sv:35)                         |
|                      | add_37_I15 (twf_m0.sv:37)                           |
|                      | add_37_2_I15 (twf_m0.sv:37)                         |
|                      | add_35_I16 (twf_m0.sv:35)                           |
|                      | add_35_2_I16 (twf_m0.sv:35)                         |
|                      | add_37_I16 (twf_m0.sv:37)                           |
|                      | add_37_2_I16 (twf_m0.sv:37)                         |
|                      | add_34_2_I2 (twf_m0.sv:34)                          |
|                      | add_36_2_I2 (twf_m0.sv:36)                          |
|                      | add_34_2_I3 (twf_m0.sv:34)                          |
|                      | add_36_2_I3 (twf_m0.sv:36)                          |
|                      | add_34_2_I4 (twf_m0.sv:34)                          |
|                      | add_36_2_I4 (twf_m0.sv:36)                          |
|                      | add_34_2_I5 (twf_m0.sv:34)                          |
|                      | add_36_2_I5 (twf_m0.sv:36)                          |
|                      | add_34_2_I6 (twf_m0.sv:34)                          |
|                      | add_36_2_I6 (twf_m0.sv:36)                          |
|                      | add_34_2_I7 (twf_m0.sv:34)                          |
|                      | add_36_2_I7 (twf_m0.sv:36)                          |
|                      | add_34_2_I8 (twf_m0.sv:34)                          |
|                      | add_36_2_I8 (twf_m0.sv:36)                          |
|                      | add_34_2_I9 (twf_m0.sv:34)                          |
|                      | add_36_2_I9 (twf_m0.sv:36)                          |
|                      | add_34_2_I10 (twf_m0.sv:34)                         |
|                      | add_36_2_I10 (twf_m0.sv:36)                         |
|                      | add_34_2_I11 (twf_m0.sv:34)                         |
|                      | add_36_2_I11 (twf_m0.sv:36)                         |
|                      | add_34_2_I12 (twf_m0.sv:34)                         |
|                      | add_36_2_I12 (twf_m0.sv:36)                         |
|                      | add_34_2_I13 (twf_m0.sv:34)                         |
|                      | add_36_2_I13 (twf_m0.sv:36)                         |
|                      | add_34_2_I14 (twf_m0.sv:34)                         |
|                      | add_36_2_I14 (twf_m0.sv:36)                         |
|                      | add_34_2_I15 (twf_m0.sv:34)                         |
|                      | add_36_2_I15 (twf_m0.sv:36)                         |
|                      | add_34_2_I16 (twf_m0.sv:34)                         |
|                      | add_36_2_I16 (twf_m0.sv:36)                         |
|                      | add_35_3_I2 (twf_m0.sv:35)                          |
|                      | add_37_3_I2 (twf_m0.sv:37)                          |
|                      | add_35_3_I3 (twf_m0.sv:35)                          |
|                      | add_37_3_I3 (twf_m0.sv:37)                          |
|                      | add_35_3_I4 (twf_m0.sv:35)                          |
|                      | add_37_3_I4 (twf_m0.sv:37)                          |
|                      | add_35_3_I5 (twf_m0.sv:35)                          |
|                      | add_37_3_I5 (twf_m0.sv:37)                          |
|                      | add_35_3_I6 (twf_m0.sv:35)                          |
|                      | add_37_3_I6 (twf_m0.sv:37)                          |
|                      | add_35_3_I7 (twf_m0.sv:35)                          |
|                      | add_37_3_I7 (twf_m0.sv:37)                          |
|                      | add_35_3_I8 (twf_m0.sv:35)                          |
|                      | add_37_3_I8 (twf_m0.sv:37)                          |
|                      | add_35_3_I9 (twf_m0.sv:35)                          |
|                      | add_37_3_I9 (twf_m0.sv:37)                          |
|                      | add_35_3_I10 (twf_m0.sv:35)                         |
|                      | add_37_3_I10 (twf_m0.sv:37)                         |
|                      | add_35_3_I11 (twf_m0.sv:35)                         |
|                      | add_37_3_I11 (twf_m0.sv:37)                         |
|                      | add_35_3_I12 (twf_m0.sv:35)                         |
|                      | add_37_3_I12 (twf_m0.sv:37)                         |
|                      | add_35_3_I13 (twf_m0.sv:35)                         |
|                      | add_37_3_I13 (twf_m0.sv:37)                         |
|                      | add_35_3_I14 (twf_m0.sv:35)                         |
|                      | add_37_3_I14 (twf_m0.sv:37)                         |
|                      | add_35_3_I15 (twf_m0.sv:35)                         |
|                      | add_37_3_I15 (twf_m0.sv:37)                         |
|                      | add_35_3_I16 (twf_m0.sv:35)                         |
|                      | add_37_3_I16 (twf_m0.sv:37)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| T159  | IFO  | Unsigned | 9     | O1 << 4                                  |
| T160  | IFO  | Unsigned | 9     | O17 << 4                                 |
| O1    | PO   | Unsigned | 5     | I1 + I2 ( twf_m0.sv:34 twf_m0.sv:35 twf_m0.sv:36 twf_m0.sv:37 ) |
| O2    | PO   | Unsigned | 9     | T159 + $unsigned(1'b1) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O3    | PO   | Unsigned | 9     | T159 + $unsigned(2'b10) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O4    | PO   | Unsigned | 9     | T159 + $unsigned(2'b11) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O5    | PO   | Unsigned | 9     | T159 + $unsigned(3'b100) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O6    | PO   | Unsigned | 9     | T159 + $unsigned(3'b101) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O7    | PO   | Unsigned | 9     | T159 + $unsigned(3'b110) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O8    | PO   | Unsigned | 9     | T159 + $unsigned(3'b111) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O9    | PO   | Unsigned | 9     | T159 + $unsigned(4'b1000) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O10   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1001) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O11   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1010) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O12   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1011) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O13   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1100) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O14   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1101) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O15   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1110) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O16   | PO   | Unsigned | 9     | T159 + $unsigned(4'b1111) ( twf_m0.sv:34 twf_m0.sv:36 ) |
| O17   | PO   | Unsigned | 5     | $unsigned(3'b100) + O1 ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O18   | PO   | Unsigned | 9     | T160 + $unsigned(1'b1) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O19   | PO   | Unsigned | 9     | T160 + $unsigned(2'b10) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O20   | PO   | Unsigned | 9     | T160 + $unsigned(2'b11) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O21   | PO   | Unsigned | 9     | T160 + $unsigned(3'b100) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O22   | PO   | Unsigned | 9     | T160 + $unsigned(3'b101) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O23   | PO   | Unsigned | 9     | T160 + $unsigned(3'b110) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O24   | PO   | Unsigned | 9     | T160 + $unsigned(3'b111) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O25   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1000) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O26   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1001) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O27   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1010) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O28   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1011) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O29   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1100) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O30   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1101) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O31   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1110) ( twf_m0.sv:35 twf_m0.sv:37 ) |
| O32   | PO   | Unsigned | 9     | T160 + $unsigned(4'b1111) ( twf_m0.sv:35 twf_m0.sv:37 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX13_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N64_FIX13_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX13_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N64_FIX13_1
****************************************

No implementations to report
 
****************************************
Design : step_num_counter_NUM4
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=2    | gt_199 (counter.sv:199)    |
| add_x_2        | DW01_inc       | width=2    | add_217 (counter.sv:217)   |
|                |                |            | add_227 (counter.sv:227)   |
|                |                |            | add_237 (counter.sv:237)   |
|                |                |            | add_247 (counter.sv:247)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_1
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/module0_step.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=11   | add_234 (module0_step.sv:234) |
| sub_x_4        | DW01_sub       | width=11   | sub_235 (module0_step.sv:235) |
| add_x_5        | DW01_add       | width=11   | add_236 (module0_step.sv:236) |
| sub_x_6        | DW01_sub       | width=11   | sub_237 (module0_step.sv:237) |
| add_x_7        | DW01_add       | width=11   | add_234_I2 (module0_step.sv:234) |
| sub_x_8        | DW01_sub       | width=11   | sub_235_I2 (module0_step.sv:235) |
| add_x_9        | DW01_add       | width=11   | add_236_I2 (module0_step.sv:236) |
| sub_x_10       | DW01_sub       | width=11   | sub_237_I2 (module0_step.sv:237) |
| add_x_11       | DW01_add       | width=11   | add_234_I3 (module0_step.sv:234) |
| sub_x_12       | DW01_sub       | width=11   | sub_235_I3 (module0_step.sv:235) |
| add_x_13       | DW01_add       | width=11   | add_236_I3 (module0_step.sv:236) |
| sub_x_14       | DW01_sub       | width=11   | sub_237_I3 (module0_step.sv:237) |
| add_x_15       | DW01_add       | width=11   | add_234_I4 (module0_step.sv:234) |
| sub_x_16       | DW01_sub       | width=11   | sub_235_I4 (module0_step.sv:235) |
| add_x_17       | DW01_add       | width=11   | add_236_I4 (module0_step.sv:236) |
| sub_x_18       | DW01_sub       | width=11   | sub_237_I4 (module0_step.sv:237) |
| add_x_19       | DW01_add       | width=11   | add_234_I5 (module0_step.sv:234) |
| sub_x_20       | DW01_sub       | width=11   | sub_235_I5 (module0_step.sv:235) |
| add_x_21       | DW01_add       | width=11   | add_236_I5 (module0_step.sv:236) |
| sub_x_22       | DW01_sub       | width=11   | sub_237_I5 (module0_step.sv:237) |
| add_x_23       | DW01_add       | width=11   | add_234_I6 (module0_step.sv:234) |
| sub_x_24       | DW01_sub       | width=11   | sub_235_I6 (module0_step.sv:235) |
| add_x_25       | DW01_add       | width=11   | add_236_I6 (module0_step.sv:236) |
| sub_x_26       | DW01_sub       | width=11   | sub_237_I6 (module0_step.sv:237) |
| add_x_27       | DW01_add       | width=11   | add_234_I7 (module0_step.sv:234) |
| sub_x_28       | DW01_sub       | width=11   | sub_235_I7 (module0_step.sv:235) |
| add_x_29       | DW01_add       | width=11   | add_236_I7 (module0_step.sv:236) |
| sub_x_30       | DW01_sub       | width=11   | sub_237_I7 (module0_step.sv:237) |
| add_x_31       | DW01_add       | width=11   | add_234_I8 (module0_step.sv:234) |
| sub_x_32       | DW01_sub       | width=11   | sub_235_I8 (module0_step.sv:235) |
| add_x_33       | DW01_add       | width=11   | add_236_I8 (module0_step.sv:236) |
| sub_x_34       | DW01_sub       | width=11   | sub_237_I8 (module0_step.sv:237) |
| add_x_35       | DW01_add       | width=11   | add_234_I9 (module0_step.sv:234) |
| sub_x_36       | DW01_sub       | width=11   | sub_235_I9 (module0_step.sv:235) |
| add_x_37       | DW01_add       | width=11   | add_236_I9 (module0_step.sv:236) |
| sub_x_38       | DW01_sub       | width=11   | sub_237_I9 (module0_step.sv:237) |
| add_x_39       | DW01_add       | width=11   | add_234_I10 (module0_step.sv:234) |
| sub_x_40       | DW01_sub       | width=11   | sub_235_I10 (module0_step.sv:235) |
| add_x_41       | DW01_add       | width=11   | add_236_I10 (module0_step.sv:236) |
| sub_x_42       | DW01_sub       | width=11   | sub_237_I10 (module0_step.sv:237) |
| add_x_43       | DW01_add       | width=11   | add_234_I11 (module0_step.sv:234) |
| sub_x_44       | DW01_sub       | width=11   | sub_235_I11 (module0_step.sv:235) |
| add_x_45       | DW01_add       | width=11   | add_236_I11 (module0_step.sv:236) |
| sub_x_46       | DW01_sub       | width=11   | sub_237_I11 (module0_step.sv:237) |
| add_x_47       | DW01_add       | width=11   | add_234_I12 (module0_step.sv:234) |
| sub_x_48       | DW01_sub       | width=11   | sub_235_I12 (module0_step.sv:235) |
| add_x_49       | DW01_add       | width=11   | add_236_I12 (module0_step.sv:236) |
| sub_x_50       | DW01_sub       | width=11   | sub_237_I12 (module0_step.sv:237) |
| add_x_51       | DW01_add       | width=11   | add_234_I13 (module0_step.sv:234) |
| sub_x_52       | DW01_sub       | width=11   | sub_235_I13 (module0_step.sv:235) |
| add_x_53       | DW01_add       | width=11   | add_236_I13 (module0_step.sv:236) |
| sub_x_54       | DW01_sub       | width=11   | sub_237_I13 (module0_step.sv:237) |
| add_x_55       | DW01_add       | width=11   | add_234_I14 (module0_step.sv:234) |
| sub_x_56       | DW01_sub       | width=11   | sub_235_I14 (module0_step.sv:235) |
| add_x_57       | DW01_add       | width=11   | add_236_I14 (module0_step.sv:236) |
| sub_x_58       | DW01_sub       | width=11   | sub_237_I14 (module0_step.sv:237) |
| add_x_59       | DW01_add       | width=11   | add_234_I15 (module0_step.sv:234) |
| sub_x_60       | DW01_sub       | width=11   | sub_235_I15 (module0_step.sv:235) |
| add_x_61       | DW01_add       | width=11   | add_236_I15 (module0_step.sv:236) |
| sub_x_62       | DW01_sub       | width=11   | sub_237_I15 (module0_step.sv:237) |
| add_x_63       | DW01_add       | width=11   | add_234_I16 (module0_step.sv:234) |
| sub_x_64       | DW01_sub       | width=11   | sub_235_I16 (module0_step.sv:235) |
| add_x_65       | DW01_add       | width=11   | add_236_I16 (module0_step.sv:236) |
| sub_x_66       | DW01_sub       | width=11   | sub_237_I16 (module0_step.sv:237) |
| add_x_67       | DW01_add       | width=11   | add_242 (module0_step.sv:242) |
| sub_x_68       | DW01_sub       | width=11   | sub_243 (module0_step.sv:243) |
| add_x_69       | DW01_add       | width=11   | add_244 (module0_step.sv:244) |
| sub_x_70       | DW01_sub       | width=11   | sub_245 (module0_step.sv:245) |
| add_x_71       | DW01_add       | width=11   | add_242_I2 (module0_step.sv:242) |
| sub_x_72       | DW01_sub       | width=11   | sub_243_I2 (module0_step.sv:243) |
| add_x_73       | DW01_add       | width=11   | add_244_I2 (module0_step.sv:244) |
| sub_x_74       | DW01_sub       | width=11   | sub_245_I2 (module0_step.sv:245) |
| add_x_75       | DW01_add       | width=11   | add_242_I3 (module0_step.sv:242) |
| sub_x_76       | DW01_sub       | width=11   | sub_243_I3 (module0_step.sv:243) |
| add_x_77       | DW01_add       | width=11   | add_244_I3 (module0_step.sv:244) |
| sub_x_78       | DW01_sub       | width=11   | sub_245_I3 (module0_step.sv:245) |
| add_x_79       | DW01_add       | width=11   | add_242_I4 (module0_step.sv:242) |
| sub_x_80       | DW01_sub       | width=11   | sub_243_I4 (module0_step.sv:243) |
| add_x_81       | DW01_add       | width=11   | add_244_I4 (module0_step.sv:244) |
| sub_x_82       | DW01_sub       | width=11   | sub_245_I4 (module0_step.sv:245) |
| add_x_83       | DW01_add       | width=11   | add_242_I5 (module0_step.sv:242) |
| sub_x_84       | DW01_sub       | width=11   | sub_243_I5 (module0_step.sv:243) |
| add_x_85       | DW01_add       | width=11   | add_244_I5 (module0_step.sv:244) |
| sub_x_86       | DW01_sub       | width=11   | sub_245_I5 (module0_step.sv:245) |
| add_x_87       | DW01_add       | width=11   | add_242_I6 (module0_step.sv:242) |
| sub_x_88       | DW01_sub       | width=11   | sub_243_I6 (module0_step.sv:243) |
| add_x_89       | DW01_add       | width=11   | add_244_I6 (module0_step.sv:244) |
| sub_x_90       | DW01_sub       | width=11   | sub_245_I6 (module0_step.sv:245) |
| add_x_91       | DW01_add       | width=11   | add_242_I7 (module0_step.sv:242) |
| sub_x_92       | DW01_sub       | width=11   | sub_243_I7 (module0_step.sv:243) |
| add_x_93       | DW01_add       | width=11   | add_244_I7 (module0_step.sv:244) |
| sub_x_94       | DW01_sub       | width=11   | sub_245_I7 (module0_step.sv:245) |
| add_x_95       | DW01_add       | width=11   | add_242_I8 (module0_step.sv:242) |
| sub_x_96       | DW01_sub       | width=11   | sub_243_I8 (module0_step.sv:243) |
| add_x_97       | DW01_add       | width=11   | add_244_I8 (module0_step.sv:244) |
| sub_x_98       | DW01_sub       | width=11   | sub_245_I8 (module0_step.sv:245) |
| add_x_99       | DW01_add       | width=11   | add_242_I9 (module0_step.sv:242) |
| sub_x_100      | DW01_sub       | width=11   | sub_243_I9 (module0_step.sv:243) |
| add_x_101      | DW01_add       | width=11   | add_244_I9 (module0_step.sv:244) |
| sub_x_102      | DW01_sub       | width=11   | sub_245_I9 (module0_step.sv:245) |
| add_x_103      | DW01_add       | width=11   | add_242_I10 (module0_step.sv:242) |
| sub_x_104      | DW01_sub       | width=11   | sub_243_I10 (module0_step.sv:243) |
| add_x_105      | DW01_add       | width=11   | add_244_I10 (module0_step.sv:244) |
| sub_x_106      | DW01_sub       | width=11   | sub_245_I10 (module0_step.sv:245) |
| add_x_107      | DW01_add       | width=11   | add_242_I11 (module0_step.sv:242) |
| sub_x_108      | DW01_sub       | width=11   | sub_243_I11 (module0_step.sv:243) |
| add_x_109      | DW01_add       | width=11   | add_244_I11 (module0_step.sv:244) |
| sub_x_110      | DW01_sub       | width=11   | sub_245_I11 (module0_step.sv:245) |
| add_x_111      | DW01_add       | width=11   | add_242_I12 (module0_step.sv:242) |
| sub_x_112      | DW01_sub       | width=11   | sub_243_I12 (module0_step.sv:243) |
| add_x_113      | DW01_add       | width=11   | add_244_I12 (module0_step.sv:244) |
| sub_x_114      | DW01_sub       | width=11   | sub_245_I12 (module0_step.sv:245) |
| add_x_115      | DW01_add       | width=11   | add_242_I13 (module0_step.sv:242) |
| sub_x_116      | DW01_sub       | width=11   | sub_243_I13 (module0_step.sv:243) |
| add_x_117      | DW01_add       | width=11   | add_244_I13 (module0_step.sv:244) |
| sub_x_118      | DW01_sub       | width=11   | sub_245_I13 (module0_step.sv:245) |
| add_x_119      | DW01_add       | width=11   | add_242_I14 (module0_step.sv:242) |
| sub_x_120      | DW01_sub       | width=11   | sub_243_I14 (module0_step.sv:243) |
| add_x_121      | DW01_add       | width=11   | add_244_I14 (module0_step.sv:244) |
| sub_x_122      | DW01_sub       | width=11   | sub_245_I14 (module0_step.sv:245) |
| add_x_123      | DW01_add       | width=11   | add_242_I15 (module0_step.sv:242) |
| sub_x_124      | DW01_sub       | width=11   | sub_243_I15 (module0_step.sv:243) |
| add_x_125      | DW01_add       | width=11   | add_244_I15 (module0_step.sv:244) |
| sub_x_126      | DW01_sub       | width=11   | sub_245_I15 (module0_step.sv:245) |
| add_x_127      | DW01_add       | width=11   | add_242_I16 (module0_step.sv:242) |
| sub_x_128      | DW01_sub       | width=11   | sub_243_I16 (module0_step.sv:243) |
| add_x_129      | DW01_add       | width=11   | add_244_I16 (module0_step.sv:244) |
| sub_x_130      | DW01_sub       | width=11   | sub_245_I16 (module0_step.sv:245) |
| add_x_131      | DW01_inc       | width=4    | add_250 (module0_step.sv:250) |
| lt_x_132       | DW_cmp         | width=4    | lt_265 (module0_step.sv:265) |
| DP_OP_1197J3_122_3642           |            |                            |
|                | DP_OP_1197J3_122_3642 |     |                            |
| DP_OP_1198J3_123_3642           |            |                            |
|                | DP_OP_1198J3_123_3642 |     |                            |
| DP_OP_1199J3_124_3642           |            |                            |
|                | DP_OP_1199J3_124_3642 |     |                            |
| DP_OP_1200J3_125_3642           |            |                            |
|                | DP_OP_1200J3_125_3642 |     |                            |
| DP_OP_1201J3_126_3642           |            |                            |
|                | DP_OP_1201J3_126_3642 |     |                            |
| DP_OP_1202J3_127_3642           |            |                            |
|                | DP_OP_1202J3_127_3642 |     |                            |
| DP_OP_1203J3_128_3642           |            |                            |
|                | DP_OP_1203J3_128_3642 |     |                            |
| DP_OP_1204J3_129_3642           |            |                            |
|                | DP_OP_1204J3_129_3642 |     |                            |
| DP_OP_1205J3_130_3642           |            |                            |
|                | DP_OP_1205J3_130_3642 |     |                            |
| DP_OP_1206J3_131_3642           |            |                            |
|                | DP_OP_1206J3_131_3642 |     |                            |
| DP_OP_1207J3_132_3642           |            |                            |
|                | DP_OP_1207J3_132_3642 |     |                            |
| DP_OP_1208J3_133_3642           |            |                            |
|                | DP_OP_1208J3_133_3642 |     |                            |
| DP_OP_1209J3_134_3642           |            |                            |
|                | DP_OP_1209J3_134_3642 |     |                            |
| DP_OP_1210J3_135_3642           |            |                            |
|                | DP_OP_1210J3_135_3642 |     |                            |
| DP_OP_1211J3_136_3642           |            |                            |
|                | DP_OP_1211J3_136_3642 |     |                            |
| DP_OP_1212J3_137_3642           |            |                            |
|                | DP_OP_1212J3_137_3642 |     |                            |
| DP_OP_1213J3_138_961            |            |                            |
|                | DP_OP_1213J3_138_961 |      |                            |
| DP_OP_1214J3_139_961            |            |                            |
|                | DP_OP_1214J3_139_961 |      |                            |
| DP_OP_1215J3_140_961            |            |                            |
|                | DP_OP_1215J3_140_961 |      |                            |
| DP_OP_1216J3_141_961            |            |                            |
|                | DP_OP_1216J3_141_961 |      |                            |
| DP_OP_1217J3_142_961            |            |                            |
|                | DP_OP_1217J3_142_961 |      |                            |
| DP_OP_1218J3_143_961            |            |                            |
|                | DP_OP_1218J3_143_961 |      |                            |
| DP_OP_1219J3_144_961            |            |                            |
|                | DP_OP_1219J3_144_961 |      |                            |
| DP_OP_1220J3_145_961            |            |                            |
|                | DP_OP_1220J3_145_961 |      |                            |
| DP_OP_1221J3_146_961            |            |                            |
|                | DP_OP_1221J3_146_961 |      |                            |
| DP_OP_1222J3_147_961            |            |                            |
|                | DP_OP_1222J3_147_961 |      |                            |
| DP_OP_1223J3_148_961            |            |                            |
|                | DP_OP_1223J3_148_961 |      |                            |
| DP_OP_1224J3_149_961            |            |                            |
|                | DP_OP_1224J3_149_961 |      |                            |
| DP_OP_1225J3_150_961            |            |                            |
|                | DP_OP_1225J3_150_961 |      |                            |
| DP_OP_1226J3_151_961            |            |                            |
|                | DP_OP_1226J3_151_961 |      |                            |
| DP_OP_1227J3_152_961            |            |                            |
|                | DP_OP_1227J3_152_961 |      |                            |
| DP_OP_1228J3_153_961            |            |                            |
|                | DP_OP_1228J3_153_961 |      |                            |
| DP_OP_1229J3_154_961            |            |                            |
|                | DP_OP_1229J3_154_961 |      |                            |
| DP_OP_1230J3_155_961            |            |                            |
|                | DP_OP_1230J3_155_961 |      |                            |
| DP_OP_1231J3_156_961            |            |                            |
|                | DP_OP_1231J3_156_961 |      |                            |
| DP_OP_1232J3_157_961            |            |                            |
|                | DP_OP_1232J3_157_961 |      |                            |
| DP_OP_1233J3_158_961            |            |                            |
|                | DP_OP_1233J3_158_961 |      |                            |
| DP_OP_1234J3_159_961            |            |                            |
|                | DP_OP_1234J3_159_961 |      |                            |
| DP_OP_1235J3_160_961            |            |                            |
|                | DP_OP_1235J3_160_961 |      |                            |
| DP_OP_1236J3_161_961            |            |                            |
|                | DP_OP_1236J3_161_961 |      |                            |
| DP_OP_1237J3_162_961            |            |                            |
|                | DP_OP_1237J3_162_961 |      |                            |
| DP_OP_1238J3_163_961            |            |                            |
|                | DP_OP_1238J3_163_961 |      |                            |
| DP_OP_1239J3_164_961            |            |                            |
|                | DP_OP_1239J3_164_961 |      |                            |
| DP_OP_1240J3_165_961            |            |                            |
|                | DP_OP_1240J3_165_961 |      |                            |
| DP_OP_1241J3_166_961            |            |                            |
|                | DP_OP_1241J3_166_961 |      |                            |
| DP_OP_1242J3_167_961            |            |                            |
|                | DP_OP_1242J3_167_961 |      |                            |
| DP_OP_1243J3_168_961            |            |                            |
|                | DP_OP_1243J3_168_961 |      |                            |
| DP_OP_1244J3_169_961            |            |                            |
|                | DP_OP_1244J3_169_961 |      |                            |
| sub_x_206      | DW01_sub       | width=21   | add_263 (module0_step.sv:263) |
              |                |            | sub_mult_263 (module0_step.sv:263) |
| sub_x_207      | DW01_sub       | width=21   | add_263_I2 (module0_step.sv:263) |
           |                |            | sub_mult_263_I2 (module0_step.sv:263) |
| sub_x_208      | DW01_sub       | width=21   | add_263_I3 (module0_step.sv:263) |
           |                |            | sub_mult_263_I3 (module0_step.sv:263) |
| sub_x_209      | DW01_sub       | width=21   | add_263_I4 (module0_step.sv:263) |
           |                |            | sub_mult_263_I4 (module0_step.sv:263) |
| sub_x_210      | DW01_sub       | width=21   | add_263_I5 (module0_step.sv:263) |
           |                |            | sub_mult_263_I5 (module0_step.sv:263) |
| sub_x_211      | DW01_sub       | width=21   | add_263_I6 (module0_step.sv:263) |
           |                |            | sub_mult_263_I6 (module0_step.sv:263) |
| sub_x_212      | DW01_sub       | width=21   | add_263_I7 (module0_step.sv:263) |
           |                |            | sub_mult_263_I7 (module0_step.sv:263) |
| sub_x_213      | DW01_sub       | width=21   | add_263_I8 (module0_step.sv:263) |
           |                |            | sub_mult_263_I8 (module0_step.sv:263) |
| sub_x_214      | DW01_sub       | width=21   | add_263_I9 (module0_step.sv:263) |
           |                |            | sub_mult_263_I9 (module0_step.sv:263) |
| sub_x_215      | DW01_sub       | width=21   | add_263_I10 (module0_step.sv:263) |
          |                |            | sub_mult_263_I10 (module0_step.sv:263) |
| sub_x_216      | DW01_sub       | width=21   | add_263_I11 (module0_step.sv:263) |
          |                |            | sub_mult_263_I11 (module0_step.sv:263) |
| sub_x_217      | DW01_sub       | width=21   | add_263_I12 (module0_step.sv:263) |
          |                |            | sub_mult_263_I12 (module0_step.sv:263) |
| sub_x_218      | DW01_sub       | width=21   | add_263_I13 (module0_step.sv:263) |
          |                |            | sub_mult_263_I13 (module0_step.sv:263) |
| sub_x_219      | DW01_sub       | width=21   | add_263_I14 (module0_step.sv:263) |
          |                |            | sub_mult_263_I14 (module0_step.sv:263) |
| sub_x_220      | DW01_sub       | width=21   | add_263_I15 (module0_step.sv:263) |
          |                |            | sub_mult_263_I15 (module0_step.sv:263) |
| sub_x_221      | DW01_sub       | width=21   | add_263_I16 (module0_step.sv:263) |
          |                |            | sub_mult_263_I16 (module0_step.sv:263) |
=============================================================================

Datapath Report for DP_OP_1197J3_122_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1197J3_122_3642 | mult_274 (module0_step.sv:274)                     |
|                      | mult_276_2 (module0_step.sv:276)                    |
|                      | add_274 (module0_step.sv:274)                       |
|                      | add_274_2 (module0_step.sv:274)                     |
|                      | sub_276 (module0_step.sv:276)                       |
|                      | add_276 (module0_step.sv:276)                       |
|                      | mult_274_2 (module0_step.sv:274)                    |
|                      | mult_276 (module0_step.sv:276)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T340  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T341  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1106 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T341 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T340 + T1106 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T340 + T1106 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1198J3_123_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1198J3_123_3642 | mult_274_I2 (module0_step.sv:274)                  |
|                      | mult_276_2_I2 (module0_step.sv:276)                 |
|                      | add_274_I2 (module0_step.sv:274)                    |
|                      | add_274_2_I2 (module0_step.sv:274)                  |
|                      | sub_276_I2 (module0_step.sv:276)                    |
|                      | add_276_I2 (module0_step.sv:276)                    |
|                      | mult_274_2_I2 (module0_step.sv:274)                 |
|                      | mult_276_I2 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T356  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T357  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1112 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T357 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T356 + T1112 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T356 + T1112 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1199J3_124_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1199J3_124_3642 | mult_274_I3 (module0_step.sv:274)                  |
|                      | mult_276_2_I3 (module0_step.sv:276)                 |
|                      | add_274_I3 (module0_step.sv:274)                    |
|                      | add_274_2_I3 (module0_step.sv:274)                  |
|                      | sub_276_I3 (module0_step.sv:276)                    |
|                      | add_276_I3 (module0_step.sv:276)                    |
|                      | mult_274_2_I3 (module0_step.sv:274)                 |
|                      | mult_276_I3 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T372  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T373  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1118 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T373 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T372 + T1118 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T372 + T1118 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1200J3_125_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1200J3_125_3642 | mult_274_I4 (module0_step.sv:274)                  |
|                      | mult_276_2_I4 (module0_step.sv:276)                 |
|                      | add_274_I4 (module0_step.sv:274)                    |
|                      | add_274_2_I4 (module0_step.sv:274)                  |
|                      | sub_276_I4 (module0_step.sv:276)                    |
|                      | add_276_I4 (module0_step.sv:276)                    |
|                      | mult_274_2_I4 (module0_step.sv:274)                 |
|                      | mult_276_I4 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T388  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T389  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1124 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T389 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T388 + T1124 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T388 + T1124 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1201J3_126_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1201J3_126_3642 | mult_274_I5 (module0_step.sv:274)                  |
|                      | mult_276_2_I5 (module0_step.sv:276)                 |
|                      | add_274_I5 (module0_step.sv:274)                    |
|                      | add_274_2_I5 (module0_step.sv:274)                  |
|                      | sub_276_I5 (module0_step.sv:276)                    |
|                      | add_276_I5 (module0_step.sv:276)                    |
|                      | mult_274_2_I5 (module0_step.sv:274)                 |
|                      | mult_276_I5 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T404  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T405  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1130 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T405 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T404 + T1130 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T404 + T1130 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1202J3_127_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1202J3_127_3642 | mult_274_I6 (module0_step.sv:274)                  |
|                      | mult_276_2_I6 (module0_step.sv:276)                 |
|                      | add_274_I6 (module0_step.sv:274)                    |
|                      | add_274_2_I6 (module0_step.sv:274)                  |
|                      | sub_276_I6 (module0_step.sv:276)                    |
|                      | add_276_I6 (module0_step.sv:276)                    |
|                      | mult_274_2_I6 (module0_step.sv:274)                 |
|                      | mult_276_I6 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T420  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T421  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1136 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T421 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T420 + T1136 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T420 + T1136 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1203J3_128_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1203J3_128_3642 | mult_274_I7 (module0_step.sv:274)                  |
|                      | mult_276_2_I7 (module0_step.sv:276)                 |
|                      | add_274_I7 (module0_step.sv:274)                    |
|                      | add_274_2_I7 (module0_step.sv:274)                  |
|                      | sub_276_I7 (module0_step.sv:276)                    |
|                      | add_276_I7 (module0_step.sv:276)                    |
|                      | mult_274_2_I7 (module0_step.sv:274)                 |
|                      | mult_276_I7 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T436  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T437  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1142 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T437 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T436 + T1142 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T436 + T1142 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1204J3_129_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1204J3_129_3642 | mult_274_I8 (module0_step.sv:274)                  |
|                      | mult_276_2_I8 (module0_step.sv:276)                 |
|                      | add_274_I8 (module0_step.sv:274)                    |
|                      | add_274_2_I8 (module0_step.sv:274)                  |
|                      | sub_276_I8 (module0_step.sv:276)                    |
|                      | add_276_I8 (module0_step.sv:276)                    |
|                      | mult_274_2_I8 (module0_step.sv:274)                 |
|                      | mult_276_I8 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T452  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T453  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1148 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T453 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T452 + T1148 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T452 + T1148 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1205J3_130_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1205J3_130_3642 | mult_274_I9 (module0_step.sv:274)                  |
|                      | mult_276_2_I9 (module0_step.sv:276)                 |
|                      | add_274_I9 (module0_step.sv:274)                    |
|                      | add_274_2_I9 (module0_step.sv:274)                  |
|                      | sub_276_I9 (module0_step.sv:276)                    |
|                      | add_276_I9 (module0_step.sv:276)                    |
|                      | mult_274_2_I9 (module0_step.sv:274)                 |
|                      | mult_276_I9 (module0_step.sv:276)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T468  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T469  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1154 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T469 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T468 + T1154 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T468 + T1154 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1206J3_131_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1206J3_131_3642 | mult_274_I10 (module0_step.sv:274)                 |
|                      | mult_276_2_I10 (module0_step.sv:276)                |
|                      | add_274_I10 (module0_step.sv:274)                   |
|                      | add_274_2_I10 (module0_step.sv:274)                 |
|                      | sub_276_I10 (module0_step.sv:276)                   |
|                      | add_276_I10 (module0_step.sv:276)                   |
|                      | mult_274_2_I10 (module0_step.sv:274)                |
|                      | mult_276_I10 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T484  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T485  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1160 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T485 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T484 + T1160 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T484 + T1160 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1207J3_132_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1207J3_132_3642 | mult_274_I11 (module0_step.sv:274)                 |
|                      | mult_276_2_I11 (module0_step.sv:276)                |
|                      | add_274_I11 (module0_step.sv:274)                   |
|                      | add_274_2_I11 (module0_step.sv:274)                 |
|                      | sub_276_I11 (module0_step.sv:276)                   |
|                      | add_276_I11 (module0_step.sv:276)                   |
|                      | mult_274_2_I11 (module0_step.sv:274)                |
|                      | mult_276_I11 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T500  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T501  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1166 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T501 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T500 + T1166 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T500 + T1166 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1208J3_133_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1208J3_133_3642 | mult_274_I12 (module0_step.sv:274)                 |
|                      | mult_276_2_I12 (module0_step.sv:276)                |
|                      | add_274_I12 (module0_step.sv:274)                   |
|                      | add_274_2_I12 (module0_step.sv:274)                 |
|                      | sub_276_I12 (module0_step.sv:276)                   |
|                      | add_276_I12 (module0_step.sv:276)                   |
|                      | mult_274_2_I12 (module0_step.sv:274)                |
|                      | mult_276_I12 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T516  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T517  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1172 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T517 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T516 + T1172 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T516 + T1172 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1209J3_134_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1209J3_134_3642 | mult_274_I13 (module0_step.sv:274)                 |
|                      | mult_276_2_I13 (module0_step.sv:276)                |
|                      | add_274_I13 (module0_step.sv:274)                   |
|                      | add_274_2_I13 (module0_step.sv:274)                 |
|                      | sub_276_I13 (module0_step.sv:276)                   |
|                      | add_276_I13 (module0_step.sv:276)                   |
|                      | mult_274_2_I13 (module0_step.sv:274)                |
|                      | mult_276_I13 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T532  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T533  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1178 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T533 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T532 + T1178 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T532 + T1178 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1210J3_135_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1210J3_135_3642 | mult_274_I14 (module0_step.sv:274)                 |
|                      | mult_276_2_I14 (module0_step.sv:276)                |
|                      | add_274_I14 (module0_step.sv:274)                   |
|                      | add_274_2_I14 (module0_step.sv:274)                 |
|                      | sub_276_I14 (module0_step.sv:276)                   |
|                      | add_276_I14 (module0_step.sv:276)                   |
|                      | mult_274_2_I14 (module0_step.sv:274)                |
|                      | mult_276_I14 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T548  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T549  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1184 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T549 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T548 + T1184 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T548 + T1184 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1211J3_136_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1211J3_136_3642 | mult_274_I15 (module0_step.sv:274)                 |
|                      | mult_276_2_I15 (module0_step.sv:276)                |
|                      | add_274_I15 (module0_step.sv:274)                   |
|                      | add_274_2_I15 (module0_step.sv:274)                 |
|                      | sub_276_I15 (module0_step.sv:276)                   |
|                      | add_276_I15 (module0_step.sv:276)                   |
|                      | mult_274_2_I15 (module0_step.sv:274)                |
|                      | mult_276_I15 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T564  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T565  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1190 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T565 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T564 + T1190 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T564 + T1190 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1212J3_137_3642
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1212J3_137_3642 | mult_274_I16 (module0_step.sv:274)                 |
|                      | mult_276_2_I16 (module0_step.sv:276)                |
|                      | add_274_I16 (module0_step.sv:274)                   |
|                      | add_274_2_I16 (module0_step.sv:274)                 |
|                      | sub_276_I16 (module0_step.sv:276)                   |
|                      | add_276_I16 (module0_step.sv:276)                   |
|                      | mult_274_2_I16 (module0_step.sv:274)                |
|                      | mult_276_I16 (module0_step.sv:276)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T580  | IFO  | Signed   | 20    | I1 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T581  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) ( module0_step.sv:274 module0_step.sv:276 ) |
| T1196 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + T581 ( module0_step.sv:274 module0_step.sv:276 ) |
| O1    | PO   | Signed   | 21    | T580 + T1196 (module0_step.sv:274)       |
| O2    | PO   | Signed   | 21    | -T580 + T1196 (module0_step.sv:276)      |
==============================================================================

Datapath Report for DP_OP_1213J3_138_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1213J3_138_961 | mult_277 (module0_step.sv:277)                      |
|                      | sub_277 (module0_step.sv:277)                       |
|                      | add_277 (module0_step.sv:277)                       |
|                      | mult_277_2 (module0_step.sv:277)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T352  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T353  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T352 - T353 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1214J3_139_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1214J3_139_961 | mult_277_I2 (module0_step.sv:277)                   |
|                      | sub_277_I2 (module0_step.sv:277)                    |
|                      | add_277_I2 (module0_step.sv:277)                    |
|                      | mult_277_2_I2 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T368  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T369  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T368 - T369 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1215J3_140_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1215J3_140_961 | mult_277_I3 (module0_step.sv:277)                   |
|                      | sub_277_I3 (module0_step.sv:277)                    |
|                      | add_277_I3 (module0_step.sv:277)                    |
|                      | mult_277_2_I3 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T384  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T385  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T384 - T385 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1216J3_141_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1216J3_141_961 | mult_277_I4 (module0_step.sv:277)                   |
|                      | sub_277_I4 (module0_step.sv:277)                    |
|                      | add_277_I4 (module0_step.sv:277)                    |
|                      | mult_277_2_I4 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T400  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T401  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T400 - T401 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1217J3_142_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1217J3_142_961 | mult_277_I5 (module0_step.sv:277)                   |
|                      | sub_277_I5 (module0_step.sv:277)                    |
|                      | add_277_I5 (module0_step.sv:277)                    |
|                      | mult_277_2_I5 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T416  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T417  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T416 - T417 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1218J3_143_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1218J3_143_961 | mult_277_I6 (module0_step.sv:277)                   |
|                      | sub_277_I6 (module0_step.sv:277)                    |
|                      | add_277_I6 (module0_step.sv:277)                    |
|                      | mult_277_2_I6 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T432  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T433  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T432 - T433 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1219J3_144_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1219J3_144_961 | mult_277_I7 (module0_step.sv:277)                   |
|                      | sub_277_I7 (module0_step.sv:277)                    |
|                      | add_277_I7 (module0_step.sv:277)                    |
|                      | mult_277_2_I7 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T448  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T449  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T448 - T449 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1220J3_145_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1220J3_145_961 | mult_277_I8 (module0_step.sv:277)                   |
|                      | sub_277_I8 (module0_step.sv:277)                    |
|                      | add_277_I8 (module0_step.sv:277)                    |
|                      | mult_277_2_I8 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T464  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T465  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T464 - T465 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1221J3_146_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1221J3_146_961 | mult_277_I9 (module0_step.sv:277)                   |
|                      | sub_277_I9 (module0_step.sv:277)                    |
|                      | add_277_I9 (module0_step.sv:277)                    |
|                      | mult_277_2_I9 (module0_step.sv:277)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T480  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T481  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T480 - T481 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1222J3_147_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1222J3_147_961 | mult_277_I10 (module0_step.sv:277)                  |
|                      | sub_277_I10 (module0_step.sv:277)                   |
|                      | add_277_I10 (module0_step.sv:277)                   |
|                      | mult_277_2_I10 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T496  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T497  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T496 - T497 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1223J3_148_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1223J3_148_961 | mult_277_I11 (module0_step.sv:277)                  |
|                      | sub_277_I11 (module0_step.sv:277)                   |
|                      | add_277_I11 (module0_step.sv:277)                   |
|                      | mult_277_2_I11 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T512  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T513  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T512 - T513 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1224J3_149_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1224J3_149_961 | mult_277_I12 (module0_step.sv:277)                  |
|                      | sub_277_I12 (module0_step.sv:277)                   |
|                      | add_277_I12 (module0_step.sv:277)                   |
|                      | mult_277_2_I12 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T528  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T529  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T528 - T529 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1225J3_150_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1225J3_150_961 | mult_277_I13 (module0_step.sv:277)                  |
|                      | sub_277_I13 (module0_step.sv:277)                   |
|                      | add_277_I13 (module0_step.sv:277)                   |
|                      | mult_277_2_I13 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T544  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T545  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T544 - T545 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1226J3_151_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1226J3_151_961 | mult_277_I14 (module0_step.sv:277)                  |
|                      | sub_277_I14 (module0_step.sv:277)                   |
|                      | add_277_I14 (module0_step.sv:277)                   |
|                      | mult_277_2_I14 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T560  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T561  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T560 - T561 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1227J3_152_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1227J3_152_961 | mult_277_I15 (module0_step.sv:277)                  |
|                      | sub_277_I15 (module0_step.sv:277)                   |
|                      | add_277_I15 (module0_step.sv:277)                   |
|                      | mult_277_2_I15 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T576  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T577  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T576 - T577 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1228J3_153_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1228J3_153_961 | mult_277_I16 (module0_step.sv:277)                  |
|                      | sub_277_I16 (module0_step.sv:277)                   |
|                      | add_277_I16 (module0_step.sv:277)                   |
|                      | mult_277_2_I16 (module0_step.sv:277)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T592  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:277) |
| T593  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:277) |
| O1    | PO   | Signed   | 21    | T592 - T593 + $unsigned(8'b10000000) (module0_step.sv:277) |
==============================================================================

Datapath Report for DP_OP_1229J3_154_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1229J3_154_961 | mult_275 (module0_step.sv:275)                      |
|                      | add_275 (module0_step.sv:275)                       |
|                      | add_275_2 (module0_step.sv:275)                     |
|                      | mult_275_2 (module0_step.sv:275)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T344  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T345  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T344 + T345 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1230J3_155_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1230J3_155_961 | mult_275_I2 (module0_step.sv:275)                   |
|                      | add_275_I2 (module0_step.sv:275)                    |
|                      | add_275_2_I2 (module0_step.sv:275)                  |
|                      | mult_275_2_I2 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T360  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T361  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T360 + T361 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1231J3_156_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1231J3_156_961 | mult_275_I3 (module0_step.sv:275)                   |
|                      | add_275_I3 (module0_step.sv:275)                    |
|                      | add_275_2_I3 (module0_step.sv:275)                  |
|                      | mult_275_2_I3 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T376  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T377  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T376 + T377 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1232J3_157_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1232J3_157_961 | mult_275_I4 (module0_step.sv:275)                   |
|                      | add_275_I4 (module0_step.sv:275)                    |
|                      | add_275_2_I4 (module0_step.sv:275)                  |
|                      | mult_275_2_I4 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T392  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T393  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T392 + T393 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1233J3_158_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1233J3_158_961 | mult_275_I5 (module0_step.sv:275)                   |
|                      | add_275_I5 (module0_step.sv:275)                    |
|                      | add_275_2_I5 (module0_step.sv:275)                  |
|                      | mult_275_2_I5 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T408  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T409  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T408 + T409 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1234J3_159_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1234J3_159_961 | mult_275_I6 (module0_step.sv:275)                   |
|                      | add_275_I6 (module0_step.sv:275)                    |
|                      | add_275_2_I6 (module0_step.sv:275)                  |
|                      | mult_275_2_I6 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T424  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T425  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T424 + T425 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1235J3_160_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1235J3_160_961 | mult_275_I7 (module0_step.sv:275)                   |
|                      | add_275_I7 (module0_step.sv:275)                    |
|                      | add_275_2_I7 (module0_step.sv:275)                  |
|                      | mult_275_2_I7 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T440  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T441  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T440 + T441 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1236J3_161_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1236J3_161_961 | mult_275_I8 (module0_step.sv:275)                   |
|                      | add_275_I8 (module0_step.sv:275)                    |
|                      | add_275_2_I8 (module0_step.sv:275)                  |
|                      | mult_275_2_I8 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T456  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T457  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T456 + T457 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1237J3_162_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1237J3_162_961 | mult_275_I9 (module0_step.sv:275)                   |
|                      | add_275_I9 (module0_step.sv:275)                    |
|                      | add_275_2_I9 (module0_step.sv:275)                  |
|                      | mult_275_2_I9 (module0_step.sv:275)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T472  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T473  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T472 + T473 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1238J3_163_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1238J3_163_961 | mult_275_I10 (module0_step.sv:275)                  |
|                      | add_275_I10 (module0_step.sv:275)                   |
|                      | add_275_2_I10 (module0_step.sv:275)                 |
|                      | mult_275_2_I10 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T488  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T489  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T488 + T489 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1239J3_164_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1239J3_164_961 | mult_275_I11 (module0_step.sv:275)                  |
|                      | add_275_I11 (module0_step.sv:275)                   |
|                      | add_275_2_I11 (module0_step.sv:275)                 |
|                      | mult_275_2_I11 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T504  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T505  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T504 + T505 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1240J3_165_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1240J3_165_961 | mult_275_I12 (module0_step.sv:275)                  |
|                      | add_275_I12 (module0_step.sv:275)                   |
|                      | add_275_2_I12 (module0_step.sv:275)                 |
|                      | mult_275_2_I12 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T520  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T521  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T520 + T521 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1241J3_166_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1241J3_166_961 | mult_275_I13 (module0_step.sv:275)                  |
|                      | add_275_I13 (module0_step.sv:275)                   |
|                      | add_275_2_I13 (module0_step.sv:275)                 |
|                      | mult_275_2_I13 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T536  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T537  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T536 + T537 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1242J3_167_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1242J3_167_961 | mult_275_I14 (module0_step.sv:275)                  |
|                      | add_275_I14 (module0_step.sv:275)                   |
|                      | add_275_2_I14 (module0_step.sv:275)                 |
|                      | mult_275_2_I14 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T552  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T553  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T552 + T553 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1243J3_168_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1243J3_168_961 | mult_275_I15 (module0_step.sv:275)                  |
|                      | add_275_I15 (module0_step.sv:275)                   |
|                      | add_275_2_I15 (module0_step.sv:275)                 |
|                      | mult_275_2_I15 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T568  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T569  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T568 + T569 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================

Datapath Report for DP_OP_1244J3_169_961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1244J3_169_961 | mult_275_I16 (module0_step.sv:275)                  |
|                      | add_275_I16 (module0_step.sv:275)                   |
|                      | add_275_2_I16 (module0_step.sv:275)                 |
|                      | mult_275_2_I16 (module0_step.sv:275)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T584  | IFO  | Signed   | 20    | I1 * $signed(9'b101001011) (module0_step.sv:275) |
| T585  | IFO  | Signed   | 20    | I2 * $unsigned(8'b10110101) (module0_step.sv:275) |
| O1    | PO   | Signed   | 21    | T584 + T585 + $unsigned(8'b10000000) (module0_step.sv:275) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| add_x_73           | DW01_add         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| add_x_77           | DW01_add         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_79           | DW01_add         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| add_x_85           | DW01_add         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| add_x_89           | DW01_add         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_95           | DW01_add         | apparch (area)     |                |
| sub_x_96           | DW01_sub         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | apparch (area)     |                |
| sub_x_100          | DW01_sub         | apparch (area)     |                |
| add_x_101          | DW01_add         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_103          | DW01_add         | apparch (area)     |                |
| sub_x_104          | DW01_sub         | apparch (area)     |                |
| add_x_105          | DW01_add         | apparch (area)     |                |
| sub_x_106          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | apparch (area)     |                |
| sub_x_108          | DW01_sub         | apparch (area)     |                |
| add_x_109          | DW01_add         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_111          | DW01_add         | apparch (area)     |                |
| sub_x_112          | DW01_sub         | apparch (area)     |                |
| add_x_113          | DW01_add         | apparch (area)     |                |
| sub_x_114          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | apparch (area)     |                |
| sub_x_116          | DW01_sub         | apparch (area)     |                |
| add_x_117          | DW01_add         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_119          | DW01_add         | apparch (area)     |                |
| sub_x_120          | DW01_sub         | apparch (area)     |                |
| add_x_121          | DW01_add         | apparch (area)     |                |
| sub_x_122          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | apparch (area)     |                |
| sub_x_124          | DW01_sub         | apparch (area)     |                |
| add_x_125          | DW01_add         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
| add_x_127          | DW01_add         | apparch (area)     |                |
| sub_x_128          | DW01_sub         | apparch (area)     |                |
| add_x_129          | DW01_add         | apparch (area)     |                |
| sub_x_130          | DW01_sub         | apparch (area)     |                |
| add_x_131          | DW01_inc         | apparch (area)     |                |
| lt_x_132           | DW_cmp           | apparch (area)     |                |
| sub_x_206          | DW01_sub         | apparch (area)     |                |
| sub_x_207          | DW01_sub         | apparch (area)     |                |
| sub_x_208          | DW01_sub         | apparch (area)     |                |
| sub_x_209          | DW01_sub         | apparch (area)     |                |
| sub_x_210          | DW01_sub         | apparch (area)     |                |
| sub_x_211          | DW01_sub         | apparch (area)     |                |
| sub_x_212          | DW01_sub         | apparch (area)     |                |
| sub_x_213          | DW01_sub         | apparch (area)     |                |
| sub_x_214          | DW01_sub         | apparch (area)     |                |
| sub_x_215          | DW01_sub         | apparch (area)     |                |
| sub_x_216          | DW01_sub         | apparch (area)     |                |
| sub_x_217          | DW01_sub         | apparch (area)     |                |
| sub_x_218          | DW01_sub         | apparch (area)     |                |
| sub_x_219          | DW01_sub         | apparch (area)     |                |
| sub_x_220          | DW01_sub         | apparch (area)     |                |
| sub_x_221          | DW01_sub         | apparch (area)     |                |
| DP_OP_1197J3_122_3642                 |                    |                |
|                    | DP_OP_1197J3_122_3642 | str (area)    |                |
| DP_OP_1198J3_123_3642                 |                    |                |
|                    | DP_OP_1198J3_123_3642 | str (area)    |                |
| DP_OP_1199J3_124_3642                 |                    |                |
|                    | DP_OP_1199J3_124_3642 | str (area)    |                |
| DP_OP_1200J3_125_3642                 |                    |                |
|                    | DP_OP_1200J3_125_3642 | str (area)    |                |
| DP_OP_1201J3_126_3642                 |                    |                |
|                    | DP_OP_1201J3_126_3642 | str (area)    |                |
| DP_OP_1202J3_127_3642                 |                    |                |
|                    | DP_OP_1202J3_127_3642 | str (area)    |                |
| DP_OP_1203J3_128_3642                 |                    |                |
|                    | DP_OP_1203J3_128_3642 | str (area)    |                |
| DP_OP_1204J3_129_3642                 |                    |                |
|                    | DP_OP_1204J3_129_3642 | str (area)    |                |
| DP_OP_1205J3_130_3642                 |                    |                |
|                    | DP_OP_1205J3_130_3642 | str (area)    |                |
| DP_OP_1206J3_131_3642                 |                    |                |
|                    | DP_OP_1206J3_131_3642 | str (area)    |                |
| DP_OP_1207J3_132_3642                 |                    |                |
|                    | DP_OP_1207J3_132_3642 | str (area)    |                |
| DP_OP_1208J3_133_3642                 |                    |                |
|                    | DP_OP_1208J3_133_3642 | str (area)    |                |
| DP_OP_1209J3_134_3642                 |                    |                |
|                    | DP_OP_1209J3_134_3642 | str (area)    |                |
| DP_OP_1210J3_135_3642                 |                    |                |
|                    | DP_OP_1210J3_135_3642 | str (area)    |                |
| DP_OP_1211J3_136_3642                 |                    |                |
|                    | DP_OP_1211J3_136_3642 | str (area)    |                |
| DP_OP_1212J3_137_3642                 |                    |                |
|                    | DP_OP_1212J3_137_3642 | str (area)    |                |
| DP_OP_1213J3_138_961                  |                    |                |
|                    | DP_OP_1213J3_138_961 | str (area)     |                |
| DP_OP_1214J3_139_961                  |                    |                |
|                    | DP_OP_1214J3_139_961 | str (area)     |                |
| DP_OP_1215J3_140_961                  |                    |                |
|                    | DP_OP_1215J3_140_961 | str (area)     |                |
| DP_OP_1216J3_141_961                  |                    |                |
|                    | DP_OP_1216J3_141_961 | str (area)     |                |
| DP_OP_1217J3_142_961                  |                    |                |
|                    | DP_OP_1217J3_142_961 | str (area)     |                |
| DP_OP_1218J3_143_961                  |                    |                |
|                    | DP_OP_1218J3_143_961 | str (area)     |                |
| DP_OP_1219J3_144_961                  |                    |                |
|                    | DP_OP_1219J3_144_961 | str (area)     |                |
| DP_OP_1220J3_145_961                  |                    |                |
|                    | DP_OP_1220J3_145_961 | str (area)     |                |
| DP_OP_1221J3_146_961                  |                    |                |
|                    | DP_OP_1221J3_146_961 | str (area)     |                |
| DP_OP_1222J3_147_961                  |                    |                |
|                    | DP_OP_1222J3_147_961 | str (area)     |                |
| DP_OP_1223J3_148_961                  |                    |                |
|                    | DP_OP_1223J3_148_961 | str (area)     |                |
| DP_OP_1224J3_149_961                  |                    |                |
|                    | DP_OP_1224J3_149_961 | str (area)     |                |
| DP_OP_1225J3_150_961                  |                    |                |
|                    | DP_OP_1225J3_150_961 | str (area)     |                |
| DP_OP_1226J3_151_961                  |                    |                |
|                    | DP_OP_1226J3_151_961 | str (area)     |                |
| DP_OP_1227J3_152_961                  |                    |                |
|                    | DP_OP_1227J3_152_961 | str (area)     |                |
| DP_OP_1228J3_153_961                  |                    |                |
|                    | DP_OP_1228J3_153_961 | str (area)     |                |
| DP_OP_1229J3_154_961                  |                    |                |
|                    | DP_OP_1229J3_154_961 | str (area)     |                |
| DP_OP_1230J3_155_961                  |                    |                |
|                    | DP_OP_1230J3_155_961 | str (area)     |                |
| DP_OP_1231J3_156_961                  |                    |                |
|                    | DP_OP_1231J3_156_961 | str (area)     |                |
| DP_OP_1232J3_157_961                  |                    |                |
|                    | DP_OP_1232J3_157_961 | str (area)     |                |
| DP_OP_1233J3_158_961                  |                    |                |
|                    | DP_OP_1233J3_158_961 | str (area)     |                |
| DP_OP_1234J3_159_961                  |                    |                |
|                    | DP_OP_1234J3_159_961 | str (area)     |                |
| DP_OP_1235J3_160_961                  |                    |                |
|                    | DP_OP_1235J3_160_961 | str (area)     |                |
| DP_OP_1236J3_161_961                  |                    |                |
|                    | DP_OP_1236J3_161_961 | str (area)     |                |
| DP_OP_1237J3_162_961                  |                    |                |
|                    | DP_OP_1237J3_162_961 | str (area)     |                |
| DP_OP_1238J3_163_961                  |                    |                |
|                    | DP_OP_1238J3_163_961 | str (area)     |                |
| DP_OP_1239J3_164_961                  |                    |                |
|                    | DP_OP_1239J3_164_961 | str (area)     |                |
| DP_OP_1240J3_165_961                  |                    |                |
|                    | DP_OP_1240J3_165_961 | str (area)     |                |
| DP_OP_1241J3_166_961                  |                    |                |
|                    | DP_OP_1241J3_166_961 | str (area)     |                |
| DP_OP_1242J3_167_961                  |                    |                |
|                    | DP_OP_1242J3_167_961 | str (area)     |                |
| DP_OP_1243J3_168_961                  |                    |                |
|                    | DP_OP_1243J3_168_961 | str (area)     |                |
| DP_OP_1244J3_169_961                  |                    |                |
|                    | DP_OP_1244J3_169_961 | str (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX10_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX10_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX10_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX10_1
****************************************

No implementations to report
 
****************************************
Design : step_num_counter_NUM8
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=2    | gt_199 (counter.sv:199)    |
| add_x_2        | DW01_inc       | width=3    | add_217 (counter.sv:217)   |
|                |                |            | add_227 (counter.sv:227)   |
|                |                |            | add_237 (counter.sv:237)   |
|                |                |            | add_247 (counter.sv:247)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_0
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/module0_step.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=10   | add_79 (module0_step.sv:79) |
| sub_x_4        | DW01_sub       | width=10   | sub_80 (module0_step.sv:80) |
| add_x_5        | DW01_add       | width=10   | add_81 (module0_step.sv:81) |
| sub_x_6        | DW01_sub       | width=10   | sub_82 (module0_step.sv:82) |
| add_x_7        | DW01_add       | width=10   | add_79_I2 (module0_step.sv:79) |
| sub_x_8        | DW01_sub       | width=10   | sub_80_I2 (module0_step.sv:80) |
| add_x_9        | DW01_add       | width=10   | add_81_I2 (module0_step.sv:81) |
| sub_x_10       | DW01_sub       | width=10   | sub_82_I2 (module0_step.sv:82) |
| add_x_11       | DW01_add       | width=10   | add_79_I3 (module0_step.sv:79) |
| sub_x_12       | DW01_sub       | width=10   | sub_80_I3 (module0_step.sv:80) |
| add_x_13       | DW01_add       | width=10   | add_81_I3 (module0_step.sv:81) |
| sub_x_14       | DW01_sub       | width=10   | sub_82_I3 (module0_step.sv:82) |
| add_x_15       | DW01_add       | width=10   | add_79_I4 (module0_step.sv:79) |
| sub_x_16       | DW01_sub       | width=10   | sub_80_I4 (module0_step.sv:80) |
| add_x_17       | DW01_add       | width=10   | add_81_I4 (module0_step.sv:81) |
| sub_x_18       | DW01_sub       | width=10   | sub_82_I4 (module0_step.sv:82) |
| add_x_19       | DW01_add       | width=10   | add_79_I5 (module0_step.sv:79) |
| sub_x_20       | DW01_sub       | width=10   | sub_80_I5 (module0_step.sv:80) |
| add_x_21       | DW01_add       | width=10   | add_81_I5 (module0_step.sv:81) |
| sub_x_22       | DW01_sub       | width=10   | sub_82_I5 (module0_step.sv:82) |
| add_x_23       | DW01_add       | width=10   | add_79_I6 (module0_step.sv:79) |
| sub_x_24       | DW01_sub       | width=10   | sub_80_I6 (module0_step.sv:80) |
| add_x_25       | DW01_add       | width=10   | add_81_I6 (module0_step.sv:81) |
| sub_x_26       | DW01_sub       | width=10   | sub_82_I6 (module0_step.sv:82) |
| add_x_27       | DW01_add       | width=10   | add_79_I7 (module0_step.sv:79) |
| sub_x_28       | DW01_sub       | width=10   | sub_80_I7 (module0_step.sv:80) |
| add_x_29       | DW01_add       | width=10   | add_81_I7 (module0_step.sv:81) |
| sub_x_30       | DW01_sub       | width=10   | sub_82_I7 (module0_step.sv:82) |
| add_x_31       | DW01_add       | width=10   | add_79_I8 (module0_step.sv:79) |
| sub_x_32       | DW01_sub       | width=10   | sub_80_I8 (module0_step.sv:80) |
| add_x_33       | DW01_add       | width=10   | add_81_I8 (module0_step.sv:81) |
| sub_x_34       | DW01_sub       | width=10   | sub_82_I8 (module0_step.sv:82) |
| add_x_35       | DW01_add       | width=10   | add_79_I9 (module0_step.sv:79) |
| sub_x_36       | DW01_sub       | width=10   | sub_80_I9 (module0_step.sv:80) |
| add_x_37       | DW01_add       | width=10   | add_81_I9 (module0_step.sv:81) |
| sub_x_38       | DW01_sub       | width=10   | sub_82_I9 (module0_step.sv:82) |
| add_x_39       | DW01_add       | width=10   | add_79_I10 (module0_step.sv:79) |
| sub_x_40       | DW01_sub       | width=10   | sub_80_I10 (module0_step.sv:80) |
| add_x_41       | DW01_add       | width=10   | add_81_I10 (module0_step.sv:81) |
| sub_x_42       | DW01_sub       | width=10   | sub_82_I10 (module0_step.sv:82) |
| add_x_43       | DW01_add       | width=10   | add_79_I11 (module0_step.sv:79) |
| sub_x_44       | DW01_sub       | width=10   | sub_80_I11 (module0_step.sv:80) |
| add_x_45       | DW01_add       | width=10   | add_81_I11 (module0_step.sv:81) |
| sub_x_46       | DW01_sub       | width=10   | sub_82_I11 (module0_step.sv:82) |
| add_x_47       | DW01_add       | width=10   | add_79_I12 (module0_step.sv:79) |
| sub_x_48       | DW01_sub       | width=10   | sub_80_I12 (module0_step.sv:80) |
| add_x_49       | DW01_add       | width=10   | add_81_I12 (module0_step.sv:81) |
| sub_x_50       | DW01_sub       | width=10   | sub_82_I12 (module0_step.sv:82) |
| add_x_51       | DW01_add       | width=10   | add_79_I13 (module0_step.sv:79) |
| sub_x_52       | DW01_sub       | width=10   | sub_80_I13 (module0_step.sv:80) |
| add_x_53       | DW01_add       | width=10   | add_81_I13 (module0_step.sv:81) |
| sub_x_54       | DW01_sub       | width=10   | sub_82_I13 (module0_step.sv:82) |
| add_x_55       | DW01_add       | width=10   | add_79_I14 (module0_step.sv:79) |
| sub_x_56       | DW01_sub       | width=10   | sub_80_I14 (module0_step.sv:80) |
| add_x_57       | DW01_add       | width=10   | add_81_I14 (module0_step.sv:81) |
| sub_x_58       | DW01_sub       | width=10   | sub_82_I14 (module0_step.sv:82) |
| add_x_59       | DW01_add       | width=10   | add_79_I15 (module0_step.sv:79) |
| sub_x_60       | DW01_sub       | width=10   | sub_80_I15 (module0_step.sv:80) |
| add_x_61       | DW01_add       | width=10   | add_81_I15 (module0_step.sv:81) |
| sub_x_62       | DW01_sub       | width=10   | sub_82_I15 (module0_step.sv:82) |
| add_x_63       | DW01_add       | width=10   | add_79_I16 (module0_step.sv:79) |
| sub_x_64       | DW01_sub       | width=10   | sub_80_I16 (module0_step.sv:80) |
| add_x_65       | DW01_add       | width=10   | add_81_I16 (module0_step.sv:81) |
| sub_x_66       | DW01_sub       | width=10   | sub_82_I16 (module0_step.sv:82) |
| add_x_67       | DW01_inc       | width=4    | add_90 (module0_step.sv:90) |
| sub_x_68       | DW01_sub       | width=10   | sub_114 (module0_step.sv:114) |
| sub_x_69       | DW01_sub       | width=10   | sub_114_I2 (module0_step.sv:114) |
| sub_x_70       | DW01_sub       | width=10   | sub_114_I3 (module0_step.sv:114) |
| sub_x_71       | DW01_sub       | width=10   | sub_114_I4 (module0_step.sv:114) |
| sub_x_72       | DW01_sub       | width=10   | sub_114_I5 (module0_step.sv:114) |
| sub_x_73       | DW01_sub       | width=10   | sub_114_I6 (module0_step.sv:114) |
| sub_x_74       | DW01_sub       | width=10   | sub_114_I7 (module0_step.sv:114) |
| sub_x_75       | DW01_sub       | width=10   | sub_114_I8 (module0_step.sv:114) |
| sub_x_76       | DW01_sub       | width=10   | sub_114_I9 (module0_step.sv:114) |
| sub_x_77       | DW01_sub       | width=10   | sub_114_I10 (module0_step.sv:114) |
| sub_x_78       | DW01_sub       | width=10   | sub_114_I11 (module0_step.sv:114) |
| sub_x_79       | DW01_sub       | width=10   | sub_114_I12 (module0_step.sv:114) |
| sub_x_80       | DW01_sub       | width=10   | sub_114_I13 (module0_step.sv:114) |
| sub_x_81       | DW01_sub       | width=10   | sub_114_I14 (module0_step.sv:114) |
| sub_x_82       | DW01_sub       | width=10   | sub_114_I15 (module0_step.sv:114) |
| sub_x_83       | DW01_sub       | width=10   | sub_114_I16 (module0_step.sv:114) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_inc         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| sub_x_81           | DW01_sub         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_num_counter_NUM16
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/module0/src/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_62 (counter.sv:62)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX9_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX9_1
****************************************

No implementations to report
1
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : reference
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:29 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
                              16326.071728       1  16326.071728  b, h, n
step0_0                       10757.166964       1  10757.166964  b, h, n
step0_1                       25495.175537       1  25495.175537  b, h, n
step0_2                       40452.354931       1  40452.354931  b, h, n
-----------------------------------------------------------------------------
Total 4 references                                  93030.769160
1
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : net fanout
        -threshold 1000
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:29 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                  17332   dr, h        1007000.00    multi-driver
rst                  30276   h            1007000.00    multi-driver
dut_00/n6490          2506   dr, h        1001000.00    dut_00/U36/Z
dut_01/n1296          2922   dr, h        1001000.00    dut_01/U1905/Z
dut_02/net108938      1472   dr, h        1001000.00    dut_02/clk_gate_bfly02_re_n_reg_0_/latch/Z
dut_02/net190886      4676   dr, h        1001000.00    dut_02/U2917/Z
dut_02/TWF512/n1148   1159   dr, h        1001000.00    dut_02/TWF512/U79/Z
dut_03/re_sr_p/net108910
                      1472   dr, h        1001000.00    dut_03/re_sr_p/clk_gate_buffer_din_reg_0_/latch/Z
dut_03/re_sr_p/n7460
                      1493   dr, h        1001000.00    dut_03/re_sr_p/U41/Z
dut_03/re_sr_n/net108882
                      1472   dr, h        1001000.00    dut_03/re_sr_n/clk_gate_buffer_din_reg_0_/latch/Z
dut_03/re_sr_n/n7460
                      1493   dr, h        1001000.00    dut_03/re_sr_n/U40/Z
dut_03/im_sr_p/net108854
                      1472   dr, h        1001000.00    dut_03/im_sr_p/clk_gate_buffer_din_reg_0_/latch/Z
dut_03/im_sr_p/n7460
                      1493   dr, h        1001000.00    dut_03/im_sr_p/U40/Z
dut_03/im_sr_n/net108826
                      1472   dr, h        1001000.00    dut_03/im_sr_n/clk_gate_buffer_din_reg_0_/latch/Z
dut_03/im_sr_n/n7460
                      1493   dr, h        1001000.00    dut_03/im_sr_n/U46/Z
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'fft_clk')
  Endpoint: dut_03/re_sr_p/buffer_din_reg_31__0_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 f
  clk (in)                                                0.00 #   500.00 f
  dut_03/clk (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00 #   500.00 f
  dut_03/re_sr_p/clk (cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3)
                                                          0.00 #   500.00 f
  dut_03/re_sr_p/clk_gate_buffer_din_reg_0_/CLK (SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3_0)
                                                          0.00 #   500.00 f
  dut_03/re_sr_p/clk_gate_buffer_din_reg_0_/latch/Z (SC7P5T_CKGPRELATNX1_CSC20L)
                                                      3829838.75 #
                                                                 3830338.75 f
  dut_03/re_sr_p/clk_gate_buffer_din_reg_0_/ENCLK (SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3_0)
                                                          0.00 # 3830338.75 f
  dut_03/re_sr_p/buffer_din_reg_31__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00 # 3830338.75 f
  data arrival time                                              3830338.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rst
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:47:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rst (input port)
  Endpoint: dut_02/clk_gate_bfly02_re_n_reg_0_/latch
            (gating element for clock fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00 #     0.00 r
  dut_02/rst (step0_2)                                    0.00 #     0.00 r
  dut_02/U2822/Z (SC7P5T_AN2X2_CSC20L)                   17.03 #    17.03 r
  dut_02/clk_gate_bfly02_re_n_reg_0_/EN (SNPS_CLOCK_GATE_HIGH_step0_2_0)
                                                          0.00      17.03 r
  dut_02/clk_gate_bfly02_re_n_reg_0_/latch/E (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00      17.03 r
  data arrival time                                                 17.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : valid
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid (input port)
  Endpoint: dut_00/SR_RE/shift_din_reg_0__0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  valid (in)                                              0.00       0.00 r
  dut_00/valid (step0_0)                                  0.00       0.00 r
  dut_00/U29/Z (SC7P5T_INVX16_CSC20L)                    12.30      12.30 f
  dut_00/U32/Z (SC7P5T_BUFX20_CSC20L)                    22.58      34.87 f
  dut_00/U81/Z (SC7P5T_NR2X1_MR_CSC20L)                  14.41      49.28 r
  dut_00/SR_RE/bfly_re[143] (shift_reg_N256_FIX9_1)       0.00      49.28 r
  dut_00/SR_RE/shift_din_reg_0__0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      49.28 r
  data arrival time                                                 49.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[143]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[143]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[143] (in)                                        0.00       0.00 f
  dut_00/din_re[143] (step0_0)                            0.00       0.00 f
  dut_00/U80/Z (SC7P5T_INVX1_CSC20L)                      9.07       9.07 r
  dut_00/U2971/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2972/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2974/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[142]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[142]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[142] (in)                                        0.00       0.00 f
  dut_00/din_re[142] (step0_0)                            0.00       0.00 f
  dut_00/U154/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2668/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2670/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2671/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2672/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3481/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3482/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3578/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[141]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[141]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[141] (in)                                        0.00       0.00 f
  dut_00/din_re[141] (step0_0)                            0.00       0.00 f
  dut_00/U199/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2328/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2329/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2330/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2667/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2672/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3481/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3482/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3578/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[140]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[140]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[140] (in)                                        0.00       0.00 f
  dut_00/din_re[140] (step0_0)                            0.00       0.00 f
  dut_00/U246/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1428/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1429/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1430/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2326/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2330/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2667/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2672/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3481/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3482/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3578/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[139]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[139]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[139] (in)                                        0.00       0.00 f
  dut_00/din_re[139] (step0_0)                            0.00       0.00 f
  dut_00/U223/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1306/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1307/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1308/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1309/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1426/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1430/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2326/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2330/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2667/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2672/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3481/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3482/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3578/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[138]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[138]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[138] (in)                                        0.00       0.00 r
  dut_00/din_re[138] (step0_0)                            0.00       0.00 r
  dut_00/U697/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1830/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1831/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1832/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1833/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1834/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2505/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2506/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2793/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2973/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2974/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[137]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[137]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[137] (in)                                        0.00       0.00 f
  dut_00/din_re[137] (step0_0)                            0.00       0.00 f
  dut_00/U51/Z (SC7P5T_INVX1_CSC20L)                     10.90      10.90 r
  dut_00/U687/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U688/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U695/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U696/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1304/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1309/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1426/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1430/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2326/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2330/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2667/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2672/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3481/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3482/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3578/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[136]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[136]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[136] (in)                                        0.00       0.00 f
  dut_00/din_re[136] (step0_0)                            0.00       0.00 f
  dut_00/U78/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U690/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1824/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1825/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1826/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1827/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1828/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1829/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1830/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1831/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1832/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1833/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1834/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2505/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2506/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2793/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2973/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2974/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[135]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[135]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[135] (in)                                        0.00       0.00 r
  dut_00/din_re[135] (step0_0)                            0.00       0.00 r
  dut_00/U691/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U692/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U694/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U695/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U696/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1304/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1309/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1426/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1430/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2326/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2330/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2667/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2672/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3481/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3482/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3578/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[134]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[134]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[134] (in)                                        0.00       0.00 f
  dut_00/din_re[134] (step0_0)                            0.00       0.00 f
  dut_00/U258/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2981/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2982/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2984/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[133]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[133]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[133] (in)                                        0.00       0.00 f
  dut_00/din_re[133] (step0_0)                            0.00       0.00 f
  dut_00/U197/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2647/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2649/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2650/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2651/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3496/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3497/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3565/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[132]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[132]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[132] (in)                                        0.00       0.00 f
  dut_00/din_re[132] (step0_0)                            0.00       0.00 f
  dut_00/U158/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2346/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2347/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2348/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2646/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2651/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3496/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3497/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3565/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[131]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[131]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[131] (in)                                        0.00       0.00 f
  dut_00/din_re[131] (step0_0)                            0.00       0.00 f
  dut_00/U102/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1458/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1459/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1460/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2344/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2348/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2646/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2651/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3496/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3497/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3565/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[130]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[130]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[130] (in)                                        0.00       0.00 f
  dut_00/din_re[130] (step0_0)                            0.00       0.00 f
  dut_00/U92/Z (SC7P5T_INVX1_CSC20L)                      9.40       9.40 r
  dut_00/U1299/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1300/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1301/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1302/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1456/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1460/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2344/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2348/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2646/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2651/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3496/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3497/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3565/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[129]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[129]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[129] (in)                                        0.00       0.00 r
  dut_00/din_re[129] (step0_0)                            0.00       0.00 r
  dut_00/U723/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1844/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1845/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1846/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1847/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1848/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2465/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2466/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2799/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2983/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2984/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[128]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[128]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[128] (in)                                        0.00       0.00 f
  dut_00/din_re[128] (step0_0)                            0.00       0.00 f
  dut_00/U540/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U713/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U714/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U721/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U722/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1297/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1302/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1456/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1460/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2344/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2348/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2646/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2651/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3496/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3497/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3565/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[127]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[127]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[127] (in)                                        0.00       0.00 f
  dut_00/din_re[127] (step0_0)                            0.00       0.00 f
  dut_00/U489/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U716/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1838/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1839/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1840/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1841/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1842/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1843/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1844/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1845/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1846/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1847/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1848/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2465/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2466/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2799/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2983/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2984/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[126]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[126]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[126] (in)                                        0.00       0.00 r
  dut_00/din_re[126] (step0_0)                            0.00       0.00 r
  dut_00/U717/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U718/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U720/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U721/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U722/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1297/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1302/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1456/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1460/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2344/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2348/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2646/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2651/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3496/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3497/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3565/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[125]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[125]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[125] (in)                                        0.00       0.00 f
  dut_00/din_re[125] (step0_0)                            0.00       0.00 f
  dut_00/U400/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2996/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2997/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2999/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[124]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[124]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[124] (in)                                        0.00       0.00 f
  dut_00/din_re[124] (step0_0)                            0.00       0.00 f
  dut_00/U360/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2598/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2600/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2601/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2602/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3505/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3506/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3563/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[123]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[123]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[123] (in)                                        0.00       0.00 f
  dut_00/din_re[123] (step0_0)                            0.00       0.00 f
  dut_00/U314/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2370/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2371/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2372/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2597/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2602/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3505/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3506/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3563/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[122]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[122]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[122] (in)                                        0.00       0.00 f
  dut_00/din_re[122] (step0_0)                            0.00       0.00 f
  dut_00/U425/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1452/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1453/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1454/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2368/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2372/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2597/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2602/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3505/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3506/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3563/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[121]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[121]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[121] (in)                                        0.00       0.00 f
  dut_00/din_re[121] (step0_0)                            0.00       0.00 f
  dut_00/U283/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1103/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1104/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1105/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1106/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1450/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1454/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2368/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2372/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2597/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2602/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3505/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3506/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3563/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[120]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[120]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[120] (in)                                        0.00       0.00 r
  dut_00/din_re[120] (step0_0)                            0.00       0.00 r
  dut_00/U879/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1774/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1775/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1776/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1777/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1778/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2405/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2406/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2823/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2998/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2999/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[119]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[119]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[119] (in)                                        0.00       0.00 f
  dut_00/din_re[119] (step0_0)                            0.00       0.00 f
  dut_00/U324/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U869/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U870/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U877/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U878/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1101/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1106/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1450/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1454/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2368/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2372/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2597/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2602/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3505/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3506/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3563/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[118]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[118]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[118] (in)                                        0.00       0.00 f
  dut_00/din_re[118] (step0_0)                            0.00       0.00 f
  dut_00/U346/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U872/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1768/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1769/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1770/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1771/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1772/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1773/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1774/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1775/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1776/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1777/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1778/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2405/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2406/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2823/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2998/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2999/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[117]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[117]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[117] (in)                                        0.00       0.00 r
  dut_00/din_re[117] (step0_0)                            0.00       0.00 r
  dut_00/U873/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U874/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U876/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U877/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U878/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1101/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1106/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1450/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1454/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2368/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2372/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2597/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2602/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3505/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3506/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3563/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[116]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[116]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[116] (in)                                        0.00       0.00 f
  dut_00/din_re[116] (step0_0)                            0.00       0.00 f
  dut_00/U386/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2856/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2857/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2859/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[115]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[115]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[115] (in)                                        0.00       0.00 f
  dut_00/din_re[115] (step0_0)                            0.00       0.00 f
  dut_00/U408/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2682/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2684/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2685/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2686/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3517/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3518/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3567/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[114]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[114]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[114] (in)                                        0.00       0.00 f
  dut_00/din_re[114] (step0_0)                            0.00       0.00 f
  dut_00/U430/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2334/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2335/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2336/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2681/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2686/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3517/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3518/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3567/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[113]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[113]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[113] (in)                                        0.00       0.00 f
  dut_00/din_re[113] (step0_0)                            0.00       0.00 f
  dut_00/U453/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1422/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1423/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1424/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2332/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2336/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2681/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2686/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3517/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3518/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3567/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[112]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[112]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[112] (in)                                        0.00       0.00 f
  dut_00/din_re[112] (step0_0)                            0.00       0.00 f
  dut_00/U474/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1096/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1097/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1098/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1099/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1420/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1424/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2332/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2336/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2681/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2686/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3517/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3518/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3567/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[111]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[111]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[111] (in)                                        0.00       0.00 r
  dut_00/din_re[111] (step0_0)                            0.00       0.00 r
  dut_00/U814/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1900/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1901/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1902/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1903/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1904/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2517/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2518/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2787/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2858/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2859/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[110]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[110]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[110] (in)                                        0.00       0.00 f
  dut_00/din_re[110] (step0_0)                            0.00       0.00 f
  dut_00/U513/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U804/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U805/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U812/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U813/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1094/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1099/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1420/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1424/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2332/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2336/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2681/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2686/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3517/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3518/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3567/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[109]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[109]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[109] (in)                                        0.00       0.00 f
  dut_00/din_re[109] (step0_0)                            0.00       0.00 f
  dut_00/U536/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U807/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1894/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1895/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1896/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1897/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1898/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1899/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1900/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1901/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1902/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1903/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1904/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2517/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2518/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2787/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2858/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2859/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[108]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[108]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[108] (in)                                        0.00       0.00 r
  dut_00/din_re[108] (step0_0)                            0.00       0.00 r
  dut_00/U808/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U809/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U811/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U812/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U813/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1094/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1099/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1420/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1424/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2332/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2336/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2681/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2686/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3517/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3518/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3567/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[107]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[107]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[107] (in)                                        0.00       0.00 f
  dut_00/din_re[107] (step0_0)                            0.00       0.00 f
  dut_00/U564/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2861/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2862/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2864/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[106]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[106]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[106] (in)                                        0.00       0.00 f
  dut_00/din_re[106] (step0_0)                            0.00       0.00 f
  dut_00/U579/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2724/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2726/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2727/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2728/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3508/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3509/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3558/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[105]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[105]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[105] (in)                                        0.00       0.00 f
  dut_00/din_re[105] (step0_0)                            0.00       0.00 f
  dut_00/U37/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U2268/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2269/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2270/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2723/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2728/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3508/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3509/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3558/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[104]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[104]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[104] (in)                                        0.00       0.00 f
  dut_00/din_re[104] (step0_0)                            0.00       0.00 f
  dut_00/U55/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U1500/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1501/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1502/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2266/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2270/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2723/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2728/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3508/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3509/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3558/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[103]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[103]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[103] (in)                                        0.00       0.00 f
  dut_00/din_re[103] (step0_0)                            0.00       0.00 f
  dut_00/U84/Z (SC7P5T_INVX1_CSC20L)                      9.40       9.40 r
  dut_00/U1292/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1293/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1294/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1295/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1498/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1502/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2266/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2270/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2723/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2728/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3508/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3509/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3558/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[102]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[102]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[102] (in)                                        0.00       0.00 r
  dut_00/din_re[102] (step0_0)                            0.00       0.00 r
  dut_00/U918/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1802/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1803/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1804/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1805/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1806/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2501/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2502/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2784/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2863/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2864/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[101]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[101]
              (input port)
  Endpoint: dut_00/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[101] (in)                                        0.00       0.00 f
  dut_00/din_re[101] (step0_0)                            0.00       0.00 f
  dut_00/U146/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U908/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U909/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U916/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U917/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1290/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1295/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1498/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1502/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2266/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2270/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2723/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2728/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3508/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3509/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3558/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[100]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[100]
              (input port)
  Endpoint: dut_00/sub_step00_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[100] (in)                                        0.00       0.00 f
  dut_00/din_re[100] (step0_0)                            0.00       0.00 f
  dut_00/U169/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U911/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1796/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1797/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1798/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1799/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1800/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1801/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1802/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1803/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1804/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1805/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1806/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2501/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2502/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2784/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2863/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2864/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[99]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[99] (input port)
  Endpoint: dut_00/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[99] (in)                                         0.00       0.00 r
  dut_00/din_re[99] (step0_0)                             0.00       0.00 r
  dut_00/U912/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U913/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U915/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U916/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U917/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1290/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1295/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1498/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1502/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2266/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2270/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2723/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2728/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3508/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3509/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3558/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[98]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[98] (input port)
  Endpoint: dut_00/sub_step00_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[98] (in)                                         0.00       0.00 f
  dut_00/din_re[98] (step0_0)                             0.00       0.00 f
  dut_00/U207/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2911/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2912/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2914/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[97]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[97] (input port)
  Endpoint: dut_00/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[97] (in)                                         0.00       0.00 f
  dut_00/din_re[97] (step0_0)                             0.00       0.00 f
  dut_00/U229/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2584/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2586/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2587/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2588/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3466/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3467/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3582/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[96]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[96] (input port)
  Endpoint: dut_00/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[96] (in)                                         0.00       0.00 f
  dut_00/din_re[96] (step0_0)                             0.00       0.00 f
  dut_00/U250/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2208/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2209/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2210/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2583/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2588/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3466/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3467/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3582/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[95]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[95] (input port)
  Endpoint: dut_00/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[95] (in)                                         0.00       0.00 f
  dut_00/din_re[95] (step0_0)                             0.00       0.00 f
  dut_00/U252/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1494/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1495/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1496/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2206/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2210/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2583/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2588/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3466/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3467/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3582/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[94]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[94] (input port)
  Endpoint: dut_00/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[94] (in)                                         0.00       0.00 f
  dut_00/din_re[94] (step0_0)                             0.00       0.00 f
  dut_00/U205/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1243/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1244/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1245/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1246/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1492/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1496/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2206/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2210/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2583/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2588/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3466/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3467/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3582/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[93]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[93] (input port)
  Endpoint: dut_00/sub_step00_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[93] (in)                                         0.00       0.00 r
  dut_00/din_re[93] (step0_0)                             0.00       0.00 r
  dut_00/U788/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1816/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1817/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1818/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1819/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1820/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2509/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2510/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2835/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2913/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2914/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[92]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[92] (input port)
  Endpoint: dut_00/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[92] (in)                                         0.00       0.00 f
  dut_00/din_re[92] (step0_0)                             0.00       0.00 f
  dut_00/U100/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U778/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U779/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U786/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U787/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1241/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1246/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1492/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1496/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2206/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2210/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2583/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2588/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3466/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3467/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3582/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[91]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[91] (input port)
  Endpoint: dut_00/sub_step00_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[91] (in)                                         0.00       0.00 f
  dut_00/din_re[91] (step0_0)                             0.00       0.00 f
  dut_00/U94/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U781/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1810/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1811/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1812/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1813/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1814/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1815/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1816/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1817/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1818/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1819/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1820/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2509/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2510/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2835/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2913/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2914/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[90]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[90] (input port)
  Endpoint: dut_00/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[90] (in)                                         0.00       0.00 r
  dut_00/din_re[90] (step0_0)                             0.00       0.00 r
  dut_00/U782/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U783/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U785/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U786/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U787/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1241/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1246/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1492/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1496/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2206/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2210/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2583/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2588/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3466/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3467/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3582/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[89]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[89] (input port)
  Endpoint: dut_00/sub_step00_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[89] (in)                                         0.00       0.00 f
  dut_00/din_re[89] (step0_0)                             0.00       0.00 f
  dut_00/U41/Z (SC7P5T_INVX1_CSC20L)                      9.07       9.07 r
  dut_00/U2986/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2987/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2989/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[88]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[88] (input port)
  Endpoint: dut_00/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[88] (in)                                         0.00       0.00 f
  dut_00/din_re[88] (step0_0)                             0.00       0.00 f
  dut_00/U90/Z (SC7P5T_INVX1_CSC20L)                      9.06       9.06 r
  dut_00/U2556/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2558/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2559/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2560/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3493/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3494/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3579/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[87]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[87] (input port)
  Endpoint: dut_00/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[87] (in)                                         0.00       0.00 f
  dut_00/din_re[87] (step0_0)                             0.00       0.00 f
  dut_00/U109/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2310/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2311/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2312/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2555/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2560/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3493/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3494/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3579/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[86]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[86] (input port)
  Endpoint: dut_00/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[86] (in)                                         0.00       0.00 f
  dut_00/din_re[86] (step0_0)                             0.00       0.00 f
  dut_00/U131/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1482/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1483/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1484/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2308/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2312/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2555/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2560/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3493/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3494/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3579/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[85]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[85] (input port)
  Endpoint: dut_00/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[85] (in)                                         0.00       0.00 f
  dut_00/din_re[85] (step0_0)                             0.00       0.00 f
  dut_00/U96/Z (SC7P5T_INVX1_CSC20L)                      9.40       9.40 r
  dut_00/U1271/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1272/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1273/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1274/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1480/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1484/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2308/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2312/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2555/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2560/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3493/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3494/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3579/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[84]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[84] (input port)
  Endpoint: dut_00/sub_step00_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[84] (in)                                         0.00       0.00 r
  dut_00/din_re[84] (step0_0)                             0.00       0.00 r
  dut_00/U801/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1872/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1873/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1874/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1875/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1876/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2433/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2434/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2820/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2988/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2989/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[83]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[83] (input port)
  Endpoint: dut_00/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[83] (in)                                         0.00       0.00 f
  dut_00/din_re[83] (step0_0)                             0.00       0.00 f
  dut_00/U139/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U791/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U792/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U799/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U800/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1269/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1274/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1480/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1484/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2308/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2312/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2555/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2560/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3493/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3494/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3579/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[82]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[82] (input port)
  Endpoint: dut_00/sub_step00_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[82] (in)                                         0.00       0.00 f
  dut_00/din_re[82] (step0_0)                             0.00       0.00 f
  dut_00/U148/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U794/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1866/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1867/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1868/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1869/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1870/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1871/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1872/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1873/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1874/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1875/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1876/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2433/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2434/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2820/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2988/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2989/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[81]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[81] (input port)
  Endpoint: dut_00/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[81] (in)                                         0.00       0.00 r
  dut_00/din_re[81] (step0_0)                             0.00       0.00 r
  dut_00/U795/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U796/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U798/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U799/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U800/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1269/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1274/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1480/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1484/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2308/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2312/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2555/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2560/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3493/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3494/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3579/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[80]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[80] (input port)
  Endpoint: dut_00/sub_step00_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[80] (in)                                         0.00       0.00 f
  dut_00/din_re[80] (step0_0)                             0.00       0.00 f
  dut_00/U184/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2966/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2967/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2969/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[79]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[79] (input port)
  Endpoint: dut_00/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[79] (in)                                         0.00       0.00 f
  dut_00/din_re[79] (step0_0)                             0.00       0.00 f
  dut_00/U190/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2689/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2691/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2692/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2693/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3514/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3515/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3571/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[78]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[78] (input port)
  Endpoint: dut_00/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[78] (in)                                         0.00       0.00 f
  dut_00/din_re[78] (step0_0)                             0.00       0.00 f
  dut_00/U217/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2316/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2317/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2318/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2688/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2693/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3514/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3515/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3571/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[77]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[77] (input port)
  Endpoint: dut_00/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[77] (in)                                         0.00       0.00 f
  dut_00/din_re[77] (step0_0)                             0.00       0.00 f
  dut_00/U235/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1434/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1435/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1436/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2314/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2318/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2688/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2693/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3514/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3515/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3571/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[76]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[76] (input port)
  Endpoint: dut_00/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[76] (in)                                         0.00       0.00 f
  dut_00/din_re[76] (step0_0)                             0.00       0.00 f
  dut_00/U244/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1264/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1265/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1266/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1267/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1432/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1436/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2314/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2318/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2688/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2693/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3514/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3515/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3571/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[75]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[75] (input port)
  Endpoint: dut_00/sub_step00_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[75] (in)                                         0.00       0.00 r
  dut_00/din_re[75] (step0_0)                             0.00       0.00 r
  dut_00/U827/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1984/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1985/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1986/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1987/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1988/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2469/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2470/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2814/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2968/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2969/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[74]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[74] (input port)
  Endpoint: dut_00/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[74] (in)                                         0.00       0.00 f
  dut_00/din_re[74] (step0_0)                             0.00       0.00 f
  dut_00/U260/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U817/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U818/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U825/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U826/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1262/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1267/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1432/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1436/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2314/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2318/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2688/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2693/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3514/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3515/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3571/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[73]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[73] (input port)
  Endpoint: dut_00/sub_step00_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[73] (in)                                         0.00       0.00 f
  dut_00/din_re[73] (step0_0)                             0.00       0.00 f
  dut_00/U254/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U820/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1978/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1979/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1980/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1981/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1982/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1983/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1984/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1985/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1986/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1987/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1988/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2469/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2470/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2814/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2968/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2969/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[72]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[72] (input port)
  Endpoint: dut_00/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[72] (in)                                         0.00       0.00 r
  dut_00/din_re[72] (step0_0)                             0.00       0.00 r
  dut_00/U821/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U822/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U824/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U825/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U826/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1262/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1267/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1432/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1436/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2314/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2318/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2688/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2693/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3514/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3515/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3571/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[71]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[71] (input port)
  Endpoint: dut_00/sub_step00_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[71] (in)                                         0.00       0.00 f
  dut_00/din_re[71] (step0_0)                             0.00       0.00 f
  dut_00/U237/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2866/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2867/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2869/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[70]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[70] (input port)
  Endpoint: dut_00/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[70] (in)                                         0.00       0.00 f
  dut_00/din_re[70] (step0_0)                             0.00       0.00 f
  dut_00/U231/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2605/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2607/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2608/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2609/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3532/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3533/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3573/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[69]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[69] (input port)
  Endpoint: dut_00/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[69] (in)                                         0.00       0.00 f
  dut_00/din_re[69] (step0_0)                             0.00       0.00 f
  dut_00/U225/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2274/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2275/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2276/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2604/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2609/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3532/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3533/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3573/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[68]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[68] (input port)
  Endpoint: dut_00/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[68] (in)                                         0.00       0.00 f
  dut_00/din_re[68] (step0_0)                             0.00       0.00 f
  dut_00/U215/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1476/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1477/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1478/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2272/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2276/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2604/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2609/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3532/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3533/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3573/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[67]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[67] (input port)
  Endpoint: dut_00/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[67] (in)                                         0.00       0.00 f
  dut_00/din_re[67] (step0_0)                             0.00       0.00 f
  dut_00/U209/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1278/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1279/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1280/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1281/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1474/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1478/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2272/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2276/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2604/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2609/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3532/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3533/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3573/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[66]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[66] (input port)
  Endpoint: dut_00/sub_step00_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[66] (in)                                         0.00       0.00 r
  dut_00/din_re[66] (step0_0)                             0.00       0.00 r
  dut_00/U840/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2012/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2013/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2014/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2015/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2016/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2445/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2446/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2796/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2868/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2869/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[65]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[65] (input port)
  Endpoint: dut_00/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[65] (in)                                         0.00       0.00 f
  dut_00/din_re[65] (step0_0)                             0.00       0.00 f
  dut_00/U193/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U830/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U831/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U838/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U839/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1276/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1281/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1474/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1478/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2272/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2276/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2604/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2609/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3532/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3533/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3573/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[64]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[64] (input port)
  Endpoint: dut_00/sub_step00_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[64] (in)                                         0.00       0.00 f
  dut_00/din_re[64] (step0_0)                             0.00       0.00 f
  dut_00/U188/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U833/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2006/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2007/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2008/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2009/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2010/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2011/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2012/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2013/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2014/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2015/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2016/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2445/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2446/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2796/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2868/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2869/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[63]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[63] (input port)
  Endpoint: dut_00/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[63] (in)                                         0.00       0.00 r
  dut_00/din_re[63] (step0_0)                             0.00       0.00 r
  dut_00/U834/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U835/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U837/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U838/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U839/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1276/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1281/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1474/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1478/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2272/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2276/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2604/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2609/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3532/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3533/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3573/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[62]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[62] (input port)
  Endpoint: dut_00/sub_step00_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[62] (in)                                         0.00       0.00 f
  dut_00/din_re[62] (step0_0)                             0.00       0.00 f
  dut_00/U177/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2891/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2892/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2894/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[61]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[61] (input port)
  Endpoint: dut_00/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[61] (in)                                         0.00       0.00 f
  dut_00/din_re[61] (step0_0)                             0.00       0.00 f
  dut_00/U171/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2696/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2698/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2699/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2700/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3544/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3545/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3585/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[60]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[60] (input port)
  Endpoint: dut_00/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[60] (in)                                         0.00       0.00 f
  dut_00/din_re[60] (step0_0)                             0.00       0.00 f
  dut_00/U164/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2304/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2305/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2306/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2695/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2700/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3544/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3545/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3585/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[59]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[59] (input port)
  Endpoint: dut_00/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[59] (in)                                         0.00       0.00 f
  dut_00/din_re[59] (step0_0)                             0.00       0.00 f
  dut_00/U156/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1464/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1465/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1466/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2302/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2306/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2695/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2700/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3544/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3545/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3585/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[58]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[58] (input port)
  Endpoint: dut_00/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[58] (in)                                         0.00       0.00 f
  dut_00/din_re[58] (step0_0)                             0.00       0.00 f
  dut_00/U150/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1236/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1237/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1238/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1239/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1462/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1466/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2302/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2306/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2695/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2700/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3544/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3545/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3585/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[57]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[57] (input port)
  Endpoint: dut_00/sub_step00_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[57] (in)                                         0.00       0.00 r
  dut_00/din_re[57] (step0_0)                             0.00       0.00 r
  dut_00/U853/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2082/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2083/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2084/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2085/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2086/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2425/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2426/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2748/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2893/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2894/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[56]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[56] (input port)
  Endpoint: dut_00/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[56] (in)                                         0.00       0.00 f
  dut_00/din_re[56] (step0_0)                             0.00       0.00 f
  dut_00/U127/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U843/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U844/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U851/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U852/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1234/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1239/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1462/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1466/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2302/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2306/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2695/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2700/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3544/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3545/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3585/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[55]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[55] (input port)
  Endpoint: dut_00/sub_step00_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[55] (in)                                         0.00       0.00 f
  dut_00/din_re[55] (step0_0)                             0.00       0.00 f
  dut_00/U123/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U846/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2076/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2077/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2078/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2079/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2080/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2081/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2082/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2083/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2084/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2085/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2086/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2425/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2426/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2748/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2893/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2894/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[54]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[54] (input port)
  Endpoint: dut_00/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[54] (in)                                         0.00       0.00 r
  dut_00/din_re[54] (step0_0)                             0.00       0.00 r
  dut_00/U847/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U848/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U850/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U851/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U852/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1234/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1239/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1462/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1466/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2302/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2306/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2695/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2700/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3544/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3545/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3585/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[53]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[53] (input port)
  Endpoint: dut_00/sub_step00_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[53] (in)                                         0.00       0.00 f
  dut_00/din_re[53] (step0_0)                             0.00       0.00 f
  dut_00/U98/Z (SC7P5T_INVX1_CSC20L)                      9.07       9.07 r
  dut_00/U2896/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2897/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2899/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[52]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[52] (input port)
  Endpoint: dut_00/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[52] (in)                                         0.00       0.00 f
  dut_00/din_re[52] (step0_0)                             0.00       0.00 f
  dut_00/U117/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2577/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2579/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2580/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2581/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3526/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3527/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3581/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[51]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[51] (input port)
  Endpoint: dut_00/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[51] (in)                                         0.00       0.00 f
  dut_00/din_re[51] (step0_0)                             0.00       0.00 f
  dut_00/U86/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U2220/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2221/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2222/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2576/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2581/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3526/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3527/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3581/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[50]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[50] (input port)
  Endpoint: dut_00/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[50] (in)                                         0.00       0.00 f
  dut_00/din_re[50] (step0_0)                             0.00       0.00 f
  dut_00/U65/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U1398/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1399/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1400/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2218/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2222/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2576/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2581/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3526/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3527/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3581/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[49]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[49] (input port)
  Endpoint: dut_00/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[49] (in)                                         0.00       0.00 f
  dut_00/din_re[49] (step0_0)                             0.00       0.00 f
  dut_00/U59/Z (SC7P5T_INVX1_CSC20L)                      9.40       9.40 r
  dut_00/U1257/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1258/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1259/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1260/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1396/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1400/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2218/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2222/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2576/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2581/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3526/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3527/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3581/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[48]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[48] (input port)
  Endpoint: dut_00/sub_step00_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[48] (in)                                         0.00       0.00 r
  dut_00/din_re[48] (step0_0)                             0.00       0.00 r
  dut_00/U866/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1970/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1971/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1972/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1973/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1974/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2461/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2462/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2778/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2898/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2899/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[47]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[47] (input port)
  Endpoint: dut_00/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[47] (in)                                         0.00       0.00 f
  dut_00/din_re[47] (step0_0)                             0.00       0.00 f
  dut_00/U73/Z (SC7P5T_INVX1_CSC20L)                     10.90      10.90 r
  dut_00/U856/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U857/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U864/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U865/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1255/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1260/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1396/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1400/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2218/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2222/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2576/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2581/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3526/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3527/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3581/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[46]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[46] (input port)
  Endpoint: dut_00/sub_step00_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[46] (in)                                         0.00       0.00 f
  dut_00/din_re[46] (step0_0)                             0.00       0.00 f
  dut_00/U57/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U859/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1964/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1965/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1966/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1967/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1968/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1969/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1970/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1971/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1972/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1973/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1974/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2461/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2462/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2778/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2898/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2899/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[45]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[45] (input port)
  Endpoint: dut_00/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[45] (in)                                         0.00       0.00 r
  dut_00/din_re[45] (step0_0)                             0.00       0.00 r
  dut_00/U860/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U861/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U863/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U864/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U865/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1255/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1260/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1396/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1400/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2218/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2222/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2576/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2581/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3526/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3527/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3581/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[44]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[44] (input port)
  Endpoint: dut_00/sub_step00_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[44] (in)                                         0.00       0.00 f
  dut_00/din_re[44] (step0_0)                             0.00       0.00 f
  dut_00/U129/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2926/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2927/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2929/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[43]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[43] (input port)
  Endpoint: dut_00/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[43] (in)                                         0.00       0.00 f
  dut_00/din_re[43] (step0_0)                             0.00       0.00 f
  dut_00/U43/Z (SC7P5T_INVX1_CSC20L)                      9.06       9.06 r
  dut_00/U2612/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2614/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2615/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2616/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3535/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3536/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3560/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[42]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[42] (input port)
  Endpoint: dut_00/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[42] (in)                                         0.00       0.00 f
  dut_00/din_re[42] (step0_0)                             0.00       0.00 f
  dut_00/U575/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2214/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2215/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2216/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2611/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2616/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3535/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3536/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3560/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[41]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[41] (input port)
  Endpoint: dut_00/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[41] (in)                                         0.00       0.00 f
  dut_00/din_re[41] (step0_0)                             0.00       0.00 f
  dut_00/U570/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1392/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1393/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1394/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2212/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2216/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2611/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2616/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3535/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3536/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3560/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[40]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[40] (input port)
  Endpoint: dut_00/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[40] (in)                                         0.00       0.00 f
  dut_00/din_re[40] (step0_0)                             0.00       0.00 f
  dut_00/U566/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1285/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1286/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1287/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1288/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1390/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1394/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2212/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2216/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2611/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2616/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3535/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3536/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3560/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[39]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[39] (input port)
  Endpoint: dut_00/sub_step00_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[39] (in)                                         0.00       0.00 r
  dut_00/din_re[39] (step0_0)                             0.00       0.00 r
  dut_00/U710/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2124/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2125/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2126/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2127/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2128/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2449/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2450/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2805/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2928/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2929/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[38]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[38] (input port)
  Endpoint: dut_00/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[38] (in)                                         0.00       0.00 f
  dut_00/din_re[38] (step0_0)                             0.00       0.00 f
  dut_00/U556/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U700/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U701/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U708/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U709/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1283/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1288/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1390/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1394/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2212/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2216/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2611/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2616/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3535/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3536/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3560/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[37]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[37] (input port)
  Endpoint: dut_00/sub_step00_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[37] (in)                                         0.00       0.00 f
  dut_00/din_re[37] (step0_0)                             0.00       0.00 f
  dut_00/U550/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U703/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2118/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2119/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2120/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2121/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2122/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2123/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2124/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2125/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2126/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2127/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2128/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2449/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2450/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2805/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2928/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2929/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[36]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[36] (input port)
  Endpoint: dut_00/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[36] (in)                                         0.00       0.00 r
  dut_00/din_re[36] (step0_0)                             0.00       0.00 r
  dut_00/U704/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U705/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U707/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U708/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U709/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1283/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1288/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1390/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1394/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2212/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2216/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2611/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2616/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3535/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3536/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3560/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[35]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[35] (input port)
  Endpoint: dut_00/sub_step00_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[35] (in)                                         0.00       0.00 f
  dut_00/din_re[35] (step0_0)                             0.00       0.00 f
  dut_00/U542/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2931/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2932/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2934/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[34]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[34] (input port)
  Endpoint: dut_00/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[34] (in)                                         0.00       0.00 f
  dut_00/din_re[34] (step0_0)                             0.00       0.00 f
  dut_00/U538/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2661/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2663/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2664/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2665/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3550/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3551/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3557/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[33]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[33] (input port)
  Endpoint: dut_00/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[33] (in)                                         0.00       0.00 f
  dut_00/din_re[33] (step0_0)                             0.00       0.00 f
  dut_00/U531/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2232/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2233/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2234/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2660/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2665/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3550/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3551/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3557/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[32]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[32] (input port)
  Endpoint: dut_00/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[32] (in)                                         0.00       0.00 f
  dut_00/din_re[32] (step0_0)                             0.00       0.00 f
  dut_00/U525/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1416/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1417/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1418/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2230/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2234/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2660/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2665/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3550/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3551/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3557/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[31]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[31] (input port)
  Endpoint: dut_00/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[31] (in)                                         0.00       0.00 f
  dut_00/din_re[31] (step0_0)                             0.00       0.00 f
  dut_00/U519/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1166/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1167/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1168/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1169/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1414/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1418/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2230/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2234/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2660/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2665/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3550/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3551/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3557/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[30]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[30] (input port)
  Endpoint: dut_00/sub_step00_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[30] (in)                                         0.00       0.00 r
  dut_00/din_re[30] (step0_0)                             0.00       0.00 r
  dut_00/U775/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2068/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2069/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2070/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2071/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2072/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2441/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2442/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2838/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2933/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2934/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[29]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[29] (input port)
  Endpoint: dut_00/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[29] (in)                                         0.00       0.00 f
  dut_00/din_re[29] (step0_0)                             0.00       0.00 f
  dut_00/U501/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U765/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U766/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U773/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U774/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1164/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1169/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1414/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1418/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2230/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2234/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2660/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2665/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3550/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3551/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3557/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[28]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[28] (input port)
  Endpoint: dut_00/sub_step00_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[28] (in)                                         0.00       0.00 f
  dut_00/din_re[28] (step0_0)                             0.00       0.00 f
  dut_00/U497/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U768/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2062/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2063/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2064/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2065/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2066/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2067/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2068/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2069/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2070/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2071/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2072/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2441/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2442/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2838/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2933/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2934/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[27]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[27] (input port)
  Endpoint: dut_00/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[27] (in)                                         0.00       0.00 r
  dut_00/din_re[27] (step0_0)                             0.00       0.00 r
  dut_00/U769/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U770/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U772/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U773/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U774/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1164/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1169/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1414/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1418/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2230/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2234/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2660/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2665/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3550/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3551/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3557/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[26]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[26] (input port)
  Endpoint: dut_00/sub_step00_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[26] (in)                                         0.00       0.00 f
  dut_00/din_re[26] (step0_0)                             0.00       0.00 f
  dut_00/U480/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2956/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2957/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2959/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[25]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[25] (input port)
  Endpoint: dut_00/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[25] (in)                                         0.00       0.00 f
  dut_00/din_re[25] (step0_0)                             0.00       0.00 f
  dut_00/U478/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2591/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2593/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2594/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2595/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3547/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3548/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3561/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[24]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[24] (input port)
  Endpoint: dut_00/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[24] (in)                                         0.00       0.00 f
  dut_00/din_re[24] (step0_0)                             0.00       0.00 f
  dut_00/U466/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2376/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2377/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2378/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2590/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2595/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3547/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3548/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3561/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[23]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[23] (input port)
  Endpoint: dut_00/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[23] (in)                                         0.00       0.00 f
  dut_00/din_re[23] (step0_0)                             0.00       0.00 f
  dut_00/U461/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1338/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1339/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1340/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2374/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2378/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2590/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2595/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3547/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3548/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3561/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[22]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[22] (input port)
  Endpoint: dut_00/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[22] (in)                                         0.00       0.00 f
  dut_00/din_re[22] (step0_0)                             0.00       0.00 f
  dut_00/U455/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1229/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1230/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1231/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1232/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1336/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1340/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2374/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2378/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2590/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2595/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3547/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3548/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3561/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[21]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[21] (input port)
  Endpoint: dut_00/sub_step00_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[21] (in)                                         0.00       0.00 r
  dut_00/din_re[21] (step0_0)                             0.00       0.00 r
  dut_00/U736/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2096/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2097/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2098/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2099/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2100/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2485/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2486/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2790/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2958/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2959/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[20]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[20] (input port)
  Endpoint: dut_00/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[20] (in)                                         0.00       0.00 f
  dut_00/din_re[20] (step0_0)                             0.00       0.00 f
  dut_00/U438/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U726/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U727/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U734/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U735/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1227/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1232/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1336/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1340/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2374/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2378/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2590/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2595/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3547/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3548/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3561/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[19]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[19] (input port)
  Endpoint: dut_00/sub_step00_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[19] (in)                                         0.00       0.00 f
  dut_00/din_re[19] (step0_0)                             0.00       0.00 f
  dut_00/U432/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U729/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2090/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2091/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2092/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2093/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2094/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2095/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2096/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2097/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2098/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2099/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2100/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2485/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2486/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2790/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2958/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2959/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[18]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[18] (input port)
  Endpoint: dut_00/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[18] (in)                                         0.00       0.00 r
  dut_00/din_re[18] (step0_0)                             0.00       0.00 r
  dut_00/U730/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U731/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U733/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U734/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U735/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1227/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1232/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1336/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1340/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2374/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2378/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2590/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2595/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3547/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3548/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3561/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[17]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[17] (input port)
  Endpoint: dut_00/sub_step00_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[17] (in)                                         0.00       0.00 f
  dut_00/din_re[17] (step0_0)                             0.00       0.00 f
  dut_00/U418/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2906/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2907/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2909/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[16]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[16] (input port)
  Endpoint: dut_00/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[16] (in)                                         0.00       0.00 f
  dut_00/din_re[16] (step0_0)                             0.00       0.00 f
  dut_00/U412/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2717/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2719/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2720/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2721/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3542/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3580/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[15]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[15] (input port)
  Endpoint: dut_00/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[15] (in)                                         0.00       0.00 f
  dut_00/din_re[15] (step0_0)                             0.00       0.00 f
  dut_00/U404/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2358/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2359/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2716/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2721/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3542/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3580/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[14]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[14] (input port)
  Endpoint: dut_00/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[14] (in)                                         0.00       0.00 f
  dut_00/din_re[14] (step0_0)                             0.00       0.00 f
  dut_00/U392/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1326/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1327/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1328/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2356/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2716/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2721/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3542/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3580/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[13]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[13] (input port)
  Endpoint: dut_00/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[13] (in)                                         0.00       0.00 f
  dut_00/din_re[13] (step0_0)                             0.00       0.00 f
  dut_00/U388/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1215/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1216/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1217/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1218/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1324/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1328/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2356/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2716/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2721/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3542/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3580/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[12]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[12] (input port)
  Endpoint: dut_00/sub_step00_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[12] (in)                                         0.00       0.00 r
  dut_00/din_re[12] (step0_0)                             0.00       0.00 r
  dut_00/U944/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2026/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2027/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2028/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2029/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2030/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2473/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2474/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2829/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2908/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2909/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[11]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[11] (input port)
  Endpoint: dut_00/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[11] (in)                                         0.00       0.00 f
  dut_00/din_re[11] (step0_0)                             0.00       0.00 f
  dut_00/U374/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U934/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U935/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U942/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U943/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1213/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1218/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1324/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1328/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2356/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2716/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2721/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3541/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3542/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3580/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[10]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[10] (input port)
  Endpoint: dut_00/sub_step00_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[10] (in)                                         0.00       0.00 f
  dut_00/din_re[10] (step0_0)                             0.00       0.00 f
  dut_00/U370/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U937/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2020/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2021/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2022/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2023/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2024/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2025/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2026/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2027/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2028/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2029/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2030/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2473/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2474/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2829/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2908/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2909/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[9]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[9] (input port)
  Endpoint: dut_00/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[9] (in)                                          0.00       0.00 r
  dut_00/din_re[9] (step0_0)                              0.00       0.00 r
  dut_00/U938/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U939/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U941/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U942/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U943/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1213/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1218/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1324/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1328/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2356/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2716/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2721/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3541/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3542/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3580/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[8]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[8] (input port)
  Endpoint: dut_00/sub_step00_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[8] (in)                                          0.00       0.00 f
  dut_00/din_re[8] (step0_0)                              0.00       0.00 f
  dut_00/U354/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2946/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2947/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2949/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[7]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[7] (input port)
  Endpoint: dut_00/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[7] (in)                                          0.00       0.00 f
  dut_00/din_re[7] (step0_0)                              0.00       0.00 f
  dut_00/U348/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2528/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2530/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2531/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2532/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3478/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3479/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3574/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[6]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[6] (input port)
  Endpoint: dut_00/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[6] (in)                                          0.00       0.00 f
  dut_00/din_re[6] (step0_0)                              0.00       0.00 f
  dut_00/U340/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2352/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2353/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2354/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2527/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2532/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3478/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3479/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3574/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[5]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[5] (input port)
  Endpoint: dut_00/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[5] (in)                                          0.00       0.00 f
  dut_00/din_re[5] (step0_0)                              0.00       0.00 f
  dut_00/U334/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1332/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1333/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1334/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2350/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2354/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2527/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2532/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3478/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3479/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3574/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[4]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[4] (input port)
  Endpoint: dut_00/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[4] (in)                                          0.00       0.00 f
  dut_00/din_re[4] (step0_0)                              0.00       0.00 f
  dut_00/U328/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1250/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1251/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1252/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1253/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1330/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1334/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2350/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2354/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2527/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2532/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3478/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3479/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3574/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[3]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[3] (input port)
  Endpoint: dut_00/sub_step00_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[3] (in)                                          0.00       0.00 r
  dut_00/din_re[3] (step0_0)                              0.00       0.00 r
  dut_00/U762/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2180/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2181/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2182/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2183/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2184/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2489/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2490/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2832/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2948/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2949/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[2]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[2] (input port)
  Endpoint: dut_00/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[2] (in)                                          0.00       0.00 f
  dut_00/din_re[2] (step0_0)                              0.00       0.00 f
  dut_00/U312/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U752/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U753/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U760/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U761/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1248/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1253/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1330/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1334/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2350/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2354/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2527/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2532/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3478/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3479/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3574/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[1]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[1] (input port)
  Endpoint: dut_00/sub_step00_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[1] (in)                                          0.00       0.00 f
  dut_00/din_re[1] (step0_0)                              0.00       0.00 f
  dut_00/U306/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U755/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2174/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2175/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2176/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2177/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2178/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2179/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2180/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2181/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2182/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2183/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2184/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2489/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2490/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2832/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2948/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2949/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[0]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[0] (input port)
  Endpoint: dut_00/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[0] (in)                                          0.00       0.00 r
  dut_00/din_re[0] (step0_0)                              0.00       0.00 r
  dut_00/U756/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U757/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U759/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U760/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U761/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1248/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1253/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1330/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1334/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2350/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2354/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2527/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2532/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3478/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3479/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3574/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[143]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[143]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[143] (in)                                        0.00       0.00 f
  dut_00/din_im[143] (step0_0)                            0.00       0.00 f
  dut_00/U289/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2846/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2847/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2849/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[142]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[142]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[142] (in)                                        0.00       0.00 f
  dut_00/din_im[142] (step0_0)                            0.00       0.00 f
  dut_00/U287/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2654/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2656/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2657/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2658/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3511/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3512/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3570/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[141]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[141]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[141] (in)                                        0.00       0.00 f
  dut_00/din_im[141] (step0_0)                            0.00       0.00 f
  dut_00/U277/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2250/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2251/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2252/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2653/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2658/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3511/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3512/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3570/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[140]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[140]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[140] (in)                                        0.00       0.00 f
  dut_00/din_im[140] (step0_0)                            0.00       0.00 f
  dut_00/U271/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1386/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1387/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1388/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2248/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2252/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2653/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2658/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3511/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3512/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3570/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[139]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[139]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[139] (in)                                        0.00       0.00 f
  dut_00/din_im[139] (step0_0)                            0.00       0.00 f
  dut_00/U141/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1124/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1125/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1126/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1127/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1384/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1388/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2248/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2252/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2653/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2658/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3511/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3512/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3570/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[138]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[138]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[138] (in)                                        0.00       0.00 r
  dut_00/din_im[138] (step0_0)                            0.00       0.00 r
  dut_00/U892/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2194/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2195/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2196/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2197/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2198/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2397/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2398/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2754/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2848/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2849/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[137]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[137]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[137] (in)                                        0.00       0.00 f
  dut_00/din_im[137] (step0_0)                            0.00       0.00 f
  dut_00/U295/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U882/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U883/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U890/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U891/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1122/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1127/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1384/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1388/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2248/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2252/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2653/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2658/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3511/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3512/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3570/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[136]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[136]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[136] (in)                                        0.00       0.00 f
  dut_00/din_im[136] (step0_0)                            0.00       0.00 f
  dut_00/U310/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U885/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2188/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2189/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2190/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2191/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2192/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2193/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2194/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2195/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2196/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2197/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2198/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2397/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2398/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2754/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2848/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2849/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[135]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[135]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[135] (in)                                        0.00       0.00 r
  dut_00/din_im[135] (step0_0)                            0.00       0.00 r
  dut_00/U886/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U887/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U889/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U890/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U891/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1122/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1127/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1384/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1388/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2248/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2252/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2653/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2658/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3511/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3512/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3570/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[134]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[134]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[134] (in)                                        0.00       0.00 f
  dut_00/din_im[134] (step0_0)                            0.00       0.00 f
  dut_00/U338/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2876/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2877/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2879/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[133]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[133]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[133] (in)                                        0.00       0.00 f
  dut_00/din_im[133] (step0_0)                            0.00       0.00 f
  dut_00/U352/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2633/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2635/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2636/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2637/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3529/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3530/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3583/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[132]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[132]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[132] (in)                                        0.00       0.00 f
  dut_00/din_im[132] (step0_0)                            0.00       0.00 f
  dut_00/U365/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2262/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2263/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2264/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2632/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2637/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3529/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3530/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3583/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[131]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[131]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[131] (in)                                        0.00       0.00 f
  dut_00/din_im[131] (step0_0)                            0.00       0.00 f
  dut_00/U384/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1374/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1375/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1376/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2260/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2264/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2632/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2637/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3529/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3530/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3583/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[130]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[130]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[130] (in)                                        0.00       0.00 f
  dut_00/din_im[130] (step0_0)                            0.00       0.00 f
  dut_00/U398/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1117/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1118/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1119/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1120/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1372/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1376/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2260/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2264/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2632/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2637/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3529/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3530/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3583/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[129]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[129]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[129] (in)                                        0.00       0.00 r
  dut_00/din_im[129] (step0_0)                            0.00       0.00 r
  dut_00/U905/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1942/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1943/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1944/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1945/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1946/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2409/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2410/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2772/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2878/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2879/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[128]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[128]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[128] (in)                                        0.00       0.00 f
  dut_00/din_im[128] (step0_0)                            0.00       0.00 f
  dut_00/U428/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U895/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U896/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U903/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U904/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1115/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1120/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1372/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1376/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2260/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2264/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2632/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2637/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3529/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3530/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3583/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[127]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[127]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[127] (in)                                        0.00       0.00 f
  dut_00/din_im[127] (step0_0)                            0.00       0.00 f
  dut_00/U442/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U898/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1936/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1937/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1938/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1939/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1940/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1941/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1942/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1943/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1944/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1945/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1946/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2409/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2410/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2772/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2878/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2879/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[126]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[126]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[126] (in)                                        0.00       0.00 r
  dut_00/din_im[126] (step0_0)                            0.00       0.00 r
  dut_00/U899/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U900/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U902/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U903/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U904/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1115/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1120/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1372/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1376/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2260/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2264/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2632/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2637/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3529/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3530/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3583/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[125]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[125]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[125] (in)                                        0.00       0.00 f
  dut_00/din_im[125] (step0_0)                            0.00       0.00 f
  dut_00/U472/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2851/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2852/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2854/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[124]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[124]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[124] (in)                                        0.00       0.00 f
  dut_00/din_im[124] (step0_0)                            0.00       0.00 f
  dut_00/U487/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2703/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2705/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2706/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2707/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3538/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3539/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3559/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[123]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[123]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[123] (in)                                        0.00       0.00 f
  dut_00/din_im[123] (step0_0)                            0.00       0.00 f
  dut_00/U505/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2364/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2365/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2366/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2702/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2707/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3538/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3539/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3559/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[122]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[122]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[122] (in)                                        0.00       0.00 f
  dut_00/din_im[122] (step0_0)                            0.00       0.00 f
  dut_00/U517/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1380/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1381/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1382/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2362/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2366/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2702/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2707/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3538/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3539/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3559/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[121]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[121]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[121] (in)                                        0.00       0.00 f
  dut_00/din_im[121] (step0_0)                            0.00       0.00 f
  dut_00/U529/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1131/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1132/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1133/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1134/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1378/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1382/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2362/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2366/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2702/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2707/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3538/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3539/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3559/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[120]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[120]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[120] (in)                                        0.00       0.00 r
  dut_00/din_im[120] (step0_0)                            0.00       0.00 r
  dut_00/U931/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1956/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1957/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1958/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1959/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1960/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2497/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2498/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2760/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2853/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2854/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[119]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[119]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[119] (in)                                        0.00       0.00 f
  dut_00/din_im[119] (step0_0)                            0.00       0.00 f
  dut_00/U554/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U921/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U922/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U929/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U930/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1129/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1134/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1378/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1382/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2362/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2366/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2702/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2707/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3538/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3539/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3559/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[118]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[118]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[118] (in)                                        0.00       0.00 f
  dut_00/din_im[118] (step0_0)                            0.00       0.00 f
  dut_00/U562/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U924/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1950/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1951/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1952/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1953/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1954/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1955/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1956/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1957/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1958/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1959/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1960/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2497/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2498/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2760/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2853/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2854/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[117]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[117]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[117] (in)                                        0.00       0.00 r
  dut_00/din_im[117] (step0_0)                            0.00       0.00 r
  dut_00/U925/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U926/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U928/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U929/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U930/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1129/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1134/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1378/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1382/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2362/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2366/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2702/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2707/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3538/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3539/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3559/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[116]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[116]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[116] (in)                                        0.00       0.00 f
  dut_00/din_im[116] (step0_0)                            0.00       0.00 f
  dut_00/U69/Z (SC7P5T_INVX1_CSC20L)                      9.07       9.07 r
  dut_00/U2881/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2882/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2884/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[115]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[115]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[115] (in)                                        0.00       0.00 f
  dut_00/din_im[115] (step0_0)                            0.00       0.00 f
  dut_00/U39/Z (SC7P5T_INVX1_CSC20L)                      9.06       9.06 r
  dut_00/U2563/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2565/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2566/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2567/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3487/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3488/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3566/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[114]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[114]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[114] (in)                                        0.00       0.00 f
  dut_00/din_im[114] (step0_0)                            0.00       0.00 f
  dut_00/U45/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U2226/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2227/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2228/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2562/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2567/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3487/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3488/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3566/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[113]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[113]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[113] (in)                                        0.00       0.00 f
  dut_00/din_im[113] (step0_0)                            0.00       0.00 f
  dut_00/U71/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U1404/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1405/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1406/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2224/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2228/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2562/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2567/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3487/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3488/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3566/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[112]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[112]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[112] (in)                                        0.00       0.00 f
  dut_00/din_im[112] (step0_0)                            0.00       0.00 f
  dut_00/U82/Z (SC7P5T_INVX1_CSC20L)                      9.40       9.40 r
  dut_00/U1222/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1223/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1224/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1225/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1402/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1406/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2224/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2228/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2562/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2567/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3487/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3488/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3566/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[111]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[111]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[111] (in)                                        0.00       0.00 r
  dut_00/din_im[111] (step0_0)                            0.00       0.00 r
  dut_00/U1087/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U2110/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2111/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2112/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2113/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2114/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2477/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2478/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2757/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2883/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2884/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[110]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[110]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[110] (in)                                        0.00       0.00 f
  dut_00/din_im[110] (step0_0)                            0.00       0.00 f
  dut_00/U133/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U1077/Z (SC7P5T_OAI22X1_CSC20L)                 21.23      32.13 f
  dut_00/U1078/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1085/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1086/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1220/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1225/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1402/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1406/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2224/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2228/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2562/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2567/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3487/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3488/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3566/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[109]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[109]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[109] (in)                                        0.00       0.00 f
  dut_00/din_im[109] (step0_0)                            0.00       0.00 f
  dut_00/U152/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1080/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U2104/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2105/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2106/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2107/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2108/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2109/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2110/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2111/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2112/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2113/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2114/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2477/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2478/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2757/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2883/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2884/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[108]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[108]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[108] (in)                                        0.00       0.00 r
  dut_00/din_im[108] (step0_0)                            0.00       0.00 r
  dut_00/U1081/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1082/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1084/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1085/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1086/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1220/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1225/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1402/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1406/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2224/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2228/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2562/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2567/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3487/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3488/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3566/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[107]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[107]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[107] (in)                                        0.00       0.00 f
  dut_00/din_im[107] (step0_0)                            0.00       0.00 f
  dut_00/U181/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2886/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2887/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2889/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[106]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[106]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[106] (in)                                        0.00       0.00 f
  dut_00/din_im[106] (step0_0)                            0.00       0.00 f
  dut_00/U195/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2549/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2551/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2552/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2553/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3469/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3470/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3575/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[105]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[105]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[105] (in)                                        0.00       0.00 f
  dut_00/din_im[105] (step0_0)                            0.00       0.00 f
  dut_00/U213/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2202/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2203/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2204/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2548/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2553/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3469/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3470/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3575/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[104]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[104]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[104] (in)                                        0.00       0.00 f
  dut_00/din_im[104] (step0_0)                            0.00       0.00 f
  dut_00/U233/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1350/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1351/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1352/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2200/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2204/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2548/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2553/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3469/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3470/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3575/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[103]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[103]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[103] (in)                                        0.00       0.00 f
  dut_00/din_im[103] (step0_0)                            0.00       0.00 f
  dut_00/U241/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1145/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1146/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1147/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1148/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1348/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1352/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2200/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2204/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2548/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2553/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3469/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3470/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3575/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[102]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[102]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[102] (in)                                        0.00       0.00 r
  dut_00/din_im[102] (step0_0)                            0.00       0.00 r
  dut_00/U1061/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U2054/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2055/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2056/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2057/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2058/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2493/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2494/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2826/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2888/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2889/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[101]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[101]
              (input port)
  Endpoint: dut_00/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[101] (in)                                        0.00       0.00 f
  dut_00/din_im[101] (step0_0)                            0.00       0.00 f
  dut_00/U227/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U1051/Z (SC7P5T_OAI22X1_CSC20L)                 21.23      32.13 f
  dut_00/U1052/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1059/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1060/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1143/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1148/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1348/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1352/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2200/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2204/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2548/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2553/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3469/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3470/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3575/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[100]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[100]
              (input port)
  Endpoint: dut_00/sub_step00_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[100] (in)                                        0.00       0.00 f
  dut_00/din_im[100] (step0_0)                            0.00       0.00 f
  dut_00/U186/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1054/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U2048/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2049/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2050/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2051/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2052/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2053/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2054/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2055/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2056/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2057/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2058/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2493/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2494/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2826/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2888/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2889/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[99]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[99] (input port)
  Endpoint: dut_00/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[99] (in)                                         0.00       0.00 r
  dut_00/din_im[99] (step0_0)                             0.00       0.00 r
  dut_00/U1055/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1056/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1058/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1059/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1060/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1143/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1148/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1348/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1352/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2200/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2204/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2548/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2553/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3469/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3470/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3575/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[98]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[98] (input port)
  Endpoint: dut_00/sub_step00_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[98] (in)                                         0.00       0.00 f
  dut_00/din_im[98] (step0_0)                             0.00       0.00 f
  dut_00/U113/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2901/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2902/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2904/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[97]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[97] (input port)
  Endpoint: dut_00/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[97] (in)                                         0.00       0.00 f
  dut_00/din_im[97] (step0_0)                             0.00       0.00 f
  dut_00/U104/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2542/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2544/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2545/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2546/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3490/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3491/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3572/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[96]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[96] (input port)
  Endpoint: dut_00/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[96] (in)                                         0.00       0.00 f
  dut_00/din_im[96] (step0_0)                             0.00       0.00 f
  dut_00/U266/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2256/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2257/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2258/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2546/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3490/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3491/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3572/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[95]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[95] (input port)
  Endpoint: dut_00/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[95] (in)                                         0.00       0.00 f
  dut_00/din_im[95] (step0_0)                             0.00       0.00 f
  dut_00/U67/Z (SC7P5T_INVX1_CSC20L)                      7.11       7.11 r
  dut_00/U1320/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1321/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1322/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2254/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2258/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2546/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3490/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3491/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3572/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[94]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[94] (input port)
  Endpoint: dut_00/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[94] (in)                                         0.00       0.00 f
  dut_00/din_im[94] (step0_0)                             0.00       0.00 f
  dut_00/U106/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1152/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1153/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1154/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1155/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1318/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1322/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2254/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2258/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2541/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2546/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3490/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3491/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3572/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[93]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[93] (input port)
  Endpoint: dut_00/sub_step00_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[93] (in)                                         0.00       0.00 r
  dut_00/din_im[93] (step0_0)                             0.00       0.00 r
  dut_00/U1074/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U1914/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1915/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1916/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1917/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1918/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2429/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2430/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2811/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2903/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2904/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[92]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[92] (input port)
  Endpoint: dut_00/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[92] (in)                                         0.00       0.00 f
  dut_00/din_im[92] (step0_0)                             0.00       0.00 f
  dut_00/U125/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U1064/Z (SC7P5T_OAI22X1_CSC20L)                 21.23      32.13 f
  dut_00/U1065/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1072/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1073/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1150/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1155/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1318/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1322/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2254/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2258/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2541/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2546/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3490/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3491/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3572/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[91]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[91] (input port)
  Endpoint: dut_00/sub_step00_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[91] (in)                                         0.00       0.00 f
  dut_00/din_im[91] (step0_0)                             0.00       0.00 f
  dut_00/U143/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1067/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U1908/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1909/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1910/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1911/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1912/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1913/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1914/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1915/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1916/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1917/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1918/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2429/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2430/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2811/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2903/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2904/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[90]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[90] (input port)
  Endpoint: dut_00/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[90] (in)                                         0.00       0.00 r
  dut_00/din_im[90] (step0_0)                             0.00       0.00 r
  dut_00/U1068/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1069/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1071/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1072/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1073/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1150/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1155/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1318/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1322/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2254/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2258/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2541/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2546/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3490/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3491/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3572/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[89]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[89] (input port)
  Endpoint: dut_00/sub_step00_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[89] (in)                                         0.00       0.00 f
  dut_00/din_im[89] (step0_0)                             0.00       0.00 f
  dut_00/U203/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2916/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2917/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2919/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[88]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[88] (input port)
  Endpoint: dut_00/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[88] (in)                                         0.00       0.00 f
  dut_00/din_im[88] (step0_0)                             0.00       0.00 f
  dut_00/U219/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2731/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2733/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2734/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2735/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3472/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3473/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3562/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[87]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[87] (input port)
  Endpoint: dut_00/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[87] (in)                                         0.00       0.00 f
  dut_00/din_im[87] (step0_0)                             0.00       0.00 f
  dut_00/U256/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2286/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2287/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2288/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2730/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2735/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3472/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3473/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3562/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[86]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[86] (input port)
  Endpoint: dut_00/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[86] (in)                                         0.00       0.00 f
  dut_00/din_im[86] (step0_0)                             0.00       0.00 f
  dut_00/U262/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1368/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1369/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1370/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2284/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2288/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2730/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2735/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3472/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3473/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3562/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[85]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[85] (input port)
  Endpoint: dut_00/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[85] (in)                                         0.00       0.00 f
  dut_00/din_im[85] (step0_0)                             0.00       0.00 f
  dut_00/U248/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1159/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1160/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1161/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1162/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1366/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1370/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2284/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2288/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2730/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2735/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3472/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3473/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3562/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[84]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[84] (input port)
  Endpoint: dut_00/sub_step00_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[84] (in)                                         0.00       0.00 r
  dut_00/din_im[84] (step0_0)                             0.00       0.00 r
  dut_00/U1048/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U1886/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1887/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1888/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1889/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1890/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2417/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2418/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2802/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2918/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2919/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[83]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[83] (input port)
  Endpoint: dut_00/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[83] (in)                                         0.00       0.00 f
  dut_00/din_im[83] (step0_0)                             0.00       0.00 f
  dut_00/U221/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U1038/Z (SC7P5T_OAI22X1_CSC20L)                 21.23      32.13 f
  dut_00/U1039/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1046/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1047/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1157/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1162/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1366/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1370/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2284/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2288/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2730/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2735/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3472/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3473/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3562/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[82]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[82] (input port)
  Endpoint: dut_00/sub_step00_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[82] (in)                                         0.00       0.00 f
  dut_00/din_im[82] (step0_0)                             0.00       0.00 f
  dut_00/U211/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1041/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U1880/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1881/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1882/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1883/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1884/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1885/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1886/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1887/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1888/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1889/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1890/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2417/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2418/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2802/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2918/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2919/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[81]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[81] (input port)
  Endpoint: dut_00/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[81] (in)                                         0.00       0.00 r
  dut_00/din_im[81] (step0_0)                             0.00       0.00 r
  dut_00/U1042/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1043/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1045/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1046/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1047/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1157/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1162/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1366/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1370/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2284/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2288/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2730/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2735/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3472/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3473/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3562/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[80]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[80] (input port)
  Endpoint: dut_00/sub_step00_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[80] (in)                                         0.00       0.00 f
  dut_00/din_im[80] (step0_0)                             0.00       0.00 f
  dut_00/U175/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2841/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2842/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2844/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[79]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[79] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[79] (in)                                         0.00       0.00 f
  dut_00/din_im[79] (step0_0)                             0.00       0.00 f
  dut_00/U160/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2739/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2741/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2744/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[78]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[78] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[78] (in)                                         0.00       0.00 f
  dut_00/din_im[78] (step0_0)                             0.00       0.00 f
  dut_00/U135/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2389/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2393/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2394/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2743/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[77]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[77] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[77] (in)                                         0.00       0.00 f
  dut_00/din_im[77] (step0_0)                             0.00       0.00 f
  dut_00/U111/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1747/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1763/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1764/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2392/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2394/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2743/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[76]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[76] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[76] (in)                                         0.00       0.00 f
  dut_00/din_im[76] (step0_0)                             0.00       0.00 f
  dut_00/U88/Z (SC7P5T_INVX1_CSC20L)                      9.40       9.40 r
  dut_00/U1312/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1313/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1314/Z (SC7P5T_INVX1_CSC20L)                   14.88      56.41 r
  dut_00/U1316/Z (SC7P5T_NR2X1_MR_CSC20L)                11.52      67.92 f
  dut_00/U1762/Z (SC7P5T_AOI21X1_MR_CSC20L)              17.98      85.90 r
  dut_00/U1764/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      99.94 f
  dut_00/U2392/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     117.95 r
  dut_00/U2394/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     131.99 f
  dut_00/U2743/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.00 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.04 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.30 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     194.90 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     215.79 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.79 r
  data arrival time                                                215.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[75]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[75] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[75] (in)                                         0.00       0.00 r
  dut_00/din_im[75] (step0_0)                             0.00       0.00 r
  dut_00/U1091/Z (SC7P5T_OA22IA1A2X1_CSC20L)             30.14      30.14 r
  dut_00/U1092/Z (SC7P5T_ND2X1_MR_CSC20L)                20.56      50.71 f
  dut_00/U1315/Z (SC7P5T_OAI21X1_CSC20L)                 14.97      65.67 r
  dut_00/U1316/Z (SC7P5T_NR2X1_MR_CSC20L)                13.90      79.57 f
  dut_00/U1762/Z (SC7P5T_AOI21X1_MR_CSC20L)              17.98      97.55 r
  dut_00/U1764/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     111.58 f
  dut_00/U2392/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     129.59 r
  dut_00/U2394/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     143.63 f
  dut_00/U2743/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     161.64 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     175.68 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     193.94 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     206.54 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     227.43 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     227.43 r
  data arrival time                                                227.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[74]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[74] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[74] (in)                                         0.00       0.00 r
  dut_00/din_im[74] (step0_0)                             0.00       0.00 r
  dut_00/U683/Z (SC7P5T_OA22IA1A2X1_CSC20L)              30.26      30.26 r
  dut_00/U684/Z (SC7P5T_ND2X1_MR_CSC20L)                 20.77      51.03 f
  dut_00/U1090/Z (SC7P5T_OAI21X1_CSC20L)                 14.73      65.76 r
  dut_00/U1092/Z (SC7P5T_ND2X1_MR_CSC20L)                18.07      83.83 f
  dut_00/U1315/Z (SC7P5T_OAI21X1_CSC20L)                 14.97      98.80 r
  dut_00/U1316/Z (SC7P5T_NR2X1_MR_CSC20L)                13.90     112.69 f
  dut_00/U1762/Z (SC7P5T_AOI21X1_MR_CSC20L)              17.98     130.67 r
  dut_00/U1764/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     144.71 f
  dut_00/U2392/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     162.72 r
  dut_00/U2394/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     176.76 f
  dut_00/U2743/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     194.77 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     208.81 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     227.07 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     239.66 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     260.56 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     260.56 r
  data arrival time                                                260.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[73]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[73] (input port)
  Endpoint: dut_00/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[73] (in)                                         0.00       0.00 f
  dut_00/din_im[73] (step0_0)                             0.00       0.00 f
  dut_00/U49/Z (SC7P5T_INVX1_CSC20L)                     10.92      10.92 r
  dut_00/U678/Z (SC7P5T_OA22IA1A2X1_CSC20L)              35.81      46.73 r
  dut_00/U680/Z (SC7P5T_NR2X1_MR_CSC20L)                 16.28      63.01 f
  dut_00/U682/Z (SC7P5T_AOI21X1_MR_CSC20L)               18.99      82.00 r
  dut_00/U684/Z (SC7P5T_ND2X1_MR_CSC20L)                 17.86      99.86 f
  dut_00/U1090/Z (SC7P5T_OAI21X1_CSC20L)                 14.73     114.58 r
  dut_00/U1092/Z (SC7P5T_ND2X1_MR_CSC20L)                18.07     132.65 f
  dut_00/U1315/Z (SC7P5T_OAI21X1_CSC20L)                 14.97     147.62 r
  dut_00/U1316/Z (SC7P5T_NR2X1_MR_CSC20L)                13.90     161.52 f
  dut_00/U1762/Z (SC7P5T_AOI21X1_MR_CSC20L)              17.98     179.49 r
  dut_00/U1764/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     193.53 f
  dut_00/U2392/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     211.54 r
  dut_00/U2394/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     225.58 f
  dut_00/U2743/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     243.59 r
  dut_00/U2745/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     257.63 f
  dut_00/U3619/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     275.89 r
  dut_00/U3620/Z (SC7P5T_INVX1_CSC20L)                   12.60     288.49 f
  dut_00/U3621/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     309.38 r
  dut_00/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     309.38 r
  data arrival time                                                309.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[72]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[72] (input port)
  Endpoint: dut_00/sub_step00_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[72] (in)                                         0.00       0.00 r
  dut_00/din_im[72] (step0_0)                             0.00       0.00 r
  dut_00/U577/Z (SC7P5T_INVX1_CSC20L)                     7.04       7.04 f
  dut_00/U582/Z (SC7P5T_NR2X1_MR_CSC20L)                 15.14      22.18 r
  dut_00/U583/Z (SC7P5T_INVX1_CSC20L)                    13.28      35.46 f
  dut_00/U1752/Z (SC7P5T_NR2X1_MR_CSC20L)                13.88      49.34 r
  dut_00/U1753/Z (SC7P5T_NR2X1_MR_CSC20L)                10.82      60.16 f
  dut_00/U1754/Z (SC7P5T_NR2X1_MR_CSC20L)                15.67      75.82 r
  dut_00/U1755/Z (SC7P5T_NR2X1_MR_CSC20L)                13.78      89.61 f
  dut_00/U1756/Z (SC7P5T_NR2X1_MR_CSC20L)                16.28     105.89 r
  dut_00/U1757/Z (SC7P5T_NR2X1_MR_CSC20L)                13.46     119.35 f
  dut_00/U1758/Z (SC7P5T_INVX1_CSC20L)                   10.97     130.32 r
  dut_00/U1759/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     156.38 r
  dut_00/U1760/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     168.28 f
  dut_00/U2387/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     185.76 r
  dut_00/U2390/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     198.16 f
  dut_00/U2738/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     218.70 r
  dut_00/U2843/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     242.37 f
  dut_00/U2844/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     270.06 f
  dut_00/sub_step00_im_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     270.06 f
  data arrival time                                                270.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[71]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[71] (input port)
  Endpoint: dut_00/sub_step00_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[71] (in)                                         0.00       0.00 f
  dut_00/din_im[71] (step0_0)                             0.00       0.00 f
  dut_00/U572/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2951/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2952/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2954/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[70]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[70] (input port)
  Endpoint: dut_00/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[70] (in)                                         0.00       0.00 f
  dut_00/din_im[70] (step0_0)                             0.00       0.00 f
  dut_00/U558/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2521/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2523/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2524/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2525/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3475/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3476/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3577/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[69]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[69] (input port)
  Endpoint: dut_00/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[69] (in)                                         0.00       0.00 f
  dut_00/din_im[69] (step0_0)                             0.00       0.00 f
  dut_00/U552/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2322/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2323/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2324/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2525/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3475/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3476/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3577/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[68]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[68] (input port)
  Endpoint: dut_00/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[68] (in)                                         0.00       0.00 f
  dut_00/din_im[68] (step0_0)                             0.00       0.00 f
  dut_00/U544/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1356/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1357/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1358/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2320/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2324/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2525/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3475/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3476/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3577/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[67]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[67] (input port)
  Endpoint: dut_00/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[67] (in)                                         0.00       0.00 f
  dut_00/din_im[67] (step0_0)                             0.00       0.00 f
  dut_00/U533/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1173/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1174/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1175/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1176/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1354/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1358/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2320/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2324/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2525/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3475/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3476/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3577/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[66]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[66] (input port)
  Endpoint: dut_00/sub_step00_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[66] (in)                                         0.00       0.00 r
  dut_00/din_im[66] (step0_0)                             0.00       0.00 r
  dut_00/U1022/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U2152/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2153/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2154/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2155/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2156/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2421/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2422/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2781/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2953/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2954/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[65]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[65] (input port)
  Endpoint: dut_00/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[65] (in)                                         0.00       0.00 f
  dut_00/din_im[65] (step0_0)                             0.00       0.00 f
  dut_00/U507/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U1012/Z (SC7P5T_OAI22X1_CSC20L)                 21.23      32.13 f
  dut_00/U1013/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1020/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1021/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1171/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1176/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1354/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1358/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2320/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2324/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2520/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2525/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3475/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3476/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3577/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[64]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[64] (input port)
  Endpoint: dut_00/sub_step00_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[64] (in)                                         0.00       0.00 f
  dut_00/din_im[64] (step0_0)                             0.00       0.00 f
  dut_00/U493/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1015/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U2146/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2147/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2148/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2149/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2150/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2151/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2152/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2153/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2154/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2155/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2156/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2421/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2422/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2781/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2953/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2954/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[63]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[63] (input port)
  Endpoint: dut_00/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[63] (in)                                         0.00       0.00 r
  dut_00/din_im[63] (step0_0)                             0.00       0.00 r
  dut_00/U1016/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1017/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1019/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1020/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1021/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1171/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1176/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1354/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1358/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2320/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2324/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2520/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2525/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3475/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3476/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3577/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[62]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[62] (input port)
  Endpoint: dut_00/sub_step00_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[62] (in)                                         0.00       0.00 f
  dut_00/din_im[62] (step0_0)                             0.00       0.00 f
  dut_00/U470/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2976/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2977/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2979/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[61]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[61] (input port)
  Endpoint: dut_00/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[61] (in)                                         0.00       0.00 f
  dut_00/din_im[61] (step0_0)                             0.00       0.00 f
  dut_00/U459/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2619/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2621/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2622/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2623/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3502/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3503/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3576/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[60]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[60] (input port)
  Endpoint: dut_00/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[60] (in)                                         0.00       0.00 f
  dut_00/din_im[60] (step0_0)                             0.00       0.00 f
  dut_00/U444/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2238/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2239/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2240/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2618/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2623/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3502/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3503/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3576/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[59]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[59] (input port)
  Endpoint: dut_00/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[59] (in)                                         0.00       0.00 f
  dut_00/din_im[59] (step0_0)                             0.00       0.00 f
  dut_00/U436/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1470/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1471/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1472/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2236/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2240/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2618/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2623/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3502/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3503/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3576/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[58]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[58] (input port)
  Endpoint: dut_00/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[58] (in)                                         0.00       0.00 f
  dut_00/din_im[58] (step0_0)                             0.00       0.00 f
  dut_00/U420/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1138/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1139/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1140/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1141/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1468/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1472/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2236/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2240/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2618/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2623/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3502/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3503/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3576/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[57]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[57] (input port)
  Endpoint: dut_00/sub_step00_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[57] (in)                                         0.00       0.00 r
  dut_00/din_im[57] (step0_0)                             0.00       0.00 r
  dut_00/U970/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1928/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1929/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1930/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1931/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1932/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2457/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2458/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2817/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2978/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2979/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[56]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[56] (input port)
  Endpoint: dut_00/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[56] (in)                                         0.00       0.00 f
  dut_00/din_im[56] (step0_0)                             0.00       0.00 f
  dut_00/U394/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U960/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U961/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U968/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U969/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1136/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1141/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1468/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1472/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2236/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2240/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2618/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2623/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3502/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3503/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3576/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[55]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[55] (input port)
  Endpoint: dut_00/sub_step00_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[55] (in)                                         0.00       0.00 f
  dut_00/din_im[55] (step0_0)                             0.00       0.00 f
  dut_00/U378/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U963/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1922/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1923/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1924/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1925/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1926/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1927/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1928/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1929/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1930/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1931/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1932/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2457/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2458/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2817/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2978/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2979/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[54]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[54] (input port)
  Endpoint: dut_00/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[54] (in)                                         0.00       0.00 r
  dut_00/din_im[54] (step0_0)                             0.00       0.00 r
  dut_00/U964/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U965/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U967/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U968/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U969/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1136/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1141/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1468/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1472/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2236/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2240/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2618/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2623/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3502/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3503/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3576/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[53]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[53] (input port)
  Endpoint: dut_00/sub_step00_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[53] (in)                                         0.00       0.00 f
  dut_00/din_im[53] (step0_0)                             0.00       0.00 f
  dut_00/U358/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2961/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2962/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2964/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[52]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[52] (input port)
  Endpoint: dut_00/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[52] (in)                                         0.00       0.00 f
  dut_00/din_im[52] (step0_0)                             0.00       0.00 f
  dut_00/U342/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2535/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2537/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2538/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2539/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3523/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3524/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3568/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[51]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[51] (input port)
  Endpoint: dut_00/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[51] (in)                                         0.00       0.00 f
  dut_00/din_im[51] (step0_0)                             0.00       0.00 f
  dut_00/U330/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2340/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2341/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2342/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2534/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2539/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3523/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3524/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3568/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[50]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[50] (input port)
  Endpoint: dut_00/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[50] (in)                                         0.00       0.00 f
  dut_00/din_im[50] (step0_0)                             0.00       0.00 f
  dut_00/U318/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1440/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1441/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1442/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2338/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2342/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2534/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2539/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3523/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3524/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3568/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[49]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[49] (input port)
  Endpoint: dut_00/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[49] (in)                                         0.00       0.00 f
  dut_00/din_im[49] (step0_0)                             0.00       0.00 f
  dut_00/U302/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1180/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1181/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1182/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1183/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1438/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1442/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2338/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2342/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2534/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2539/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3523/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3524/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3568/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[48]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[48] (input port)
  Endpoint: dut_00/sub_step00_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[48] (in)                                         0.00       0.00 r
  dut_00/din_im[48] (step0_0)                             0.00       0.00 r
  dut_00/U983/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2138/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2139/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2140/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2141/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2142/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2413/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2414/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2808/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2963/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2964/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[47]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[47] (input port)
  Endpoint: dut_00/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[47] (in)                                         0.00       0.00 f
  dut_00/din_im[47] (step0_0)                             0.00       0.00 f
  dut_00/U281/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U973/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U974/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U981/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U982/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1178/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1183/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1438/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1442/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2338/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2342/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2534/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2539/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3523/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3524/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3568/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[46]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[46] (input port)
  Endpoint: dut_00/sub_step00_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[46] (in)                                         0.00       0.00 f
  dut_00/din_im[46] (step0_0)                             0.00       0.00 f
  dut_00/U269/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U976/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2132/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2133/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2134/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2135/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2136/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2137/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2138/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2139/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2140/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2141/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2142/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2413/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2414/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2808/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2963/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2964/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[45]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[45] (input port)
  Endpoint: dut_00/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[45] (in)                                         0.00       0.00 r
  dut_00/din_im[45] (step0_0)                             0.00       0.00 r
  dut_00/U977/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U978/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U980/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U981/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U982/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1178/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1183/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1438/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1442/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2338/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2342/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2534/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2539/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3523/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3524/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3568/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[44]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[44] (input port)
  Endpoint: dut_00/sub_step00_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[44] (in)                                         0.00       0.00 f
  dut_00/din_im[44] (step0_0)                             0.00       0.00 f
  dut_00/U273/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2871/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2872/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2874/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[43]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[43] (input port)
  Endpoint: dut_00/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[43] (in)                                         0.00       0.00 f
  dut_00/din_im[43] (step0_0)                             0.00       0.00 f
  dut_00/U279/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2570/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2572/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2573/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2574/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3553/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3554/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3586/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[42]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[42] (input port)
  Endpoint: dut_00/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[42] (in)                                         0.00       0.00 f
  dut_00/din_im[42] (step0_0)                             0.00       0.00 f
  dut_00/U285/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2382/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2383/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2384/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2569/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2574/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3553/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3554/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3586/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[41]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[41] (input port)
  Endpoint: dut_00/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[41] (in)                                         0.00       0.00 f
  dut_00/din_im[41] (step0_0)                             0.00       0.00 f
  dut_00/U291/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1488/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1489/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1490/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2380/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2384/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2569/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2574/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3553/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3554/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3586/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[40]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[40] (input port)
  Endpoint: dut_00/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[40] (in)                                         0.00       0.00 f
  dut_00/din_im[40] (step0_0)                             0.00       0.00 f
  dut_00/U297/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1187/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1188/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1189/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1190/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1486/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1490/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2380/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2384/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2569/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2574/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3553/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3554/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3586/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[39]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[39] (input port)
  Endpoint: dut_00/sub_step00_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[39] (in)                                         0.00       0.00 r
  dut_00/din_im[39] (step0_0)                             0.00       0.00 r
  dut_00/U996/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1998/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1999/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2000/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2001/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2002/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2453/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2454/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2775/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2873/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2874/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[38]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[38] (input port)
  Endpoint: dut_00/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[38] (in)                                         0.00       0.00 f
  dut_00/din_im[38] (step0_0)                             0.00       0.00 f
  dut_00/U308/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U986/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U987/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U994/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U995/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1185/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1190/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1486/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1490/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2380/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2384/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2569/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2574/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3553/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3554/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3586/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[37]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[37] (input port)
  Endpoint: dut_00/sub_step00_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[37] (in)                                         0.00       0.00 f
  dut_00/din_im[37] (step0_0)                             0.00       0.00 f
  dut_00/U316/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U989/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1992/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1993/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1994/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1995/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1996/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1997/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1998/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1999/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2000/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2001/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2002/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2453/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2454/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2775/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2873/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2874/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[36]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[36] (input port)
  Endpoint: dut_00/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[36] (in)                                         0.00       0.00 r
  dut_00/din_im[36] (step0_0)                             0.00       0.00 r
  dut_00/U990/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U991/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U993/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U994/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U995/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1185/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1190/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1486/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1490/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2380/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2384/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2569/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2574/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3553/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3554/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3586/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[35]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[35] (input port)
  Endpoint: dut_00/sub_step00_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[35] (in)                                         0.00       0.00 f
  dut_00/din_im[35] (step0_0)                             0.00       0.00 f
  dut_00/U326/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2991/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2992/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2994/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[34]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[34] (input port)
  Endpoint: dut_00/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[34] (in)                                         0.00       0.00 f
  dut_00/din_im[34] (step0_0)                             0.00       0.00 f
  dut_00/U332/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2710/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2712/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2713/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2714/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3521/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3584/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[33]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[33] (input port)
  Endpoint: dut_00/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[33] (in)                                         0.00       0.00 f
  dut_00/din_im[33] (step0_0)                             0.00       0.00 f
  dut_00/U336/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2244/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2245/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2246/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2709/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2714/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3521/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3584/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[32]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[32] (input port)
  Endpoint: dut_00/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[32] (in)                                         0.00       0.00 f
  dut_00/din_im[32] (step0_0)                             0.00       0.00 f
  dut_00/U344/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1446/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1447/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1448/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2242/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2246/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2709/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2714/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3521/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3584/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[31]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[31] (input port)
  Endpoint: dut_00/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[31] (in)                                         0.00       0.00 f
  dut_00/din_im[31] (step0_0)                             0.00       0.00 f
  dut_00/U350/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1194/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1195/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1196/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1197/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1444/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1448/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2242/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2246/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2709/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2714/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3520/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3521/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3584/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[30]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[30] (input port)
  Endpoint: dut_00/sub_step00_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[30] (in)                                         0.00       0.00 r
  dut_00/din_im[30] (step0_0)                             0.00       0.00 r
  dut_00/U957/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U2166/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2167/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2168/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2169/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2170/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2401/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2763/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2993/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2994/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[29]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[29] (input port)
  Endpoint: dut_00/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[29] (in)                                         0.00       0.00 f
  dut_00/din_im[29] (step0_0)                             0.00       0.00 f
  dut_00/U363/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U947/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U948/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U955/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U956/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1192/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1197/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1444/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1448/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2242/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2246/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2709/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2714/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3520/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3521/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3584/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[28]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[28] (input port)
  Endpoint: dut_00/sub_step00_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[28] (in)                                         0.00       0.00 f
  dut_00/din_im[28] (step0_0)                             0.00       0.00 f
  dut_00/U368/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U950/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U2160/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2161/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2162/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2163/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2164/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2165/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2166/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2167/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2168/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2169/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2170/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2401/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2763/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2993/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2994/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[27]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[27] (input port)
  Endpoint: dut_00/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[27] (in)                                         0.00       0.00 r
  dut_00/din_im[27] (step0_0)                             0.00       0.00 r
  dut_00/U951/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U952/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U954/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U955/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U956/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1192/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1197/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1444/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1448/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2242/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2246/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2709/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2714/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3520/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3521/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3584/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[26]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[26] (input port)
  Endpoint: dut_00/sub_step00_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[26] (in)                                         0.00       0.00 f
  dut_00/din_im[26] (step0_0)                             0.00       0.00 f
  dut_00/U376/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2921/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2922/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2924/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[25]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[25] (input port)
  Endpoint: dut_00/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[25] (in)                                         0.00       0.00 f
  dut_00/din_im[25] (step0_0)                             0.00       0.00 f
  dut_00/U382/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2626/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2628/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2629/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2630/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3463/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3464/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3556/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[24]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[24] (input port)
  Endpoint: dut_00/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[24] (in)                                         0.00       0.00 f
  dut_00/din_im[24] (step0_0)                             0.00       0.00 f
  dut_00/U390/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2292/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2293/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2294/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2625/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2630/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3463/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3464/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3556/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[23]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[23] (input port)
  Endpoint: dut_00/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[23] (in)                                         0.00       0.00 f
  dut_00/din_im[23] (step0_0)                             0.00       0.00 f
  dut_00/U396/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1410/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1411/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1412/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2290/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2294/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2625/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2630/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3463/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3464/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3556/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[22]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[22] (input port)
  Endpoint: dut_00/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[22] (in)                                         0.00       0.00 f
  dut_00/din_im[22] (step0_0)                             0.00       0.00 f
  dut_00/U402/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1201/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1202/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1203/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1204/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1408/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1412/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2290/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2294/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2625/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2630/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3463/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3464/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3556/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[21]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[21] (input port)
  Endpoint: dut_00/sub_step00_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[21] (in)                                         0.00       0.00 r
  dut_00/din_im[21] (step0_0)                             0.00       0.00 r
  dut_00/U1009/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U2040/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U2041/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U2042/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U2043/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U2044/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2513/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2514/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2751/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2923/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2924/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[20]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[20] (input port)
  Endpoint: dut_00/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[20] (in)                                         0.00       0.00 f
  dut_00/din_im[20] (step0_0)                             0.00       0.00 f
  dut_00/U416/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U999/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U1000/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1007/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1008/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1199/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1204/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1408/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1412/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2290/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2294/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2625/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2630/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3463/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3464/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3556/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[19]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[19] (input port)
  Endpoint: dut_00/sub_step00_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[19] (in)                                         0.00       0.00 f
  dut_00/din_im[19] (step0_0)                             0.00       0.00 f
  dut_00/U422/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1002/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U2034/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U2035/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U2036/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U2037/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U2038/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U2039/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U2040/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U2041/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U2042/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U2043/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U2044/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2513/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2514/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2751/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2923/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2924/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[18]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[18] (input port)
  Endpoint: dut_00/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[18] (in)                                         0.00       0.00 r
  dut_00/din_im[18] (step0_0)                             0.00       0.00 r
  dut_00/U1003/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1004/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1006/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1007/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1008/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1199/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1204/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1408/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1412/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2290/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2294/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2625/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2630/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3463/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3464/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3556/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[17]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[17] (input port)
  Endpoint: dut_00/sub_step00_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[17] (in)                                         0.00       0.00 f
  dut_00/din_im[17] (step0_0)                             0.00       0.00 f
  dut_00/U434/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2941/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2942/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2944/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[16]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[16] (input port)
  Endpoint: dut_00/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[16] (in)                                         0.00       0.00 f
  dut_00/din_im[16] (step0_0)                             0.00       0.00 f
  dut_00/U440/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2640/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2642/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2643/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2644/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3484/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3485/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3569/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[15]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[15] (input port)
  Endpoint: dut_00/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[15] (in)                                         0.00       0.00 f
  dut_00/din_im[15] (step0_0)                             0.00       0.00 f
  dut_00/U446/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2280/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2281/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2282/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2639/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2644/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3484/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3485/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3569/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[14]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[14] (input port)
  Endpoint: dut_00/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[14] (in)                                         0.00       0.00 f
  dut_00/din_im[14] (step0_0)                             0.00       0.00 f
  dut_00/U451/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1362/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1363/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1364/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2278/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2282/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2639/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2644/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3484/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3485/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3569/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[13]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[13] (input port)
  Endpoint: dut_00/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[13] (in)                                         0.00       0.00 f
  dut_00/din_im[13] (step0_0)                             0.00       0.00 f
  dut_00/U457/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1208/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1209/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1210/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1211/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1360/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1364/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2278/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2282/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2639/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2644/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3484/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3485/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3569/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[12]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[12] (input port)
  Endpoint: dut_00/sub_step00_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[12] (in)                                         0.00       0.00 r
  dut_00/din_im[12] (step0_0)                             0.00       0.00 r
  dut_00/U1035/Z (SC7P5T_OA22IA1A2X1_CSC20L)             29.72      29.72 r
  dut_00/U1788/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1789/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1790/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1791/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1792/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2437/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2438/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2766/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2943/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2944/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[11]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[11] (input port)
  Endpoint: dut_00/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[11] (in)                                         0.00       0.00 f
  dut_00/din_im[11] (step0_0)                             0.00       0.00 f
  dut_00/U468/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U1025/Z (SC7P5T_OAI22X1_CSC20L)                 21.23      32.13 f
  dut_00/U1026/Z (SC7P5T_INVX1_CSC20L)                   15.98      48.11 r
  dut_00/U1033/Z (SC7P5T_NR2X1_MR_CSC20L)                11.57      59.68 f
  dut_00/U1034/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      84.12 r
  dut_00/U1206/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1211/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1360/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1364/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2278/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2282/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2639/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2644/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3484/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3485/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3569/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[10]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[10] (input port)
  Endpoint: dut_00/sub_step00_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[10] (in)                                         0.00       0.00 f
  dut_00/din_im[10] (step0_0)                             0.00       0.00 f
  dut_00/U476/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1028/Z (SC7P5T_ND2X1_MR_CSC20L)                13.93      21.04 f
  dut_00/U1782/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1783/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1784/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1785/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1786/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1787/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1788/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1789/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1790/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1791/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1792/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2437/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2438/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2766/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2943/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2944/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[9]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[9] (input port)
  Endpoint: dut_00/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[9] (in)                                          0.00       0.00 r
  dut_00/din_im[9] (step0_0)                              0.00       0.00 r
  dut_00/U1029/Z (SC7P5T_ND2X1_MR_CSC20L)                10.96      10.96 f
  dut_00/U1030/Z (SC7P5T_INVX1_CSC20L)                   12.42      23.38 r
  dut_00/U1032/Z (SC7P5T_AO21IAX1_CSC20L)                26.47      49.84 r
  dut_00/U1033/Z (SC7P5T_NR2X1_MR_CSC20L)                12.10      61.94 f
  dut_00/U1034/Z (SC7P5T_AOI21X1_MR_CSC20L)              24.44      86.39 r
  dut_00/U1206/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1211/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1360/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1364/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2278/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2282/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2639/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2644/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3484/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3485/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3569/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[8]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[8] (input port)
  Endpoint: dut_00/sub_step00_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[8] (in)                                          0.00       0.00 f
  dut_00/din_im[8] (step0_0)                              0.00       0.00 f
  dut_00/U484/Z (SC7P5T_INVX1_CSC20L)                     9.07       9.07 r
  dut_00/U2936/Z (SC7P5T_OAI22X1_CSC20L)                 20.09      29.17 f
  dut_00/U2937/Z (SC7P5T_INVX1_CSC20L)                   20.15      49.32 r
  dut_00/U2939/Z (SC7P5T_AO22IA1A2X1_CSC20L)             28.65      77.97 r
  dut_00/sub_step00_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      77.97 r
  data arrival time                                                 77.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[7]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[7] (input port)
  Endpoint: dut_00/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[7] (in)                                          0.00       0.00 f
  dut_00/din_im[7] (step0_0)                              0.00       0.00 f
  dut_00/U491/Z (SC7P5T_INVX1_CSC20L)                     9.06       9.06 r
  dut_00/U2675/Z (SC7P5T_NR2X1_MR_CSC20L)                11.44      20.50 f
  dut_00/U2677/Z (SC7P5T_ND2IAX1_CSC20L)                 23.64      44.14 f
  dut_00/U2678/Z (SC7P5T_INVX1_CSC20L)                   14.57      58.70 r
  dut_00/U2679/Z (SC7P5T_NR2X1_MR_CSC20L)                11.02      69.72 f
  dut_00/U3499/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26      87.98 r
  dut_00/U3500/Z (SC7P5T_INVX1_CSC20L)                   12.60     100.58 f
  dut_00/U3564/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     121.47 r
  dut_00/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     121.47 r
  data arrival time                                                121.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[6]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[6] (input port)
  Endpoint: dut_00/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[6] (in)                                          0.00       0.00 f
  dut_00/din_im[6] (step0_0)                              0.00       0.00 f
  dut_00/U499/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U2298/Z (SC7P5T_OAI22X1_CSC20L)                 18.86      25.97 f
  dut_00/U2299/Z (SC7P5T_INVX1_CSC20L)                   15.83      41.80 r
  dut_00/U2300/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.13 f
  dut_00/U2674/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.14 r
  dut_00/U2679/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.18 f
  dut_00/U3499/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     103.44 r
  dut_00/U3500/Z (SC7P5T_INVX1_CSC20L)                   12.60     116.03 f
  dut_00/U3564/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     136.93 r
  dut_00/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     136.93 r
  data arrival time                                                136.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[5]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[5] (input port)
  Endpoint: dut_00/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[5] (in)                                          0.00       0.00 f
  dut_00/din_im[5] (step0_0)                              0.00       0.00 f
  dut_00/U503/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U1344/Z (SC7P5T_OAI22X1_CSC20L)                 18.83      25.94 f
  dut_00/U1345/Z (SC7P5T_INVX1_CSC20L)                   15.81      41.75 r
  dut_00/U1346/Z (SC7P5T_NR2X1_MR_CSC20L)                11.32      53.07 f
  dut_00/U2296/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01      71.08 r
  dut_00/U2300/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04      85.12 f
  dut_00/U2674/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     103.13 r
  dut_00/U2679/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     117.17 f
  dut_00/U3499/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     135.43 r
  dut_00/U3500/Z (SC7P5T_INVX1_CSC20L)                   12.60     148.03 f
  dut_00/U3564/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     168.92 r
  dut_00/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     168.92 r
  data arrival time                                                168.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[4]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[4] (input port)
  Endpoint: dut_00/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[4] (in)                                          0.00       0.00 f
  dut_00/din_im[4] (step0_0)                              0.00       0.00 f
  dut_00/U511/Z (SC7P5T_INVX1_CSC20L)                     9.40       9.40 r
  dut_00/U1110/Z (SC7P5T_OR2X2_A_CSC20L)                 18.29      27.69 r
  dut_00/U1111/Z (SC7P5T_ND2X1_MR_CSC20L)                13.84      41.53 f
  dut_00/U1112/Z (SC7P5T_INVX1_CSC20L)                   14.94      56.46 r
  dut_00/U1113/Z (SC7P5T_NR2X1_MR_CSC20L)                11.54      68.01 f
  dut_00/U1342/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.12      86.13 r
  dut_00/U1346/Z (SC7P5T_NR2X1_MR_CSC20L)                14.05     100.18 f
  dut_00/U2296/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     118.19 r
  dut_00/U2300/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     132.23 f
  dut_00/U2674/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.01     150.25 r
  dut_00/U2679/Z (SC7P5T_NR2X1_MR_CSC20L)                14.04     164.29 f
  dut_00/U3499/Z (SC7P5T_AOI21X1_MR_CSC20L)              18.26     182.55 r
  dut_00/U3500/Z (SC7P5T_INVX1_CSC20L)                   12.60     195.14 f
  dut_00/U3564/Z (SC7P5T_AOI22X1_CSC20L)                 20.89     216.04 r
  dut_00/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     216.04 r
  data arrival time                                                216.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[3]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[3] (input port)
  Endpoint: dut_00/sub_step00_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[3] (in)                                          0.00       0.00 r
  dut_00/din_im[3] (step0_0)                              0.00       0.00 r
  dut_00/U749/Z (SC7P5T_OA22IA1A2X1_CSC20L)              29.72      29.72 r
  dut_00/U1858/Z (SC7P5T_NR2X1_MR_CSC20L)                17.31      47.03 f
  dut_00/U1859/Z (SC7P5T_NR2X1_MR_CSC20L)                17.86      64.89 r
  dut_00/U1860/Z (SC7P5T_INVX1_CSC20L)                   11.41      76.30 f
  dut_00/U1861/Z (SC7P5T_AO21IAX1_CSC20L)                22.89      99.19 f
  dut_00/U1862/Z (SC7P5T_NR2X1_MR_CSC20L)                18.69     117.88 r
  dut_00/U2481/Z (SC7P5T_NR2X1_MR_CSC20L)                13.74     131.61 f
  dut_00/U2482/Z (SC7P5T_NR2X1_MR_CSC20L)                15.93     147.54 r
  dut_00/U2769/Z (SC7P5T_NR2X1_MR_CSC20L)                15.09     162.64 f
  dut_00/U2938/Z (SC7P5T_OAI21X1_CSC20L)                 22.32     184.95 r
  dut_00/U2939/Z (SC7P5T_AO22IA1A2X1_CSC20L)             30.24     215.19 r
  dut_00/sub_step00_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     215.19 r
  data arrival time                                                215.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[2]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[2] (input port)
  Endpoint: dut_00/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[2] (in)                                          0.00       0.00 f
  dut_00/din_im[2] (step0_0)                              0.00       0.00 f
  dut_00/U523/Z (SC7P5T_INVX1_CSC20L)                    10.90      10.90 r
  dut_00/U739/Z (SC7P5T_OAI22X1_CSC20L)                  21.23      32.13 f
  dut_00/U740/Z (SC7P5T_INVX1_CSC20L)                    15.98      48.11 r
  dut_00/U747/Z (SC7P5T_NR2X1_MR_CSC20L)                 11.57      59.68 f
  dut_00/U748/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      84.12 r
  dut_00/U1108/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     109.35 f
  dut_00/U1113/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     130.26 r
  dut_00/U1342/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     143.41 f
  dut_00/U1346/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     163.44 r
  dut_00/U2296/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     176.52 f
  dut_00/U2300/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     196.55 r
  dut_00/U2674/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     209.62 f
  dut_00/U2679/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     229.65 r
  dut_00/U3499/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     242.60 f
  dut_00/U3500/Z (SC7P5T_INVX1_CSC20L)                   13.98     256.58 r
  dut_00/U3564/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     274.18 f
  dut_00/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     274.18 f
  data arrival time                                                274.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[1]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[1] (input port)
  Endpoint: dut_00/sub_step00_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[1] (in)                                          0.00       0.00 f
  dut_00/din_im[1] (step0_0)                              0.00       0.00 f
  dut_00/U527/Z (SC7P5T_INVX1_CSC20L)                     7.11       7.11 r
  dut_00/U742/Z (SC7P5T_ND2X1_MR_CSC20L)                 13.93      21.04 f
  dut_00/U1852/Z (SC7P5T_ND2X1_MR_CSC20L)                13.49      34.54 r
  dut_00/U1853/Z (SC7P5T_INVX1_CSC20L)                   11.69      46.23 f
  dut_00/U1854/Z (SC7P5T_NR2X1_MR_CSC20L)                16.32      62.55 r
  dut_00/U1855/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.30      75.86 f
  dut_00/U1856/Z (SC7P5T_NR2X1_MR_CSC20L)                18.82      94.68 r
  dut_00/U1857/Z (SC7P5T_NR2X1_MR_CSC20L)                13.75     108.42 f
  dut_00/U1858/Z (SC7P5T_NR2X1_MR_CSC20L)                16.27     124.70 r
  dut_00/U1859/Z (SC7P5T_NR2X1_MR_CSC20L)                13.41     138.11 f
  dut_00/U1860/Z (SC7P5T_INVX1_CSC20L)                   10.96     149.07 r
  dut_00/U1861/Z (SC7P5T_AO21IAX1_CSC20L)                26.06     175.13 r
  dut_00/U1862/Z (SC7P5T_NR2X1_MR_CSC20L)                11.90     187.03 f
  dut_00/U2481/Z (SC7P5T_NR2X1_MR_CSC20L)                17.48     204.51 r
  dut_00/U2482/Z (SC7P5T_NR2X1_MR_CSC20L)                12.40     216.90 f
  dut_00/U2769/Z (SC7P5T_NR2X1_MR_CSC20L)                20.54     237.45 r
  dut_00/U2938/Z (SC7P5T_OAI21X1_CSC20L)                 23.68     261.12 f
  dut_00/U2939/Z (SC7P5T_AO22IA1A2X1_CSC20L)             27.69     288.81 f
  dut_00/sub_step00_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     288.81 f
  data arrival time                                                288.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[0]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[0] (input port)
  Endpoint: dut_00/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[0] (in)                                          0.00       0.00 r
  dut_00/din_im[0] (step0_0)                              0.00       0.00 r
  dut_00/U743/Z (SC7P5T_ND2X1_MR_CSC20L)                 10.96      10.96 f
  dut_00/U744/Z (SC7P5T_INVX1_CSC20L)                    12.42      23.38 r
  dut_00/U746/Z (SC7P5T_AO21IAX1_CSC20L)                 26.47      49.84 r
  dut_00/U747/Z (SC7P5T_NR2X1_MR_CSC20L)                 12.10      61.94 f
  dut_00/U748/Z (SC7P5T_AOI21X1_MR_CSC20L)               24.44      86.39 r
  dut_00/U1108/CON (SC7P5T_FCGENIX1_CSC20L)              25.23     111.61 f
  dut_00/U1113/Z (SC7P5T_NR2X1_MR_CSC20L)                20.91     132.52 r
  dut_00/U1342/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.15     145.68 f
  dut_00/U1346/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     165.70 r
  dut_00/U2296/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     178.78 f
  dut_00/U2300/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     198.81 r
  dut_00/U2674/Z (SC7P5T_AOI21X1_MR_CSC20L)              13.07     211.88 f
  dut_00/U2679/Z (SC7P5T_NR2X1_MR_CSC20L)                20.03     231.91 r
  dut_00/U3499/Z (SC7P5T_AOI21X1_MR_CSC20L)              12.95     244.86 f
  dut_00/U3500/Z (SC7P5T_INVX1_CSC20L)                   13.98     258.84 r
  dut_00/U3564/Z (SC7P5T_AOI22X1_CSC20L)                 17.60     276.44 f
  dut_00/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     276.44 f
  data arrival time                                                276.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[175]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U4/Z (SC7P5T_MUX2X1_A_CSC20L)                   33.70     144.87 f
  dut_03/dout_mux_re[175] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[175] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[174]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U5/Z (SC7P5T_MUX2X1_A_CSC20L)                   33.80     145.15 f
  dut_03/dout_mux_re[174] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[174] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[173]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U6/Z (SC7P5T_MUX2X1_A_CSC20L)                   33.80     145.15 f
  dut_03/dout_mux_re[173] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[173] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[172]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U7/Z (SC7P5T_MUX2X1_A_CSC20L)                   33.80     145.15 f
  dut_03/dout_mux_re[172] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[172] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[171]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U8/Z (SC7P5T_MUX2X1_A_CSC20L)                   33.80     145.15 f
  dut_03/dout_mux_re[171] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[171] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[170]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U9/Z (SC7P5T_MUX2X1_A_CSC20L)                   33.80     145.15 f
  dut_03/dout_mux_re[170] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[170] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[169]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U10/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[169] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[169] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[168]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U11/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[168] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[168] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[167]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U12/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[167] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[167] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[166]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U13/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[166] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[166] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[165]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U14/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[165] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[165] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[164]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U15/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[164] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[164] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[163]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U16/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[163] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[163] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[162]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U17/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[162] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[162] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[161]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U18/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[161] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[161] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[160]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U19/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[160] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[160] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[159]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U20/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[159] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[159] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[158]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U21/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[158] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[158] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[157]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U22/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[157] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[157] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[156]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U23/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[156] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[156] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[155]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U24/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[155] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[155] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[154]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U25/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[154] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[154] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[153]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U26/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[153] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[153] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[152]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U27/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[152] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[152] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[151]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U28/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[151] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[151] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[150]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U29/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[150] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[150] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[149]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U30/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[149] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[149] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[148]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U31/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[148] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[148] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[147]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U32/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[147] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[147] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[146]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U33/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[146] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[146] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[145]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U34/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[145] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[145] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[144]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U35/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[144] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[144] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[143]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U36/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[143] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[143] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[142]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U37/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[142] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[142] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[141]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U38/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[141] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[141] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[140]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U39/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[140] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[140] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[139]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U40/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[139] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[139] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[138]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U41/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[138] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[138] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[137]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U42/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[137] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[137] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[136]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U43/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[136] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[136] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[135]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U44/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[135] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[135] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[134]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U45/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[134] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[134] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[133]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U46/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[133] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[133] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[132]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U47/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[132] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[132] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[131]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U48/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[131] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[131] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[130]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U49/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[130] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[130] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[129]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U50/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[129] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[129] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[128]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U51/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[128] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[128] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[127]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U52/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[127] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[127] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[126]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U53/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[126] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[126] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[125]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U54/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[125] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[125] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[124]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U55/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[124] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[124] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[123]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U56/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[123] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[123] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[122]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U57/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[122] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[122] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[121]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U58/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[121] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[121] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[120]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U59/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[120] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[120] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[119]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U60/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[119] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[119] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[118]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U61/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[118] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[118] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[117]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U62/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[117] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[117] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[116]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U63/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[116] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[116] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[115]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U64/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[115] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[115] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[114]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U65/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[114] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[114] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[113]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U66/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[113] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[113] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[112]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U67/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[112] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[112] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[111]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U68/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[111] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[111] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[110]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U69/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[110] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[110] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[109]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U70/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[109] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[109] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[108]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U71/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[108] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[108] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[107]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U72/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[107] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[107] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[106]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U73/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[106] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[106] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[105]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U74/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[105] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[105] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[104]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U75/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[104] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[104] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[103]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U76/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[103] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[103] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[102]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U77/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[102] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[102] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[101]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U78/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[101] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[101] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[100]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U79/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[100] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[100] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[99]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U80/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[99] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[99] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[98]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U81/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[98] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[98] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[97]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U82/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[97] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[97] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[96]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U83/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[96] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[96] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[95]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U84/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[95] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[95] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[94]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U85/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[94] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[94] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[93]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U86/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[93] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[93] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[92]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U87/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[92] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[92] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[91]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U88/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[91] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[91] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[90]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U89/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[90] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[90] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[89]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U90/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[89] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[89] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[88]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[88]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U91/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[88] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[88] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[87]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[87]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U92/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[87] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[87] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[86]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[86]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U93/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[86] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[86] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[85]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[85]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U94/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[85] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[85] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[84]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[84]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U95/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[84] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[84] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[83]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[83]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U96/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.70     144.87 f
  dut_03/dout_mux_re[83] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[83] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[82]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[82]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U97/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[82] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[82] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[81]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[81]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U98/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[81] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[81] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[80]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[80]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U99/Z (SC7P5T_MUX2X1_A_CSC20L)                  33.80     145.15 f
  dut_03/dout_mux_re[80] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[80] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[79]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[79]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U100/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[79] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[79] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[78]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[78]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U101/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[78] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[78] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[77]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[77]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U102/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[77] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[77] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[76]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U103/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[76] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[76] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[75]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U104/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[75] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[75] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[74]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U105/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[74] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[74] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[73]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U106/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[73] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[73] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[72]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U107/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[72] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[72] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[71]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U108/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[71] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[71] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[70]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U109/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[70] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[70] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[69]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U110/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[69] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[69] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[68]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U111/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[68] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[68] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[67]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U112/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[67] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[67] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[66]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U113/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[66] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[66] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[65]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U114/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[65] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[65] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[64]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U115/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[64] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[64] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[63]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U116/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[63] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[63] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[62]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U117/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[62] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[62] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[61]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U118/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[61] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[61] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[60]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U119/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[60] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[60] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[59]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U120/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[59] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[59] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[58]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U121/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[58] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[58] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[57]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U122/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[57] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[57] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[56]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U123/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[56] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[56] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[55]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U124/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[55] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[55] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[54]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U125/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[54] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[54] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[53]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U126/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[53] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[53] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[52]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U127/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[52] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[52] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[51]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U128/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[51] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[51] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[50]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U129/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[50] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[50] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[49]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U130/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[49] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[49] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[48]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U131/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[48] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[48] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[47]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U132/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[47] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[47] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[46]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U133/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[46] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[46] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[45]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U134/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[45] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[45] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[44]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U135/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[44] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[44] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[43]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U136/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[43] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[43] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[42]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U137/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[42] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[42] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[41]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U138/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[41] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[41] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[40]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U139/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[40] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[40] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[39]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U140/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[39] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[39] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[38]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U141/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[38] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[38] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[37]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U142/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[37] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[37] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[36]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U143/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[36] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[36] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[35]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U144/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[35] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[35] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[34]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U145/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[34] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[34] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[33]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U146/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[33] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[33] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[32]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U147/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[32] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[32] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[31]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U148/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[31] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[31] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[30]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U149/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[30] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[30] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[29]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U150/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[29] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[29] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[28]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U151/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[28] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[28] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[27]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U152/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[27] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[27] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[26]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U153/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[26] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[26] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[25]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U154/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[25] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[25] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[24]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U155/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[24] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[24] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[23]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U156/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[23] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[23] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[22]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U157/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[22] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[22] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[21]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U158/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[21] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[21] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[20]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U159/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[20] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[20] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[19]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U160/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[19] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[19] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[18]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U161/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[18] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[18] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[17]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U162/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[17] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[17] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[16]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U163/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[16] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[16] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[15]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U164/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[15] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[15] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[14]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U165/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[14] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[14] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[13]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U166/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[13] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[13] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[12]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U167/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[12] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[12] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[11]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U168/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[11] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[11] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[10]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U169/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[10] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[10] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[9]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U170/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[9] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[9] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[8]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U357/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U171/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[8] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[8] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[7]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U172/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[7] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[7] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[6]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U173/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[6] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[6] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[5]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U174/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[5] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[5] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[4]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U175/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[4] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[4] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[3]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U176/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[3] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[3] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[2]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U177/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[2] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[2] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[1]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U358/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U178/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_re[1] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_re[1] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_re[0]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_re_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_re[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_re_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_re_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U3/Z (SC7P5T_INVX12_CSC20L)                     19.73      91.39 f
  dut_03/U359/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U179/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_re[0] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_re[0] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[175]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U180/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[175] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[175] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[174]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U181/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[174] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[174] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[173]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U182/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[173] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[173] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[172]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U183/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[172] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[172] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[171]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U184/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[171] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[171] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[170]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U185/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[170] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[170] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[169]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U186/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[169] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[169] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[168]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U187/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[168] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[168] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[167]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U188/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[167] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[167] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[166]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U189/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[166] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[166] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[165]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U190/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[165] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[165] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[164]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U191/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[164] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[164] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[163]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U192/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[163] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[163] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[162]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U193/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[162] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[162] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[161]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U194/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[161] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[161] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[160]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U195/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[160] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[160] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[159]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U196/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[159] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[159] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[158]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U197/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[158] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[158] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[157]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U198/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[157] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[157] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[156]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U199/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[156] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[156] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[155]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U200/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[155] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[155] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[154]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U201/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[154] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[154] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[153]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U202/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[153] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[153] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[152]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U203/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[152] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[152] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[151]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U204/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[151] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[151] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[150]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U205/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[150] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[150] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[149]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U206/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[149] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[149] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[148]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U207/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[148] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[148] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[147]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U208/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[147] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[147] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[146]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U209/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[146] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[146] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[145]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U210/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[145] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[145] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[144]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U211/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[144] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[144] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[143]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U212/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[143] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[143] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[142]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U213/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[142] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[142] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[141]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U214/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[141] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[141] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[140]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U215/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[140] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[140] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[139]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U216/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[139] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[139] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[138]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U217/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[138] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[138] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[137]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U218/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[137] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[137] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[136]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U219/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[136] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[136] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[135]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U220/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[135] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[135] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[134]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U221/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[134] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[134] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[133]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U222/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[133] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[133] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[132]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U223/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[132] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[132] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[131]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U224/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[131] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[131] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[130]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U225/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[130] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[130] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[129]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U226/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[129] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[129] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[128]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U227/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[128] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[128] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[127]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U228/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[127] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[127] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[126]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U229/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[126] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[126] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[125]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U230/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[125] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[125] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[124]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U231/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[124] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[124] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[123]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U232/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[123] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[123] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[122]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U233/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[122] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[122] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[121]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U234/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[121] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[121] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[120]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U235/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[120] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[120] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[119]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U236/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[119] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[119] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[118]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U237/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[118] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[118] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[117]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U238/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[117] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[117] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[116]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U239/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[116] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[116] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[115]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U240/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[115] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[115] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[114]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U241/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[114] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[114] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[113]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U242/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[113] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[113] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[112]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U243/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[112] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[112] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[111]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U244/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[111] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[111] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[110]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U245/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[110] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[110] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[109]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U246/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[109] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[109] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[108]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U247/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[108] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[108] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[107]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U248/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[107] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[107] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[106]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U249/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[106] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[106] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[105]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U250/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[105] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[105] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[104]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U251/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[104] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[104] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[103]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U252/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[103] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[103] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[102]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U253/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[102] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[102] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[101]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U254/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[101] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[101] (out)                                  0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[100]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U255/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[100] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[100] (out)                                  0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[99]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U256/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[99] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[99] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[98]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U257/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[98] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[98] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[97]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U258/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[97] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[97] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[96]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U259/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[96] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[96] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[95]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U260/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[95] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[95] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[94]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U261/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[94] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[94] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[93]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U262/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[93] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[93] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[92]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U263/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[92] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[92] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[91]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U264/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[91] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[91] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[90]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U265/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[90] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[90] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[89]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U266/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[89] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[89] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[88]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[88]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U267/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[88] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[88] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[87]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[87]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U268/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[87] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[87] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[86]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[86]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U269/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[86] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[86] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[85]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[85]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U270/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[85] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[85] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[84]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[84]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U271/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[84] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[84] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[83]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[83]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U272/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[83] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[83] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[82]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[82]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U273/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[82] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[82] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[81]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[81]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U274/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[81] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[81] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[80]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[80]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U275/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[80] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[80] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[79]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[79]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U276/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[79] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[79] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[78]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[78]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U277/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[78] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[78] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[77]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[77]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U278/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[77] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[77] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[76]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U279/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[76] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[76] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[75]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U280/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[75] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[75] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[74]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U281/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[74] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[74] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[73]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U282/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[73] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[73] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[72]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U283/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[72] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[72] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[71]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U284/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[71] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[71] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[70]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U285/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[70] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[70] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[69]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U286/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[69] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[69] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[68]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U287/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[68] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[68] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[67]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U288/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[67] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[67] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[66]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U289/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[66] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[66] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[65]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U290/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[65] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[65] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[64]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U291/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[64] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[64] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[63]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U292/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[63] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[63] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[62]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U293/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[62] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[62] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[61]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U294/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[61] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[61] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[60]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U295/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[60] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[60] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[59]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U296/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[59] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[59] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[58]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U297/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[58] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[58] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[57]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U298/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[57] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[57] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[56]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U299/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[56] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[56] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[55]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U300/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[55] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[55] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[54]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U301/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[54] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[54] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[53]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U302/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[53] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[53] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[52]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U303/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[52] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[52] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[51]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U304/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[51] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[51] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[50]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U305/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[50] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[50] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[49]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U306/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[49] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[49] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[48]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U307/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[48] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[48] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[47]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U308/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[47] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[47] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[46]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U309/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[46] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[46] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[45]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U310/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[45] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[45] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[44]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U311/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[44] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[44] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[43]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U312/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[43] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[43] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[42]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U313/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[42] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[42] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[41]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U314/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[41] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[41] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[40]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U315/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[40] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[40] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[39]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U316/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[39] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[39] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[38]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U317/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[38] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[38] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[37]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U318/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[37] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[37] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[36]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U319/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[36] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[36] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[35]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U320/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[35] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[35] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[34]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U321/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[34] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[34] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[33]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U322/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[33] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[33] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[32]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U323/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[32] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[32] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[31]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U324/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[31] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[31] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[30]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U325/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[30] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[30] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[29]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U326/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[29] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[29] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[28]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U327/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[28] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[28] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[27]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U328/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[27] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[27] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[26]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U329/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[26] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[26] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[25]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U330/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[25] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[25] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[24]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U331/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[24] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[24] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[23]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U332/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[23] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[23] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[22]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U333/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[22] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[22] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[21]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U334/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[21] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[21] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[20]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U335/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[20] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[20] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[19]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U336/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[19] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[19] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[18]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U337/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[18] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[18] (out)                                   0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[17]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U338/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[17] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[17] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[16]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U339/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[16] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[16] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[15]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U340/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[15] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[15] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[14]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U341/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[14] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[14] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[13]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U342/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[13] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[13] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[12]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U343/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[12] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[12] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[11]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U344/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[11] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[11] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[10]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U345/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[10] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[10] (out)                                   0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[9]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U346/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[9] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[9] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[8]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U347/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[8] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[8] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[7]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U348/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[7] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[7] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[6]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U349/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[6] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[6] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[5]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U350/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[5] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[5] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[4]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U351/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[4] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[4] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[3]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U352/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[3] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[3] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[2]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U360/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U353/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[2] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[2] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[1]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U361/Z (SC7P5T_INVX20_CSC20L)                   19.97     111.36 r
  dut_03/U354/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.80     145.15 f
  dut_03/dout_mux_im[1] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     145.15 f
  dout_mux_im[1] (out)                                    0.00     145.15 f
  data arrival time                                                145.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_mux_im[0]
Warning: Design 'fft' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Mon Jul 28 21:48:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dut_03/valid_new_im_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_mux_im[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dut_03/valid_new_im_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  dut_03/valid_new_im_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         71.66      71.66 r
  dut_03/U356/Z (SC7P5T_INVX12_CSC20L)                   19.73      91.39 f
  dut_03/U362/Z (SC7P5T_INVX20_CSC20L)                   19.78     111.17 r
  dut_03/U355/Z (SC7P5T_MUX2X1_A_CSC20L)                 33.70     144.87 f
  dut_03/dout_mux_im[0] (module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64)
                                                          0.00     144.87 f
  dout_mux_im[0] (out)                                    0.00     144.87 f
  data arrival time                                                144.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
