# <center> Advanced Computer Architecture </center>
### <center> [HW5] 102062111 林致民 </center>

## Q1

### Assembly

```cpp
Loop:    L.D       F2, 0(Rx)    ADD.D     F2, F0, F4    MULT.D    F8, F2, F4    S.D       F8, 0(Rx)    DIV.D     F6, F0, F2        ADD.I     Rx, Rx, #8    SUB       R20, R4, Rx    BNZ       R20, Loop
```

### Functional Units 

***根據`L11, p36`，定義`Read access`也需要`1 cycle`***

***定義 `DIV.D` 的規格如下表***

| FU Type | Cycles in EX |  Number of FUs | Number of reservation states |
|:---:|:---:|:---:|:----:|
| Integer | 1 | 1 | 5|
| FP adder | 10 | 1 | 3 |
| FP multiplier | 15 |1 | 2 |
| FP Divider(identified) | 15 | 1 | 2 |

### (a) 



| Iteration | Instructions | Issue | Execute | Read access | Write CDB | Commits | Comment |
|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:| 
| 1 | `LD F2, 0(Rx)` | 1 | 2 | 3 | 4 | 5 | First Issue |
| 1 | `ADD.D F2, F0, F4` | 1 | 2 | | 12 | 13| Wait for `L.D`|
| 1 | `MULT.D F8, F2, F4` | 2 | 13 |  | 28 | 29 |  Wait for `ADD.D`|
| 1 | `S.D F8, 0(Rx)` | 2 | 3 |      |    | 29 |  Wait for `MULT.D`|
| 1 | `DIV.D F6, F0, F2`| 3 | 13 |     | 28 | 29 | Wait for `ADD.D` |
| 1 | `ADD.I Rx, Rx, #8` | 3 | 4 |  |  5 | 6 |  |
| 1 | `SUB R20, R4, Rx` | 4 | 6 |  | 7 | 8 | Wait for `ADD.I`|
| 1 | `BNZ R20, Loop` | 4 | 8 |   |   | 9 | Wait for `SUB` |
| 2 | `L.D F2, 0(Rx)` | 5 | 6 | 7 | 8 | 13 | Wait for `ADD.D` |
| 2 | `ADD.D F2, F0, F4` | 5 | 13 | | 23 | 24| Wait for `L.D`|
| 2 | `MULT.D F8, F2, F4` | 6 | 28 |  | 43 | 44 | `FP multiplier` is busy |
| 2 | `S.D F8, 0(Rx)` | 6 | 7 |      |    | 44 |  Wait for `MULT.D`|
| 2 | `DIV.D F6, F0, F2`| 7 | 28 |     |  43   | 44 | `FP divider` is busy |
| 2 | `ADD.I Rx, Rx, #8` | 7 | 8 |  |  9 | 10 |  |
| 2 | `SUB R20, R4, Rx` | 8 | 10 |  | 11 | 12 | Wait for `ADD.I`|
| 2 | `BNZ R20, Loop` | 8 | 12 |   |   | 13 | Wait for `SUB` |


### (b) Record Buffer 

從上到下是***由舊到新***，`ADD.D F2, F0, F4` 在第一個iteration commit 的 cycle數是`13`，假設branch prediced都是正確（這裡predict condition都會jump到`Loop` label)的話，record buffer 會 fetch 到`第13個cycle`，但是題目假設branch predict miss 的話，由於` BNZ R20, Loop`第一次commit的時間是在`cycle 9`，所以從在`cycle 9`之前先fetch/decode 從`Loop: label`的instruction要flush掉
<center>

| dest | value | instruction | Done |
|:---:|:---:|:---:|:---:|
| F2 | M[0] |   L.D F2, 0(Rx) | Y || F2 | F0 + F4 |     ADD.D F2, F0, F4 | Y || F8 | |    MULT.D F8, F2, F4 | EX || -- | |    S.D F8, 0(Rx) | EX | | F6 | |    DIV.D  F6, F0, F2 | EX |   | Rx | Rx + 8 |    ADD.I  Rx, Rx, #8 | Y || R20 | 0 |    SUB R20, R4, Rx | Y || -- | |    BNZ R20, Loop | Y |
</center>

## Q2

先假設我的Compiler預先對Loop Unroll 兩次，`ADD.I Rx, Rx, #8` 改成 `ADD.I Rx, Rx, #16`，第二個iteration就會併到第一個iteration。之後再對Q1的Instruction打包，打包的條件是能夠平行做（多個不同的FU, INT, branch ....，或者避開true dependency的instruction)的就打包在一起，此時***兩個instruction的issue時間會是一樣的***。

| Iteration | Instructions | Issue | Execute | Read access | Write CDB | Commits | Comment |
|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:| 
| 1 | `LD F2, 0(Rx)` | 1 | 2 | 3 | 4 | 5 | First Issue |
| 1 | `ADD.D F2, F0, F4` | 1 | 2 | | 12 | 13| First Issue |
| 1 | `MULT.D F8, F2, F4` | 2 | 13 |  | 28 | 29 |  Wait for `ADD.D & L.D`|
| 1 | `S.D F8, 0(Rx)` | 2 | 3 |      |    | 29 |  Wait for `ADD.D & L.D`|
| 1 | `DIV.D F6, F0, F2`| 3 | 13 |     | 28 | 29 | Wait for `ADD.D & L.D` |
| 1 | `L.D F2, 0(Rx)` | 4 | 5 | 6 | 7 | 13 | Wait for `ADD.D & L.D` |
| 1 | `ADD.D F2, F0, F4` | 4 | 13 | | 23 | 24| Wait for `L.D`|
| 1 | `MULT.D F8, F2, F4` | 5 | 28 |  | 43 | 44 | `FP multiplier` is busy |
| 1 | `S.D F8, 0(Rx)` | 5 | 7 |      |    | 44 |  Wait for `MULT.D`|
| 1 | `DIV.D F6, F0, F2`| 6 | 28 |     |  43   | 44 | `FP divider` is busy |
| 1 | `ADD.I Rx, Rx, #16` | 6 | 8 |  |  9 | 10 |  |
| 1 | `SUB R20, R4, Rx` | 7 | 10 |  | 11 | 12 | Wait for `ADD.I`|
| 1 | `BNZ R20, Loop` | 7 | 12 |   |   | 13 | Wait for `SUB` |