<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">

<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/">



<title>Jagadish Kotra's Homepage</title>
<meta name="keywords" content="Jagadish Kotra, Jagadish Kotra, Penn State, AMD Research, AMD">
<link rel="stylesheet" href="/css/main.css" type="text/css">
<title>Jagadish Kotra's Homepage</title>
</head>
<body>
<h1>Jagadish Kotra's Homepage</h1>
</div>

<table class="imgtable"><tbody><tr><td>
<img src="publications/snap_1.jpg" alt="" width="187px" height="187px">&nbsp;</td>
<td><p><b>Jagadish B. Kotra</b><br></p>
  <p>Researcher, Member of Technical Staff @ AMD Research<br>
<!-- 355 IST Building <br> -->
<!-- <a href="http://www.cse.psu.edu/" target="_blank">Department of Computer Science and Engineering</a> <br> -->
<!-- <a href="http://www.psu.edu/" target="_blank">Penn State University</a>, University Park, PA, 16802 <br> </p> -->
<!-- <b>Email:</b> jbk5155@cse.psu.edu (or) jagadishkotra@gmail.com -->
  <b>Email:</b> Jagadish.Kotra@amd.com (or) jagadishkotra@gmail.com
</td></tr></tbody></table>
<h2>About Me</h2>

  I am a researcher at AMD, working on optimizing CPU, heterogeneous CPU/GPU systems. My research interests include: computer architecture and operating systems. More specifically, I am interested in optimizing the cache/memory subsystems through (1) hardware-only, (2) software(OS/hypervisor)-only and (3) hardware-software co-design approaches.
  Apart from memory systems, in the past I have also worked on the CPU micro-architecture. Before joining AMD, I got my PhD from Penn State (in 2017) where I was working with <a href="http://www.cse.psu.edu/~kandemir/" target="_blank">Dr. Mahmut T. Kandemir</a>.</p><p>

  Please find my <a href="https://jbk5155.github.io/publications/CV.pdf" target="_blank"> <b><span style="color: FireBrick ">CV</span></b></a> (Last updated: 2019/12)

<h2>Professional Activities</h2>
<ul>
<li><b> Technical Program Committee:</b> MASCOTS'18, ICCD'19, ICPP'19, IEEE Cluster'19, HPCA'20 (Industry session)</li>
<li><b> External Review Committee:</b> ASPLOS'19, HPCA'19, ASPLOS'20, ISCA'20 </li>
<li><b> Journal Reviewer:</b> TPDS, TCAD, TACO, TC, TODEAS</li>
<li><b> Student Poster/Research Competition Chair:</b> CGO'19</li>
<li><b> Fundraising Committee: </b> MICRO'19 </li>
<li><b> Publicity Chair: </b> AIM'17 (Workshop)</li>
</ul>
     
<h2>Publications</h2>

<h3>2020</h3>

<ul>
<li><p>Chun-yi Liu, <b>Jagadish B. Kotra</b>, Myoungsoo Jung, Mahmut T. Kandemir<br> <a href="https://jbk5155.github.io/" target="_blank"><i>Centaur: A Novel Architecture for Reliable, Low-Wear, High-Density 3D NAND Storage</i></a><br>
In proceedings of ACM SIGMETRICS</a> 
<br><b><span style="color: FireBrick ">(SIGMETRICS 2020)</span></b><br>
</p>
</li>
</ul>

<h3>2019</h3>

<ul>
<li><p>Anup Sarma, Huaipan Jiang, Ashutosh Pattnaik, <b>Jagadish B. Kotra</b>, Mahmut T. Kandemir, Chita R. Das<br> <a href="https://jbk5155.github.io/publications/Memsys_2019.pdf" target="_blank"><i>CASH: Improving DRAM Energy Efficiency in CPU-based Inference</i></a><br>
In proceedings of The International Symposium on Memory Systems</a> 
<br><b><span style="color: FireBrick ">(MEMSYS 2019)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p>Chun-yi Liu, <b>Jagadish B. Kotra</b>, Myoungsoo Jung, Mahmut T. Kandemir, Chita R. Das<br> <a href="https://jbk5155.github.io/" target="_blank"><i>SOML Read: Rethinking the read operation granularity of 3D NAND SSDs</i></a><br>
In proceedings of The 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</a> 
<br><b><span style="color: FireBrick ">(ASPLOS 2019)</span></b><br>
</p>
</li>
</ul> 

<h3>2018</h3>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Haibo Zhang, Alaa R. Alameldeen, Chris Wilkerson, Mahmut Kandemir<br> <a href="https://jbk5155.github.io/publications/MICRO_2018_Chameleon.pdf" target="_blank"><i>CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System.</i></a><br>
 In proceedings of 51st Annual IEEE/ACM International Symposium on Microarchitecture</a> 
<br><b><span style="color: FireBrick ">(MICRO 2018)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p>Sumitha George, Minli Julie Liao, Huaipan Jiang, <b>Jagadish B. Kotra</b>, Mahmut Kandemir,  Jack Sampson, Vijaykrishnan Narayanan<br> <a href="https://jbk5155.github.io/publications/MICRO_2018_MDA.pdf" target="_blank"><i>MDACache:Caching for Multi-Dimensional-Access Memories.</i></a><br>
 In proceedings of 51st Annual IEEE/ACM International Symposium on Microarchitecture</a> 
<br><b><span style="color: FireBrick ">(MICRO 2018)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p>Orhan Kislal, <b>Jagadish B. Kotra</b>, Xulong Tang, Mahmut T. Kandemir, Myoungsoo Jung<br> <a href="https://jbk5155.github.io/publications/PLDI_2018.pdf" target="_blank"><i>Enhancing Computation-to-Core Assignment with Physical Location Information.</i></a><br>
</a>
In proceedings of Programming Language Design and Implementation</a> 
<br><b><span style="color: FireBrick ">(PLDI 2018)</span></b><br>
</p>
</li>
</ul> 
 
<ul>
<li><p>Chun-yi Liu, <b>Jagadish B. Kotra</b>, Myoungsoo Jung, Mahmut T. Kandemir<br> <a href="https://jbk5155.github.io/publications/FAST_2018.pdf" target="_blank"><i>PEN: A Design of Partial-Erase for 3D NAND-based High Capacity SSDs</i></a><br>
In proceedings of 16th USENIX Conference on File and Storage Technologies</a> 
<br><b><span style="color: FireBrick ">(FAST 2018)</span></b><br>
</p>
</li>
</ul> 

<ul>
<li><p>Huaipan Jiang, Anup Sarma, Jihyun Ryoo, <b>Jagadish B. Kotra</b>, Meenakshi Arunachalam, Chita R. Das, Mahmut T. Kandemir<br> <a href="https://jbk5155.github.io/publications/SoCC_2018.pdf" target="_blank"><i>A Learning-guided Hierarchical Approach for Biomedical Image Segmentation.</i></a><br>
In proceedings of 31st IEEE International System-On-Chip Conference
<br><b><span style="color: FireBrick ">(SOCC 2018)</span></b><br>
</p>
</li>
</ul>

<h3>2017</h3>

<ul>
<li><p><b>Jagadish B. Kotra</b><br> <a href="https://jbk5155.github.io/publications/Dissertation.pdf" target="_blank"><i>Hardware-Software Co-Design for Optimizing Memory Hierarchy In Many-Core and Multi-Socket Systems.</i></a><br></a> 
<b><span style="color: FireBrick ">Ph.D. Dissertation</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Seongbeom Kim, Kamesh Madduri, Mahmut T. Kandemir<br> <a href="https://jbk5155.github.io/publications/IISWC_2017.pdf" target="_blank"><i>Congestion-Aware Memory Management on NUMA Platforms: A VMware ESXi case study.</i></a><br>
In proceedings of 2017 IEEE International Symposium on Workload Characterization</a> 
<br><b><span style="color: FireBrick ">(IISWC 2017)</span></b><br>
</p>
</li>
</ul> 
 
  
<ul>
<li><p><b>Jagadish B. Kotra</b>, Diana Guttman, Nachiappan Chidambaram, Mahmut T. Kandemir, Chita R. Das<br> <a href="https://jbk5155.github.io/" target="_blank"><i>Quantifying the potential benefits of on-chip near-data computing in manycore processors.</i></a><br>
In proceedings of The IEEE 25th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems</a> 
<br><b><span style="color: FireBrick ">(MASCOTS 2017)</span></b><br>
</p>
</li>
</ul> 

<ul>
<li><p>Orhan Kislal, <b>Jagadish B. Kotra</b>, Xulong Tang, Mahmut T. Kandemir, Myoungsoo Jung<br> <a href="https://jbk5155.github.io/" target="_blank"><i>Location-Aware Computation Mapping for Manycore Processors.</i></a><br>
In proceedings of The 26th International Conference on Parallel Architectures and Compilation Techniques</a> 
<br><b><span style="color: FireBrick ">(PACT 2017 - Poster)</span></b><br>
</p>
</li>
</ul> 
  
<ul>
<li><p><b>Jagadish B. Kotra</b>, Narges Shahidi, Zeshan A. Chisthi, Mahmut T. Kandemir<br> <a href="https://jbk5155.github.io/publications/ASPLOS_2017.pdf" target="_blank"><i>Hardware-software co-design to mitigate DRAM refresh overheads.</i></a><br>
In proceedings of The 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems</a> 
<br><b><span style="color: FireBrick ">(ASPLOS 2017)</span></b><br>
</p>
</li>
</ul>

<h3>2016</h3>

<ul>
<li><p>Xulong Tang, Mahmut T. Kandemir, Praveen Yedlapalli, <b>Jagadish B. Kotra</b> <br> <a href="http://jbk5155.github.io/publications/MICRO_2016.pdf" target="_blank"><i>Improving Bank-Level Parallelism for Irregular Applications.</i></a><br>
In proceedings of The 49th Annual IEEE/ACM International Symposium on Microarchitecture</a> 
<br><b><span style="color: FireBrick ">(MICRO 2016 - Best Paper Nominee)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Mohammad Arjomand, Diana Guttman, Mahmut T. Kandemir, Chita R. Das<br> <a href="http://jbk5155.github.io/publications/IPDPS_2016.pdf" target="_blank"><i>Re-NUCA: A Practical NUCA Architecture for ReRAM based last-level caches.</i></a><br>
In proceedings of The International Parallel and Distributed Processing Symposium</a> 
<br><b><span style="color: FireBrick ">(IPDPS 2016)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p>Orhan Kislal, Mahmut T. Kandemir, <b>Jagadish B. Kotra</b> <br> <a href="http://jbk5155.github.io/publications/IPDPS_ParLearning_2016.pdf" target="_blank"><i>Cache-Aware Approximate Computing for Decision Tree Learning</i></a><br>
In proceedings of The International Parallel and Distributed Processing Symposium</a> 
<br><b><span style="color: FireBrick ">(IPDPS Parlearning Workshop 2016)</span></b><br>
</p>
</li>
</ul>

<h3>2015</h3>

<ul>
<li><p> Jun Liu, <b>Jagadish B. Kotra</b>, Wei Ding, Mahmut T. Kandemir <br> <a href="http://jbk5155.github.io/publications/DAC_2015.pdf" target="_blank"><i>Network footprint reduction through data access and computation placement in NoC-based manycores.</i></a><br>
In proceedings of The 52nd Annual Design Automation Conference</a> 
<br><b><span style="color: FireBrick ">(DAC 2015)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p>Joshua Dennis Booth, <b>Jagadish B. Kotra</b>, Hui Zhao, Mahmut T. Kandemir, Padma Raghavan<br> <a href="http://jbk5155.github.io/publications/ICDCS_2015.pdf" target="_blank"><i>Phase Detection with Hidden Markov Models for DVFS on Many-Core Processors.</i></a><br>
In proceedings of The 35th International Conference on Distributed Computing Systems</a> 
<br><b><span style="color: FireBrick ">(ICDCS 2015)</span></b><br>
</p>
</li>
</ul>

<ul>
<li><p>Karthik Swaminathan, <b>Jagadish B. Kotra</b>, Huichu Liu, Jack Sampson, Mahmut T. Kandemir, Vijaykrishnan Narayanan<br> <a href="http://jbk5155.github.io/publications/VLSID_2015.pdf" target="_blank"><i>Thermal-Aware Application Scheduling on Device-Heterogeneous Embedded Architectures.</i></a><br>
In proceedings of The  28th International Conference on VLSI Design</a> 
<br><b><span style="color: FireBrick ">(VLSID 2015)</span></b><br>
</p>
</li>
</ul>

<h3>2013</h3>

<ul>
<li><p>Praveen Yedlapalli, <b>Jagadish B. Kotra</b>, Emre Kultursay, Mahmut T. Kandemir, Chita R. Das, Anand Sivasubramaniam<br> <a href="http://jbk5155.github.io/publications/PACT_2013.pdf" target="_blank"><i>Meeting midway: Improving CMP performance with memory-side prefetching.</i></a><br>
In proceedings of The 22nd International Parallel Architectures and Compilation Techniques.</a> 
<br><b><span style="color: FireBrick ">(PACT 2013)</span></b><br>
</p>
</li>
</ul>

<h2>Patents</h2>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Alaa R. Alameldeen, Chris Wilkerson, Jaewoong Sim<br> <a href="jbk5155.github.io" target="_blank"><i>Multi-Level System Memory Having Near Memory Space Capable Of Behaving As Near Memory Cache or Fast Addressable System Memory Depending On System State.</i></a> (On behalf of Intel) <br>
</a>
 <b><span style="color: FireBrick ">(US Patent App: US20180088853A1)</span></b>
</p>
</li>
</ul>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Seongbeom Kim, Fei Guo<br> <a href="jbk5155.github.io" target="_blank"><i>Memory Congestion Aware NUMA Management.</i></a> (On behalf of VMware) <br>
</a>
 <b><span style="color: FireBrick ">(US Patent App: US20170371777A1)</span></b>
</p>
</li>
</ul>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Anuja Deedwaniya, Shayne Grant et al.<br> <a href="https://www.google.com/patents/US20110126154" target="_blank"><i>Intelligent command prediction.</i></a> (On behalf of IBM) <br>
</a>
 <b><span style="color: FireBrick ">(Granted US Patent: US 20110126154 A1)</span></b>
</p>
</li>
</ul>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Shravan Kudikala, Satya Inampudi<br> <a href="http://ip.com/IPCOM/000192770" target="_blank"><i>Method to store and pass on the user status information of the phone call-receiver to the phone call-initiator.</i></a> (On behalf of IBM) <br>
</a>
 <b><span style="color: FireBrick ">Published in IP.com</span></b>
</p>
</li>
</ul>

<ul>
<li><p><b>Jagadish B. Kotra</b>, Shravan Kudikala, Praveen Innamuri et al.<br> <a href="http://ip.com/IPCOM/000196863" target="_blank"><i>Method and System for Providing Software Controlled Locking Device for Electronic Devices.</i></a> (On behalf of IBM) <br>
</a>
 <b><span style="color: FireBrick ">Published in IP.com</span></b>
</p>
</li>
</ul>

<span style="color:#ff0000;">(* More patents are under filing in USPTO and some under evaluation by the patent committee (all on behalf of AMD))</span>

<h2>Internship Experience</h2>
<ul>
<li><p>Internship at <a> Intel Labs</a>, Spring 2016 <br></p>
</li>
<li><p>Internship at <a> VMware Inc.</a>, Summer 2015 <br></p>
</li>
<li><p>Internship at <a> Intel Corp.</a>, Summer 2013 <br></p>
</li>
</ul>

<h2>Job Experience</h2>
<ul>
<li><p>Member Of Technical Staff, <a> AMD Research, Austin, Texas. </a> [ March 2018 - Present ] <br></p>
</li>
<li><p>Post-doctoral Researcher, <a> AMD Research, Austin, Texas. </a> [ September 2017 - February 2018 ] <br></p>
</li>
<li><p>Systems Software Engineer, <a> IBM Software Labs, India. </a> [ August 2006 - July 2010 ] <br></p>
</li>
</ul>

<h2>Educational Background</h2>
<ul>
<li><p>PhD in <a href="http://www.cse.psu.edu/" target="_blank">Computer Science and Engineering</a>, <a href="http://www.psu.edu/" target="_blank">The Pennsylvania State University</a></p> <p>August 2010 - August 2017</p>
</li>
<li><p>B.Tech in Electronics and Communications Engineering</a>, <a > Acharya Nagarjuna University</a> 
</p> <p>August 2002 - July 2006</p>
</li>
</ul>

<p><b>Personal Hobbies:</b> I am an avid squash/badminton/raquetball player and share general enthusiasm for all kinds of sports.</p>

<!-- Start of StatCounter Code for Default Guide -->
<script type="text/javascript">
var sc_project=11160524; 
var sc_invisible=1; 
var sc_security="34a9d6fc"; 
var scJsHost = (("https:" == document.location.protocol) ?
"https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" + scJsHost+
"statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="shopify stats"
href="http://statcounter.com/shopify/" target="_blank"><img
class="statcounter" src="//c.statcounter.com/11160524/0/34a9d6fc/1/"
alt="shopify stats"></a></div></noscript>
<!-- End of StatCounter Code for Default Guide -->
</body></html>
