# vsim cpu_TB 
# Start time: 23:11:10 on May 07,2021
# Loading work.cpu_TB
# Loading work.cpu
# Loading work.datapath
# Loading work.control_unit
# Loading work.register_file
# Loading work.branch_alu
# Loading work.alu
# Loading work.hazard_detect
# Loading work.forwarding
# Loading work.Memory
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'reg_write'. The port definition is at: register_file.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/main/unit_register File: datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (4) for port 'opcode'. The port definition is at: alu.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/main/unit_branch_alu File: datapath.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'EXMEMC_regwrite'. The port definition is at: hazard.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/main/forwarding_unit File: datapath.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'MEMWBC_regwrite'. The port definition is at: hazard.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/main/forwarding_unit File: datapath.v Line: 135
add wave -position insertpoint sim:/cpu_TB/UUT/main/*
run -all
# Test #  1-1 has been failed!
# output_port = 0xx (Ans : 0x0)
# Clock #    5
# The testbench is finished. Summarizing...
# Test #  1-1 :     Wrong
# Test #  1-2 : No Result
# Test #  1-3 : No Result
# Test #  1-4 : No Result
# Test #  2-1 : No Result
# Test #  2-2 : No Result
# Test #  3-1 : No Result
# Test #  3-2 : No Result
# Test #  3-3 : No Result
# Test #  4-1 : No Result
# Test #  4-2 : No Result
# Test #  4-3 : No Result
# Test #  5-1 : No Result
# Test #  5-2 : No Result
# Test #  5-3 : No Result
# Test #  5-4 : No Result
# Test #  5-5 : No Result
# Test #  5-6 : No Result
# Test #  6-1 : No Result
# Test #  6-2 : No Result
# Test #  6-3 : No Result
# Test #  7-1 : No Result
# Test #  7-2 : No Result
# Test #  7-3 : No Result
# Test #  8-1 : No Result
# Test #  8-2 : No Result
# Test #  8-3 : No Result
# Test #  9-1 : No Result
# Test #  9-2 : No Result
# Test #  9-3 : No Result
# Test # 10-1 : No Result
# Test # 10-2 : No Result
# Test # 10-3 : No Result
# Test # 11-1 : No Result
# Test # 11-2 : No Result
# Test # 11-3 : No Result
# Test # 12-1 : No Result
# Test # 12-2 : No Result
# Test # 13-1 : No Result
# Test # 13-2 : No Result
# Test # 14-1 : No Result
# Test # 14-2 : No Result
# Test # 15-1 : No Result
# Test # 15-2 : No Result
# Test # 16-1 : No Result
# Test # 16-2 : No Result
# Test # 17-1 : No Result
# Test # 17-2 : No Result
# Test # 17-3 : No Result
# Test # 18-1 : No Result
# Test # 18-2 : No Result
# Test # 18-3 : No Result
# Test # 19-1 : No Result
# Test # 19-2 : No Result
# Test # 19-3 : No Result
# Test #   20 : No Result
# Pass : 0/56
# ** Note: $finish    : cpu_TB.v(153)
#    Time: 650 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 153
# End time: 00:09:39 on May 08,2021, Elapsed time: 0:58:29
# Errors: 0, Warnings: 4
