\doxysubsection{SPI Register Bit Position }
\hypertarget{group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s}{}\label{group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s}\index{SPI Register Bit Position@{SPI Register Bit Position}}


Bit position definitions for SPI peripheral registers.  


Collaboration diagram for SPI Register Bit Position\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s}
\end{center}
\end{figure}
\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\item \contentsline{section}{SPI\+\_\+\+CR1\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit positions for SPI Control Register 1 (CR1). \end{DoxyCompactList}\item 
\item \contentsline{section}{SPI\+\_\+\+CR2\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit positions for SPI Control Register 2 (CR2). \end{DoxyCompactList}\item 
\item \contentsline{section}{SPI\+\_\+\+SR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit positions for SPI Status Register (SR). \end{DoxyCompactList}\item 
\item \contentsline{section}{SPI\+\_\+\+DR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___d_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit positions for SPI Data Register (DR). \end{DoxyCompactList}\item 
\item \contentsline{section}{SPI\+\_\+\+CRCPR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___c_r_c_p_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit position for CRC Polynomial Register. \end{DoxyCompactList}\item 
\item \contentsline{section}{SPI\+\_\+\+RXCRCR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___r_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit position for RX CRC Register. \end{DoxyCompactList}\item 
\item \contentsline{section}{SPI\+\_\+\+TXCRCR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___t_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}

\begin{DoxyCompactList}\small\item\em Bit position for TX CRC Register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Bit position definitions for SPI peripheral registers. 

These macros provide the bit positions of all relevant control and status fields within the SPI registers. They allow clean and readable register access using shift operations.

Example usage\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{comment}{//\ Set\ the\ MSTR\ bit}}
\DoxyCodeLine{pSPIx-\/>CR1\ |=\ (1U\ <<\ \mbox{\hyperlink{group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s_ga27567886a2c76d088e01ad16851cdb71}{SPI\_CR1\_MSTR\_Pos}});}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{comment}{//\ Clear\ the\ SPE\ bit}}
\DoxyCodeLine{pSPIx-\/>CR1\ \&=\ \string~(1U\ <<\ \mbox{\hyperlink{group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s_ga3f5515b536f82c1d91a64bd534030284}{SPI\_CR1\_SPE\_Pos}});}

\end{DoxyCode}


\begin{DoxyNote}{Note}
These macros only define bit positions, not masks. Masks can be generated by shifting (1U \texorpdfstring{$<$}{<}\texorpdfstring{$<$}{<} $<$bit$>$).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\input{group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s}
\input{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s}
\input{group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s}
\input{group___s_p_i___d_r___b_i_t___p_o_s_i_t_i_o_n_s}
\input{group___s_p_i___c_r_c_p_r___b_i_t___p_o_s_i_t_i_o_n_s}
\input{group___s_p_i___r_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s}
\input{group___s_p_i___t_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s}
