m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/eboli/Documents/Github/digital_design_proyecto_final/simulation/modelsim
vAdder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1749880464
!i10b 1
!s100 WRaQI=RNmNJ^od_>oaFPi2
IbFTC>Q[KBXZ^ZzNoQ8@Y>3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Adder_sv_unit
S1
R0
Z4 w1749174004
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1749880464.000000
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU
Z9 tCvgOpt 0
n@adder
vALU
R1
R2
!i10b 1
!s100 CKoYNe>3S;0]0@Z1UzdDD2
IZ5eFNd]_9G3[b3>EO0LP_3
R3
!s105 ALU_sv_unit
S1
R0
R4
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv|
!i113 1
R7
Z10 !s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware
R9
n@a@l@u
vControlUnit
R1
R2
!i10b 1
!s100 mbTiQDW@Sc8@A`ZQINAfl0
I@b?6^N^?OKL>Tkk_FiQTD3
R3
!s105 ControlUnit_sv_unit
S1
R0
w1749876576
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv|
!i113 1
R7
R10
R9
n@control@unit
vCPU
R1
R2
!i10b 1
!s100 T0@z^cYM`IMOnAb<[jReG3
Io`[9mF4Dl[E_?jB^LK7iH3
R3
!s105 CPU_sv_unit
S1
R0
w1749879236
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv|
!i113 1
R7
R10
R9
n@c@p@u
vCPU_tb
R1
Z11 !s110 1749880465
!i10b 1
!s100 0b27j[FTKGZ1DD@:_[nla0
IIZIf`Pb^VGMc130@laXhF2
R3
!s105 CPU_tb_sv_unit
S1
R0
Z12 w1749853105
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv
L0 1
R5
r1
!s85 0
31
Z13 !s108 1749880465.000000
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv|
!i113 1
R7
!s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches
R9
n@c@p@u_tb
vGPR
R1
R2
!i10b 1
!s100 ?cR3Ya3f@_`G5n2h:8Sj<1
IjPaA]2WD]Bjd][1En_W^?1
R3
!s105 GPR_sv_unit
S1
R0
w1749083342
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv|
!i113 1
R7
R10
R9
n@g@p@r
vImmExtend
R1
R2
!i10b 1
!s100 L3dE3kO?1N_<5oIX2]5D>1
IaTmQ7cL`_ieM85m;MNKhd0
R3
!s105 ImmExtend_sv_unit
S1
R0
R4
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv|
!i113 1
R7
R10
R9
n@imm@extend
vRAM
R1
R2
!i10b 1
!s100 <:4OL1=AZZUEo:W5g>8Pg0
IK:h=bf8e<_j@M2`RcUI?g1
R3
!s105 RAM_sv_unit
S1
R0
w1749880443
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv|
!i113 1
R7
R10
R9
n@r@a@m
vRegisterFile
R1
R2
!i10b 1
!s100 dg<`LLE0YWoi]m[7Z>[=`1
I5e9WlR[l>_A`]zEE_jz[Q1
R3
!s105 RegisterFile_sv_unit
S1
R0
w1749860107
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv|
!i113 1
R7
R10
R9
n@register@file
vROM
R1
R2
!i10b 1
!s100 6[51UVj>5@0@Fg286=0PN2
InE52TfOdUf<2Fleacm[CM2
R3
!s105 ROM_sv_unit
S1
R0
w1749879463
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv|
!i113 1
R7
R10
R9
n@r@o@m
vSignExtend
R1
R11
!i10b 1
!s100 SP_kdCF2=WVH9JHShX6;S0
I<f>SLa4Vc_8B7b6LS2M0`1
R3
!s105 SignExtend_sv_unit
S1
R0
R12
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv|
!i113 1
R7
R10
R9
n@sign@extend
vSubtractor
R1
R2
!i10b 1
!s100 5<[zBna`[DHKeSE@d;6[W0
IYi>FV<d3bEM[5nED28KjW3
R3
!s105 Subtractor_sv_unit
S1
R0
R4
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv|
!i113 1
R7
R8
R9
n@subtractor
