{"Source Block": ["oh/src/common/hdl/oh_fifo_generic.v@54:65@HdlStmAssign", "   assign full     =  (wr_addr[AW-1:0] == rd_addr_sync[AW-1:0]) &\n\t\t      (wr_addr[AW]     != rd_addr_sync[AW]);\n\n\n   // programmable full\n   assign prog_full = (wr_addr_ahead[AW-1:0] == rd_addr_sync[AW-1:0]) &\n\t\t      (wr_addr_ahead[AW]     != rd_addr_sync[AW]);\n\n   //###########################\n   //#write side state machine\n   //###########################\n\n"], "Clone Blocks": [["oh/src/common/hdl/oh_fifo_generic.v@49:60", "   \n   // fifo indicators\n   assign empty    =  (rd_addr_gray[AW:0] == wr_addr_gray_sync[AW:0]);\n\n   // fifo full\n   assign full     =  (wr_addr[AW-1:0] == rd_addr_sync[AW-1:0]) &\n\t\t      (wr_addr[AW]     != rd_addr_sync[AW]);\n\n\n   // programmable full\n   assign prog_full = (wr_addr_ahead[AW-1:0] == rd_addr_sync[AW-1:0]) &\n\t\t      (wr_addr_ahead[AW]     != rd_addr_sync[AW]);\n"]], "Diff Content": {"Delete": [], "Add": [[60, "   oh_rsync wr_rsync (.nrst_out (wr_nreset), \n"], [60, "\t\t      .clk      (wr_clk), \n"], [60, "\t\t      .nrst_in\t(nreset));\n"], [60, "   oh_rsync rd_rsync (.nrst_out (rd_nreset), \n"], [60, "\t\t      .clk      (rd_clk), \n"], [60, "\t\t      .nrst_in\t(nreset));\n"]]}}