#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13e108060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13e11afc0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x13e1525d0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e13bb60_0 .net "in", 31 0, o0x140050010;  0 drivers
v0x13e16b650_0 .var "out", 31 0;
S_0x13e151360 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e16b710_0 .net "clk", 0 0, o0x1400500d0;  0 drivers
o0x140050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e16b7b0_0 .net "data_address", 31 0, o0x140050100;  0 drivers
o0x140050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e16b860_0 .net "data_read", 0 0, o0x140050130;  0 drivers
v0x13e16b910_0 .var "data_readdata", 31 0;
o0x140050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e16b9c0_0 .net "data_write", 0 0, o0x140050190;  0 drivers
o0x1400501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e16baa0_0 .net "data_writedata", 31 0, o0x1400501c0;  0 drivers
S_0x13e14f860 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x140050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e16bbe0_0 .net "clk", 0 0, o0x140050310;  0 drivers
v0x13e16bc90_0 .var "curr_addr", 31 0;
o0x140050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e16bd40_0 .net "enable", 0 0, o0x140050370;  0 drivers
o0x1400503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e16bdf0_0 .net "next_addr", 31 0, o0x1400503a0;  0 drivers
o0x1400503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e16bea0_0 .net "reset", 0 0, o0x1400503d0;  0 drivers
E_0x13e1507f0 .event posedge, v0x13e16bbe0_0;
S_0x13e13c240 .scope module, "sll_tb" "sll_tb" 7 1;
 .timescale 0 0;
v0x13e178a70_0 .net "active", 0 0, L_0x13e181360;  1 drivers
v0x13e178b20_0 .var "clk", 0 0;
v0x13e178c30_0 .var "clk_enable", 0 0;
v0x13e178cc0_0 .net "data_address", 31 0, v0x13e176a50_0;  1 drivers
v0x13e178d50_0 .net "data_read", 0 0, L_0x13e1809a0;  1 drivers
v0x13e178de0_0 .var "data_readdata", 31 0;
v0x13e178e70_0 .net "data_write", 0 0, L_0x13e180430;  1 drivers
v0x13e178f00_0 .net "data_writedata", 31 0, v0x13e16f860_0;  1 drivers
v0x13e178fd0_0 .net "instr_address", 31 0, L_0x13e181490;  1 drivers
v0x13e1790e0_0 .var "instr_readdata", 31 0;
v0x13e179170_0 .net "register_v0", 31 0, L_0x13e17ece0;  1 drivers
v0x13e179240_0 .var "reset", 0 0;
S_0x13e16c000 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x13e13c240;
 .timescale 0 0;
v0x13e16c1d0_0 .var "expected", 31 0;
v0x13e16c290_0 .var "funct", 5 0;
v0x13e16c340_0 .var "i", 4 0;
v0x13e16c400_0 .var "imm", 15 0;
v0x13e16c4b0_0 .var "imm_instr", 31 0;
v0x13e16c5a0_0 .var "opcode", 5 0;
v0x13e16c650_0 .var "r_instr", 31 0;
v0x13e16c700_0 .var "rd", 4 0;
v0x13e16c7b0_0 .var "rs", 4 0;
v0x13e16c8c0_0 .var "rt", 4 0;
v0x13e16c970_0 .var "shamt", 4 0;
v0x13e16ca20_0 .var "test", 31 0;
E_0x13e15c3a0 .event posedge, v0x13e16fb70_0;
S_0x13e16cad0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x13e13c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13e179ea0 .functor OR 1, L_0x13e179b50, L_0x13e179d60, C4<0>, C4<0>;
L_0x13e179f90 .functor BUFZ 1, L_0x13e179640, C4<0>, C4<0>, C4<0>;
L_0x13e17a3c0 .functor AND 1, L_0x13e179640, L_0x13e17a510, C4<1>, C4<1>;
L_0x13e17a690 .functor OR 1, L_0x13e17a3c0, L_0x13e17a430, C4<0>, C4<0>;
L_0x13e17a7c0 .functor OR 1, L_0x13e17a690, L_0x13e17a240, C4<0>, C4<0>;
L_0x13e17a8e0 .functor OR 1, L_0x13e17a7c0, L_0x13e17bb80, C4<0>, C4<0>;
L_0x13e17a990 .functor OR 1, L_0x13e17a8e0, L_0x13e17b610, C4<0>, C4<0>;
L_0x13e17b520 .functor AND 1, L_0x13e17b030, L_0x13e17b150, C4<1>, C4<1>;
L_0x13e17b610 .functor OR 1, L_0x13e17add0, L_0x13e17b520, C4<0>, C4<0>;
L_0x13e17bb80 .functor AND 1, L_0x13e17b300, L_0x13e17b830, C4<1>, C4<1>;
L_0x13e17c0e0 .functor OR 1, L_0x13e17ba20, L_0x13e17bd50, C4<0>, C4<0>;
L_0x13e17a160 .functor OR 1, L_0x13e17c4d0, L_0x13e17c780, C4<0>, C4<0>;
L_0x13e17cab0 .functor AND 1, L_0x13e17bfa0, L_0x13e17a160, C4<1>, C4<1>;
L_0x13e17ccb0 .functor OR 1, L_0x13e17c940, L_0x13e17cdf0, C4<0>, C4<0>;
L_0x13e17d140 .functor OR 1, L_0x13e17ccb0, L_0x13e17d020, C4<0>, C4<0>;
L_0x13e17cba0 .functor AND 1, L_0x13e179640, L_0x13e17d140, C4<1>, C4<1>;
L_0x13e17ced0 .functor AND 1, L_0x13e179640, L_0x13e17d330, C4<1>, C4<1>;
L_0x13e17d1f0 .functor AND 1, L_0x13e179640, L_0x13e17b400, C4<1>, C4<1>;
L_0x13e17ddf0 .functor AND 1, v0x13e176930_0, v0x13e178770_0, C4<1>, C4<1>;
L_0x13e17de60 .functor AND 1, L_0x13e17ddf0, L_0x13e17a990, C4<1>, C4<1>;
L_0x13e17df90 .functor OR 1, L_0x13e17b610, L_0x13e17bb80, C4<0>, C4<0>;
L_0x13e17ed50 .functor BUFZ 32, L_0x13e17e940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13e17ee40 .functor BUFZ 32, L_0x13e17ebf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13e17fdb0 .functor AND 1, v0x13e178c30_0, L_0x13e17cba0, C4<1>, C4<1>;
L_0x13e17fe20 .functor AND 1, L_0x13e17fdb0, v0x13e176930_0, C4<1>, C4<1>;
L_0x13e17e660 .functor AND 1, L_0x13e17fe20, L_0x13e180000, C4<1>, C4<1>;
L_0x13e1802e0 .functor AND 1, v0x13e176930_0, v0x13e178770_0, C4<1>, C4<1>;
L_0x13e180430 .functor AND 1, L_0x13e1802e0, L_0x13e17ab60, C4<1>, C4<1>;
L_0x13e1800a0 .functor OR 1, L_0x13e1804e0, L_0x13e180580, C4<0>, C4<0>;
L_0x13e180930 .functor AND 1, L_0x13e1800a0, L_0x13e180190, C4<1>, C4<1>;
L_0x13e1809a0 .functor OR 1, L_0x13e17a240, L_0x13e180930, C4<0>, C4<0>;
L_0x13e181360 .functor BUFZ 1, v0x13e176930_0, C4<0>, C4<0>, C4<0>;
L_0x13e181490 .functor BUFZ 32, v0x13e1769c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13e171c00_0 .net *"_ivl_100", 31 0, L_0x13e17b790;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e171c90_0 .net *"_ivl_103", 25 0, L_0x1400884d8;  1 drivers
L_0x140088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e171d20_0 .net/2u *"_ivl_104", 31 0, L_0x140088520;  1 drivers
v0x13e171db0_0 .net *"_ivl_106", 0 0, L_0x13e17b300;  1 drivers
v0x13e171e40_0 .net *"_ivl_109", 5 0, L_0x13e17b980;  1 drivers
L_0x140088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13e171ee0_0 .net/2u *"_ivl_110", 5 0, L_0x140088568;  1 drivers
v0x13e171f90_0 .net *"_ivl_112", 0 0, L_0x13e17b830;  1 drivers
v0x13e172030_0 .net *"_ivl_116", 31 0, L_0x13e17bcb0;  1 drivers
L_0x1400885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1720e0_0 .net *"_ivl_119", 25 0, L_0x1400885b0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13e1721f0_0 .net/2u *"_ivl_12", 5 0, L_0x1400880a0;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13e1722a0_0 .net/2u *"_ivl_120", 31 0, L_0x1400885f8;  1 drivers
v0x13e172350_0 .net *"_ivl_122", 0 0, L_0x13e17ba20;  1 drivers
v0x13e1723f0_0 .net *"_ivl_124", 31 0, L_0x13e17bec0;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1724a0_0 .net *"_ivl_127", 25 0, L_0x140088640;  1 drivers
L_0x140088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e172550_0 .net/2u *"_ivl_128", 31 0, L_0x140088688;  1 drivers
v0x13e172600_0 .net *"_ivl_130", 0 0, L_0x13e17bd50;  1 drivers
v0x13e1726a0_0 .net *"_ivl_134", 31 0, L_0x13e17c230;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e172830_0 .net *"_ivl_137", 25 0, L_0x1400886d0;  1 drivers
L_0x140088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1728c0_0 .net/2u *"_ivl_138", 31 0, L_0x140088718;  1 drivers
v0x13e172970_0 .net *"_ivl_140", 0 0, L_0x13e17bfa0;  1 drivers
v0x13e172a10_0 .net *"_ivl_143", 5 0, L_0x13e17c5e0;  1 drivers
L_0x140088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13e172ac0_0 .net/2u *"_ivl_144", 5 0, L_0x140088760;  1 drivers
v0x13e172b70_0 .net *"_ivl_146", 0 0, L_0x13e17c4d0;  1 drivers
v0x13e172c10_0 .net *"_ivl_149", 5 0, L_0x13e17c8a0;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13e172cc0_0 .net/2u *"_ivl_150", 5 0, L_0x1400887a8;  1 drivers
v0x13e172d70_0 .net *"_ivl_152", 0 0, L_0x13e17c780;  1 drivers
v0x13e172e10_0 .net *"_ivl_155", 0 0, L_0x13e17a160;  1 drivers
v0x13e172eb0_0 .net *"_ivl_159", 1 0, L_0x13e17cc10;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13e172f60_0 .net/2u *"_ivl_16", 5 0, L_0x1400880e8;  1 drivers
L_0x1400887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13e173010_0 .net/2u *"_ivl_160", 1 0, L_0x1400887f0;  1 drivers
v0x13e1730c0_0 .net *"_ivl_162", 0 0, L_0x13e17c940;  1 drivers
L_0x140088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13e173160_0 .net/2u *"_ivl_164", 5 0, L_0x140088838;  1 drivers
v0x13e173210_0 .net *"_ivl_166", 0 0, L_0x13e17cdf0;  1 drivers
v0x13e172740_0 .net *"_ivl_169", 0 0, L_0x13e17ccb0;  1 drivers
L_0x140088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13e1734a0_0 .net/2u *"_ivl_170", 5 0, L_0x140088880;  1 drivers
v0x13e173530_0 .net *"_ivl_172", 0 0, L_0x13e17d020;  1 drivers
v0x13e1735c0_0 .net *"_ivl_175", 0 0, L_0x13e17d140;  1 drivers
L_0x1400888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13e173650_0 .net/2u *"_ivl_178", 5 0, L_0x1400888c8;  1 drivers
v0x13e1736f0_0 .net *"_ivl_180", 0 0, L_0x13e17d330;  1 drivers
L_0x140088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13e173790_0 .net/2u *"_ivl_184", 5 0, L_0x140088910;  1 drivers
v0x13e173840_0 .net *"_ivl_186", 0 0, L_0x13e17b400;  1 drivers
L_0x140088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13e1738e0_0 .net/2u *"_ivl_194", 4 0, L_0x140088958;  1 drivers
v0x13e173990_0 .net *"_ivl_197", 4 0, L_0x13e17da20;  1 drivers
v0x13e173a40_0 .net *"_ivl_199", 4 0, L_0x13e17d8b0;  1 drivers
v0x13e173af0_0 .net *"_ivl_20", 31 0, L_0x13e1799b0;  1 drivers
v0x13e173ba0_0 .net *"_ivl_200", 4 0, L_0x13e17d950;  1 drivers
v0x13e173c50_0 .net *"_ivl_205", 0 0, L_0x13e17ddf0;  1 drivers
v0x13e173cf0_0 .net *"_ivl_209", 0 0, L_0x13e17df90;  1 drivers
L_0x1400889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13e173d90_0 .net/2u *"_ivl_210", 31 0, L_0x1400889a0;  1 drivers
v0x13e173e40_0 .net *"_ivl_212", 31 0, L_0x13e17cf80;  1 drivers
v0x13e173ef0_0 .net *"_ivl_214", 31 0, L_0x13e17dac0;  1 drivers
v0x13e173fa0_0 .net *"_ivl_216", 31 0, L_0x13e17e330;  1 drivers
v0x13e174050_0 .net *"_ivl_218", 31 0, L_0x13e17e1f0;  1 drivers
v0x13e174100_0 .net *"_ivl_227", 0 0, L_0x13e17fdb0;  1 drivers
v0x13e1741a0_0 .net *"_ivl_229", 0 0, L_0x13e17fe20;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e174240_0 .net *"_ivl_23", 25 0, L_0x140088130;  1 drivers
v0x13e1742f0_0 .net *"_ivl_230", 31 0, L_0x13e17ff60;  1 drivers
L_0x140088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1743a0_0 .net *"_ivl_233", 30 0, L_0x140088ac0;  1 drivers
L_0x140088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13e174450_0 .net/2u *"_ivl_234", 31 0, L_0x140088b08;  1 drivers
v0x13e174500_0 .net *"_ivl_236", 0 0, L_0x13e180000;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13e1745a0_0 .net/2u *"_ivl_24", 31 0, L_0x140088178;  1 drivers
v0x13e174650_0 .net *"_ivl_241", 0 0, L_0x13e1802e0;  1 drivers
L_0x140088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13e1746f0_0 .net/2u *"_ivl_244", 5 0, L_0x140088b50;  1 drivers
L_0x140088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13e1747a0_0 .net/2u *"_ivl_248", 5 0, L_0x140088b98;  1 drivers
v0x13e174850_0 .net *"_ivl_255", 0 0, L_0x13e180190;  1 drivers
v0x13e1732b0_0 .net *"_ivl_257", 0 0, L_0x13e180930;  1 drivers
v0x13e173350_0 .net *"_ivl_26", 0 0, L_0x13e179b50;  1 drivers
v0x13e1733f0_0 .net *"_ivl_261", 15 0, L_0x13e180dd0;  1 drivers
v0x13e1748e0_0 .net *"_ivl_262", 17 0, L_0x13e180660;  1 drivers
L_0x140088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e174990_0 .net *"_ivl_265", 1 0, L_0x140088c28;  1 drivers
v0x13e174a40_0 .net *"_ivl_268", 15 0, L_0x13e181080;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e174af0_0 .net *"_ivl_270", 1 0, L_0x140088c70;  1 drivers
v0x13e174ba0_0 .net *"_ivl_273", 0 0, L_0x13e180fb0;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13e174c50_0 .net/2u *"_ivl_274", 13 0, L_0x140088cb8;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e174d00_0 .net/2u *"_ivl_276", 13 0, L_0x140088d00;  1 drivers
v0x13e174db0_0 .net *"_ivl_278", 13 0, L_0x13e181120;  1 drivers
v0x13e174e60_0 .net *"_ivl_28", 31 0, L_0x13e179c70;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e174f10_0 .net *"_ivl_31", 25 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e174fc0_0 .net/2u *"_ivl_32", 31 0, L_0x140088208;  1 drivers
v0x13e175070_0 .net *"_ivl_34", 0 0, L_0x13e179d60;  1 drivers
v0x13e175110_0 .net *"_ivl_4", 31 0, L_0x13e179510;  1 drivers
v0x13e1751c0_0 .net *"_ivl_41", 2 0, L_0x13e17a040;  1 drivers
L_0x140088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13e175270_0 .net/2u *"_ivl_42", 2 0, L_0x140088250;  1 drivers
v0x13e175320_0 .net *"_ivl_47", 2 0, L_0x13e17a320;  1 drivers
L_0x140088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13e1753d0_0 .net/2u *"_ivl_48", 2 0, L_0x140088298;  1 drivers
v0x13e175480_0 .net *"_ivl_53", 0 0, L_0x13e17a510;  1 drivers
v0x13e175520_0 .net *"_ivl_55", 0 0, L_0x13e17a3c0;  1 drivers
v0x13e1755c0_0 .net *"_ivl_57", 0 0, L_0x13e17a690;  1 drivers
v0x13e175660_0 .net *"_ivl_59", 0 0, L_0x13e17a7c0;  1 drivers
v0x13e175700_0 .net *"_ivl_61", 0 0, L_0x13e17a8e0;  1 drivers
v0x13e1757a0_0 .net *"_ivl_65", 2 0, L_0x13e17aaa0;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13e175850_0 .net/2u *"_ivl_66", 2 0, L_0x1400882e0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e175900_0 .net *"_ivl_7", 25 0, L_0x140088010;  1 drivers
v0x13e1759b0_0 .net *"_ivl_70", 31 0, L_0x13e17ad30;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e175a60_0 .net *"_ivl_73", 25 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e175b10_0 .net/2u *"_ivl_74", 31 0, L_0x140088370;  1 drivers
v0x13e175bc0_0 .net *"_ivl_76", 0 0, L_0x13e17add0;  1 drivers
v0x13e175c60_0 .net *"_ivl_78", 31 0, L_0x13e17af90;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e175d10_0 .net/2u *"_ivl_8", 31 0, L_0x140088058;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e175dc0_0 .net *"_ivl_81", 25 0, L_0x1400883b8;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13e175e70_0 .net/2u *"_ivl_82", 31 0, L_0x140088400;  1 drivers
v0x13e175f20_0 .net *"_ivl_84", 0 0, L_0x13e17b030;  1 drivers
v0x13e175fc0_0 .net *"_ivl_87", 0 0, L_0x13e17aef0;  1 drivers
v0x13e176070_0 .net *"_ivl_88", 31 0, L_0x13e17b200;  1 drivers
L_0x140088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e176120_0 .net *"_ivl_91", 30 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13e1761d0_0 .net/2u *"_ivl_92", 31 0, L_0x140088490;  1 drivers
v0x13e176280_0 .net *"_ivl_94", 0 0, L_0x13e17b150;  1 drivers
v0x13e176320_0 .net *"_ivl_97", 0 0, L_0x13e17b520;  1 drivers
v0x13e1763c0_0 .net "active", 0 0, L_0x13e181360;  alias, 1 drivers
v0x13e176460_0 .net "alu_op1", 31 0, L_0x13e17ed50;  1 drivers
v0x13e176500_0 .net "alu_op2", 31 0, L_0x13e17ee40;  1 drivers
v0x13e1765a0_0 .net "alui_instr", 0 0, L_0x13e17a430;  1 drivers
v0x13e176640_0 .net "b_flag", 0 0, v0x13e16d720_0;  1 drivers
v0x13e1766f0_0 .net "b_imm", 17 0, L_0x13e180e90;  1 drivers
v0x13e176780_0 .net "b_offset", 31 0, L_0x13e181280;  1 drivers
v0x13e176810_0 .net "clk", 0 0, v0x13e178b20_0;  1 drivers
v0x13e1768a0_0 .net "clk_enable", 0 0, v0x13e178c30_0;  1 drivers
v0x13e176930_0 .var "cpu_active", 0 0;
v0x13e1769c0_0 .var "curr_addr", 31 0;
v0x13e176a50_0 .var "data_address", 31 0;
v0x13e176af0_0 .net "data_read", 0 0, L_0x13e1809a0;  alias, 1 drivers
v0x13e176b90_0 .net "data_readdata", 31 0, v0x13e178de0_0;  1 drivers
v0x13e176c70_0 .net "data_write", 0 0, L_0x13e180430;  alias, 1 drivers
v0x13e176d10_0 .net "data_writedata", 31 0, v0x13e16f860_0;  alias, 1 drivers
v0x13e176db0_0 .var "delay_slot", 31 0;
v0x13e176e50_0 .net "effective_addr", 31 0, v0x13e16dae0_0;  1 drivers
v0x13e176ef0_0 .net "funct_code", 5 0, L_0x13e179470;  1 drivers
v0x13e176fa0_0 .net "hi_out", 31 0, v0x13e16fc20_0;  1 drivers
v0x13e177060_0 .net "hl_reg_enable", 0 0, L_0x13e17e660;  1 drivers
v0x13e177130_0 .net "instr_address", 31 0, L_0x13e181490;  alias, 1 drivers
v0x13e1771d0_0 .net "instr_opcode", 5 0, L_0x13e179350;  1 drivers
v0x13e177270_0 .net "instr_readdata", 31 0, v0x13e1790e0_0;  1 drivers
v0x13e177340_0 .net "j_imm", 0 0, L_0x13e17c0e0;  1 drivers
v0x13e1773e0_0 .net "j_reg", 0 0, L_0x13e17cab0;  1 drivers
v0x13e177480_0 .net "link_const", 0 0, L_0x13e17b610;  1 drivers
v0x13e177520_0 .net "link_reg", 0 0, L_0x13e17bb80;  1 drivers
v0x13e1775c0_0 .net "lo_out", 31 0, v0x13e170350_0;  1 drivers
v0x13e177660_0 .net "load_data", 31 0, v0x13e16ebd0_0;  1 drivers
v0x13e177710_0 .net "load_instr", 0 0, L_0x13e17a240;  1 drivers
v0x13e1777a0_0 .net "lw", 0 0, L_0x13e179760;  1 drivers
v0x13e177840_0 .net "mfhi", 0 0, L_0x13e17ced0;  1 drivers
v0x13e1778e0_0 .net "mflo", 0 0, L_0x13e17d1f0;  1 drivers
v0x13e177980_0 .net "movefrom", 0 0, L_0x13e179ea0;  1 drivers
v0x13e177a20_0 .net "muldiv", 0 0, L_0x13e17cba0;  1 drivers
v0x13e177ac0_0 .var "next_delay_slot", 31 0;
v0x13e177b70_0 .net "partial_store", 0 0, L_0x13e1800a0;  1 drivers
v0x13e177c10_0 .net "r_format", 0 0, L_0x13e179640;  1 drivers
v0x13e177cb0_0 .net "reg_a_read_data", 31 0, L_0x13e17e940;  1 drivers
v0x13e177d70_0 .net "reg_a_read_index", 4 0, L_0x13e17d7d0;  1 drivers
v0x13e177e20_0 .net "reg_b_read_data", 31 0, L_0x13e17ebf0;  1 drivers
v0x13e177eb0_0 .net "reg_b_read_index", 4 0, L_0x13e17d410;  1 drivers
v0x13e177f70_0 .net "reg_dst", 0 0, L_0x13e179f90;  1 drivers
v0x13e178000_0 .net "reg_write", 0 0, L_0x13e17a990;  1 drivers
v0x13e1780a0_0 .net "reg_write_data", 31 0, L_0x13e17e5c0;  1 drivers
v0x13e178160_0 .net "reg_write_enable", 0 0, L_0x13e17de60;  1 drivers
v0x13e178210_0 .net "reg_write_index", 4 0, L_0x13e17dc90;  1 drivers
v0x13e1782c0_0 .net "register_v0", 31 0, L_0x13e17ece0;  alias, 1 drivers
v0x13e178370_0 .net "reset", 0 0, v0x13e179240_0;  1 drivers
v0x13e178400_0 .net "result", 31 0, v0x13e16df30_0;  1 drivers
v0x13e1784b0_0 .net "result_hi", 31 0, v0x13e16d8d0_0;  1 drivers
v0x13e178580_0 .net "result_lo", 31 0, v0x13e16da30_0;  1 drivers
v0x13e178650_0 .net "sb", 0 0, L_0x13e1804e0;  1 drivers
v0x13e1786e0_0 .net "sh", 0 0, L_0x13e180580;  1 drivers
v0x13e178770_0 .var "state", 0 0;
v0x13e178810_0 .net "store_instr", 0 0, L_0x13e17ab60;  1 drivers
v0x13e1788b0_0 .net "sw", 0 0, L_0x13e1798d0;  1 drivers
E_0x13e16c540/0 .event edge, v0x13e16d720_0, v0x13e176db0_0, v0x13e176780_0, v0x13e177340_0;
E_0x13e16c540/1 .event edge, v0x13e16d980_0, v0x13e1773e0_0, v0x13e171010_0;
E_0x13e16c540 .event/or E_0x13e16c540/0, E_0x13e16c540/1;
E_0x13e16ce60 .event edge, v0x13e16f540_0, v0x13e16dae0_0;
L_0x13e179350 .part v0x13e1790e0_0, 26, 6;
L_0x13e179470 .part v0x13e1790e0_0, 0, 6;
L_0x13e179510 .concat [ 6 26 0 0], L_0x13e179350, L_0x140088010;
L_0x13e179640 .cmp/eq 32, L_0x13e179510, L_0x140088058;
L_0x13e179760 .cmp/eq 6, L_0x13e179350, L_0x1400880a0;
L_0x13e1798d0 .cmp/eq 6, L_0x13e179350, L_0x1400880e8;
L_0x13e1799b0 .concat [ 6 26 0 0], L_0x13e179350, L_0x140088130;
L_0x13e179b50 .cmp/eq 32, L_0x13e1799b0, L_0x140088178;
L_0x13e179c70 .concat [ 6 26 0 0], L_0x13e179350, L_0x1400881c0;
L_0x13e179d60 .cmp/eq 32, L_0x13e179c70, L_0x140088208;
L_0x13e17a040 .part L_0x13e179350, 3, 3;
L_0x13e17a240 .cmp/eq 3, L_0x13e17a040, L_0x140088250;
L_0x13e17a320 .part L_0x13e179350, 3, 3;
L_0x13e17a430 .cmp/eq 3, L_0x13e17a320, L_0x140088298;
L_0x13e17a510 .reduce/nor L_0x13e17cba0;
L_0x13e17aaa0 .part L_0x13e179350, 3, 3;
L_0x13e17ab60 .cmp/eq 3, L_0x13e17aaa0, L_0x1400882e0;
L_0x13e17ad30 .concat [ 6 26 0 0], L_0x13e179350, L_0x140088328;
L_0x13e17add0 .cmp/eq 32, L_0x13e17ad30, L_0x140088370;
L_0x13e17af90 .concat [ 6 26 0 0], L_0x13e179350, L_0x1400883b8;
L_0x13e17b030 .cmp/eq 32, L_0x13e17af90, L_0x140088400;
L_0x13e17aef0 .part v0x13e1790e0_0, 20, 1;
L_0x13e17b200 .concat [ 1 31 0 0], L_0x13e17aef0, L_0x140088448;
L_0x13e17b150 .cmp/eq 32, L_0x13e17b200, L_0x140088490;
L_0x13e17b790 .concat [ 6 26 0 0], L_0x13e179350, L_0x1400884d8;
L_0x13e17b300 .cmp/eq 32, L_0x13e17b790, L_0x140088520;
L_0x13e17b980 .part v0x13e1790e0_0, 0, 6;
L_0x13e17b830 .cmp/eq 6, L_0x13e17b980, L_0x140088568;
L_0x13e17bcb0 .concat [ 6 26 0 0], L_0x13e179350, L_0x1400885b0;
L_0x13e17ba20 .cmp/eq 32, L_0x13e17bcb0, L_0x1400885f8;
L_0x13e17bec0 .concat [ 6 26 0 0], L_0x13e179350, L_0x140088640;
L_0x13e17bd50 .cmp/eq 32, L_0x13e17bec0, L_0x140088688;
L_0x13e17c230 .concat [ 6 26 0 0], L_0x13e179350, L_0x1400886d0;
L_0x13e17bfa0 .cmp/eq 32, L_0x13e17c230, L_0x140088718;
L_0x13e17c5e0 .part v0x13e1790e0_0, 0, 6;
L_0x13e17c4d0 .cmp/eq 6, L_0x13e17c5e0, L_0x140088760;
L_0x13e17c8a0 .part v0x13e1790e0_0, 0, 6;
L_0x13e17c780 .cmp/eq 6, L_0x13e17c8a0, L_0x1400887a8;
L_0x13e17cc10 .part L_0x13e179470, 3, 2;
L_0x13e17c940 .cmp/eq 2, L_0x13e17cc10, L_0x1400887f0;
L_0x13e17cdf0 .cmp/eq 6, L_0x13e179470, L_0x140088838;
L_0x13e17d020 .cmp/eq 6, L_0x13e179470, L_0x140088880;
L_0x13e17d330 .cmp/eq 6, L_0x13e179470, L_0x1400888c8;
L_0x13e17b400 .cmp/eq 6, L_0x13e179470, L_0x140088910;
L_0x13e17d7d0 .part v0x13e1790e0_0, 21, 5;
L_0x13e17d410 .part v0x13e1790e0_0, 16, 5;
L_0x13e17da20 .part v0x13e1790e0_0, 11, 5;
L_0x13e17d8b0 .part v0x13e1790e0_0, 16, 5;
L_0x13e17d950 .functor MUXZ 5, L_0x13e17d8b0, L_0x13e17da20, L_0x13e179f90, C4<>;
L_0x13e17dc90 .functor MUXZ 5, L_0x13e17d950, L_0x140088958, L_0x13e17b610, C4<>;
L_0x13e17cf80 .arith/sum 32, v0x13e176db0_0, L_0x1400889a0;
L_0x13e17dac0 .functor MUXZ 32, v0x13e16df30_0, v0x13e16ebd0_0, L_0x13e17a240, C4<>;
L_0x13e17e330 .functor MUXZ 32, L_0x13e17dac0, v0x13e170350_0, L_0x13e17d1f0, C4<>;
L_0x13e17e1f0 .functor MUXZ 32, L_0x13e17e330, v0x13e16fc20_0, L_0x13e17ced0, C4<>;
L_0x13e17e5c0 .functor MUXZ 32, L_0x13e17e1f0, L_0x13e17cf80, L_0x13e17df90, C4<>;
L_0x13e17ff60 .concat [ 1 31 0 0], v0x13e178770_0, L_0x140088ac0;
L_0x13e180000 .cmp/eq 32, L_0x13e17ff60, L_0x140088b08;
L_0x13e1804e0 .cmp/eq 6, L_0x13e179350, L_0x140088b50;
L_0x13e180580 .cmp/eq 6, L_0x13e179350, L_0x140088b98;
L_0x13e180190 .reduce/nor v0x13e178770_0;
L_0x13e180dd0 .part v0x13e1790e0_0, 0, 16;
L_0x13e180660 .concat [ 16 2 0 0], L_0x13e180dd0, L_0x140088c28;
L_0x13e181080 .part L_0x13e180660, 0, 16;
L_0x13e180e90 .concat [ 2 16 0 0], L_0x140088c70, L_0x13e181080;
L_0x13e180fb0 .part L_0x13e180e90, 17, 1;
L_0x13e181120 .functor MUXZ 14, L_0x140088d00, L_0x140088cb8, L_0x13e180fb0, C4<>;
L_0x13e181280 .concat [ 18 14 0 0], L_0x13e180e90, L_0x13e181120;
S_0x13e16ce90 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x13e16cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13e16d1f0_0 .net *"_ivl_10", 15 0, L_0x13e17f740;  1 drivers
L_0x140088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e16d2b0_0 .net/2u *"_ivl_14", 15 0, L_0x140088a78;  1 drivers
v0x13e16d360_0 .net *"_ivl_17", 15 0, L_0x13e17f880;  1 drivers
v0x13e16d420_0 .net *"_ivl_5", 0 0, L_0x13e17f090;  1 drivers
v0x13e16d4d0_0 .net *"_ivl_6", 15 0, L_0x13e17c680;  1 drivers
v0x13e16d5c0_0 .net *"_ivl_9", 15 0, L_0x13e17f440;  1 drivers
v0x13e16d670_0 .net "addr_rt", 4 0, L_0x13e17faf0;  1 drivers
v0x13e16d720_0 .var "b_flag", 0 0;
v0x13e16d7c0_0 .net "funct", 5 0, L_0x13e17e080;  1 drivers
v0x13e16d8d0_0 .var "hi", 31 0;
v0x13e16d980_0 .net "instructionword", 31 0, v0x13e1790e0_0;  alias, 1 drivers
v0x13e16da30_0 .var "lo", 31 0;
v0x13e16dae0_0 .var "memaddroffset", 31 0;
v0x13e16db90_0 .var "multresult", 63 0;
v0x13e16dc40_0 .net "op1", 31 0, L_0x13e17ed50;  alias, 1 drivers
v0x13e16dcf0_0 .net "op2", 31 0, L_0x13e17ee40;  alias, 1 drivers
v0x13e16dda0_0 .net "opcode", 5 0, L_0x13e17eff0;  1 drivers
v0x13e16df30_0 .var "result", 31 0;
v0x13e16dfc0_0 .net "shamt", 4 0, L_0x13e17fa50;  1 drivers
v0x13e16e070_0 .net/s "sign_op1", 31 0, L_0x13e17ed50;  alias, 1 drivers
v0x13e16e130_0 .net/s "sign_op2", 31 0, L_0x13e17ee40;  alias, 1 drivers
v0x13e16e1c0_0 .net "simmediatedata", 31 0, L_0x13e17f7e0;  1 drivers
v0x13e16e250_0 .net "simmediatedatas", 31 0, L_0x13e17f7e0;  alias, 1 drivers
v0x13e16e2e0_0 .net "uimmediatedata", 31 0, L_0x13e17f920;  1 drivers
v0x13e16e370_0 .net "unsign_op1", 31 0, L_0x13e17ed50;  alias, 1 drivers
v0x13e16e440_0 .net "unsign_op2", 31 0, L_0x13e17ee40;  alias, 1 drivers
v0x13e16e520_0 .var "unsigned_result", 31 0;
E_0x13e16d160/0 .event edge, v0x13e16dda0_0, v0x13e16d7c0_0, v0x13e16dcf0_0, v0x13e16dfc0_0;
E_0x13e16d160/1 .event edge, v0x13e16dc40_0, v0x13e16db90_0, v0x13e16d670_0, v0x13e16e1c0_0;
E_0x13e16d160/2 .event edge, v0x13e16e2e0_0, v0x13e16e520_0;
E_0x13e16d160 .event/or E_0x13e16d160/0, E_0x13e16d160/1, E_0x13e16d160/2;
L_0x13e17eff0 .part v0x13e1790e0_0, 26, 6;
L_0x13e17e080 .part v0x13e1790e0_0, 0, 6;
L_0x13e17f090 .part v0x13e1790e0_0, 15, 1;
LS_0x13e17c680_0_0 .concat [ 1 1 1 1], L_0x13e17f090, L_0x13e17f090, L_0x13e17f090, L_0x13e17f090;
LS_0x13e17c680_0_4 .concat [ 1 1 1 1], L_0x13e17f090, L_0x13e17f090, L_0x13e17f090, L_0x13e17f090;
LS_0x13e17c680_0_8 .concat [ 1 1 1 1], L_0x13e17f090, L_0x13e17f090, L_0x13e17f090, L_0x13e17f090;
LS_0x13e17c680_0_12 .concat [ 1 1 1 1], L_0x13e17f090, L_0x13e17f090, L_0x13e17f090, L_0x13e17f090;
L_0x13e17c680 .concat [ 4 4 4 4], LS_0x13e17c680_0_0, LS_0x13e17c680_0_4, LS_0x13e17c680_0_8, LS_0x13e17c680_0_12;
L_0x13e17f440 .part v0x13e1790e0_0, 0, 16;
L_0x13e17f740 .concat [ 16 0 0 0], L_0x13e17f440;
L_0x13e17f7e0 .concat [ 16 16 0 0], L_0x13e17f740, L_0x13e17c680;
L_0x13e17f880 .part v0x13e1790e0_0, 0, 16;
L_0x13e17f920 .concat [ 16 16 0 0], L_0x13e17f880, L_0x140088a78;
L_0x13e17fa50 .part v0x13e1790e0_0, 6, 5;
L_0x13e17faf0 .part v0x13e1790e0_0, 16, 5;
S_0x13e16e670 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x13e16cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x13e16e910_0 .net "address", 31 0, v0x13e16dae0_0;  alias, 1 drivers
v0x13e16e9c0_0 .net "datafromMem", 31 0, v0x13e178de0_0;  alias, 1 drivers
v0x13e16ea60_0 .net "instr_word", 31 0, v0x13e1790e0_0;  alias, 1 drivers
v0x13e16eb30_0 .net "opcode", 5 0, L_0x13e17fbf0;  1 drivers
v0x13e16ebd0_0 .var "out_transformed", 31 0;
v0x13e16ecc0_0 .net "regword", 31 0, L_0x13e17ebf0;  alias, 1 drivers
v0x13e16ed70_0 .net "whichbyte", 1 0, L_0x13e17fc90;  1 drivers
E_0x13e16e8b0/0 .event edge, v0x13e16eb30_0, v0x13e16e9c0_0, v0x13e16ed70_0, v0x13e16d980_0;
E_0x13e16e8b0/1 .event edge, v0x13e16ecc0_0;
E_0x13e16e8b0 .event/or E_0x13e16e8b0/0, E_0x13e16e8b0/1;
L_0x13e17fbf0 .part v0x13e1790e0_0, 26, 6;
L_0x13e17fc90 .part v0x13e16dae0_0, 0, 2;
S_0x13e16eea0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x13e16cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13e16f140_0 .net *"_ivl_1", 1 0, L_0x13e180b90;  1 drivers
L_0x140088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13e16f200_0 .net *"_ivl_5", 0 0, L_0x140088be0;  1 drivers
v0x13e16f2b0_0 .net "bytenum", 2 0, L_0x13e180840;  1 drivers
v0x13e16f370_0 .net "dataword", 31 0, v0x13e178de0_0;  alias, 1 drivers
v0x13e16f430_0 .net "eff_addr", 31 0, v0x13e16dae0_0;  alias, 1 drivers
v0x13e16f540_0 .net "opcode", 5 0, L_0x13e179350;  alias, 1 drivers
v0x13e16f5d0_0 .net "regbyte", 7 0, L_0x13e180c70;  1 drivers
v0x13e16f680_0 .net "reghalfword", 15 0, L_0x13e180d10;  1 drivers
v0x13e16f730_0 .net "regword", 31 0, L_0x13e17ebf0;  alias, 1 drivers
v0x13e16f860_0 .var "storedata", 31 0;
E_0x13e16f0e0/0 .event edge, v0x13e16f540_0, v0x13e16ecc0_0, v0x13e16f2b0_0, v0x13e16f5d0_0;
E_0x13e16f0e0/1 .event edge, v0x13e16e9c0_0, v0x13e16f680_0;
E_0x13e16f0e0 .event/or E_0x13e16f0e0/0, E_0x13e16f0e0/1;
L_0x13e180b90 .part v0x13e16dae0_0, 0, 2;
L_0x13e180840 .concat [ 2 1 0 0], L_0x13e180b90, L_0x140088be0;
L_0x13e180c70 .part L_0x13e17ebf0, 0, 8;
L_0x13e180d10 .part L_0x13e17ebf0, 0, 16;
S_0x13e16f930 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x13e16cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13e16fb70_0 .net "clk", 0 0, v0x13e178b20_0;  alias, 1 drivers
v0x13e16fc20_0 .var "data", 31 0;
v0x13e16fcd0_0 .net "data_in", 31 0, v0x13e16d8d0_0;  alias, 1 drivers
v0x13e16fda0_0 .net "data_out", 31 0, v0x13e16fc20_0;  alias, 1 drivers
v0x13e16fe40_0 .net "enable", 0 0, L_0x13e17e660;  alias, 1 drivers
v0x13e16ff20_0 .net "reset", 0 0, v0x13e179240_0;  alias, 1 drivers
S_0x13e170040 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x13e16cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13e1702c0_0 .net "clk", 0 0, v0x13e178b20_0;  alias, 1 drivers
v0x13e170350_0 .var "data", 31 0;
v0x13e1703e0_0 .net "data_in", 31 0, v0x13e16da30_0;  alias, 1 drivers
v0x13e1704b0_0 .net "data_out", 31 0, v0x13e170350_0;  alias, 1 drivers
v0x13e170550_0 .net "enable", 0 0, L_0x13e17e660;  alias, 1 drivers
v0x13e170620_0 .net "reset", 0 0, v0x13e179240_0;  alias, 1 drivers
S_0x13e170730 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x13e16cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13e17e940 .functor BUFZ 32, L_0x13e17e4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13e17ebf0 .functor BUFZ 32, L_0x13e17ea30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13e1713c0_2 .array/port v0x13e1713c0, 2;
L_0x13e17ece0 .functor BUFZ 32, v0x13e1713c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13e170a60_0 .net *"_ivl_0", 31 0, L_0x13e17e4d0;  1 drivers
v0x13e170b20_0 .net *"_ivl_10", 6 0, L_0x13e17ead0;  1 drivers
L_0x140088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e170bc0_0 .net *"_ivl_13", 1 0, L_0x140088a30;  1 drivers
v0x13e170c60_0 .net *"_ivl_2", 6 0, L_0x13e17e820;  1 drivers
L_0x1400889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e170d10_0 .net *"_ivl_5", 1 0, L_0x1400889e8;  1 drivers
v0x13e170e00_0 .net *"_ivl_8", 31 0, L_0x13e17ea30;  1 drivers
v0x13e170eb0_0 .net "r_clk", 0 0, v0x13e178b20_0;  alias, 1 drivers
v0x13e170f80_0 .net "r_clk_enable", 0 0, v0x13e178c30_0;  alias, 1 drivers
v0x13e171010_0 .net "read_data1", 31 0, L_0x13e17e940;  alias, 1 drivers
v0x13e171120_0 .net "read_data2", 31 0, L_0x13e17ebf0;  alias, 1 drivers
v0x13e1711b0_0 .net "read_reg1", 4 0, L_0x13e17d7d0;  alias, 1 drivers
v0x13e171260_0 .net "read_reg2", 4 0, L_0x13e17d410;  alias, 1 drivers
v0x13e171310_0 .net "register_v0", 31 0, L_0x13e17ece0;  alias, 1 drivers
v0x13e1713c0 .array "registers", 0 31, 31 0;
v0x13e171760_0 .net "reset", 0 0, v0x13e179240_0;  alias, 1 drivers
v0x13e171830_0 .net "write_control", 0 0, L_0x13e17de60;  alias, 1 drivers
v0x13e1718c0_0 .net "write_data", 31 0, L_0x13e17e5c0;  alias, 1 drivers
v0x13e171a50_0 .net "write_reg", 4 0, L_0x13e17dc90;  alias, 1 drivers
L_0x13e17e4d0 .array/port v0x13e1713c0, L_0x13e17e820;
L_0x13e17e820 .concat [ 5 2 0 0], L_0x13e17d7d0, L_0x1400889e8;
L_0x13e17ea30 .array/port v0x13e1713c0, L_0x13e17ead0;
L_0x13e17ead0 .concat [ 5 2 0 0], L_0x13e17d410, L_0x140088a30;
    .scope S_0x13e14f860;
T_0 ;
    %wait E_0x13e1507f0;
    %load/vec4 v0x13e16bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13e16bc90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13e16bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13e16bdf0_0;
    %assign/vec4 v0x13e16bc90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13e170730;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13e1713c0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x13e170730;
T_2 ;
    %wait E_0x13e15c3a0;
    %load/vec4 v0x13e171760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13e170f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13e171830_0;
    %load/vec4 v0x13e171a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13e1718c0_0;
    %load/vec4 v0x13e171a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1713c0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13e16ce90;
T_3 ;
    %wait E_0x13e16d160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %load/vec4 v0x13e16dda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x13e16d7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x13e16e130_0;
    %ix/getv 4, v0x13e16dfc0_0;
    %shiftl 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x13e16e130_0;
    %ix/getv 4, v0x13e16dfc0_0;
    %shiftr 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x13e16e130_0;
    %ix/getv 4, v0x13e16dfc0_0;
    %shiftr/s 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x13e16e130_0;
    %load/vec4 v0x13e16e370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x13e16e130_0;
    %load/vec4 v0x13e16e370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x13e16e130_0;
    %load/vec4 v0x13e16e370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x13e16e070_0;
    %pad/s 64;
    %load/vec4 v0x13e16e130_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13e16db90_0, 0, 64;
    %load/vec4 v0x13e16db90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13e16d8d0_0, 0, 32;
    %load/vec4 v0x13e16db90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13e16da30_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x13e16e370_0;
    %pad/u 64;
    %load/vec4 v0x13e16e440_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13e16db90_0, 0, 64;
    %load/vec4 v0x13e16db90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13e16d8d0_0, 0, 32;
    %load/vec4 v0x13e16db90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13e16da30_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e130_0;
    %mod/s;
    %store/vec4 v0x13e16d8d0_0, 0, 32;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e130_0;
    %div/s;
    %store/vec4 v0x13e16da30_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %mod;
    %store/vec4 v0x13e16d8d0_0, 0, 32;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %div;
    %store/vec4 v0x13e16da30_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x13e16dc40_0;
    %store/vec4 v0x13e16d8d0_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x13e16dc40_0;
    %store/vec4 v0x13e16da30_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e130_0;
    %add;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %add;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %sub;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %and;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %or;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %xor;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %or;
    %inv;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x13e16d670_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x13e16e070_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x13e16e070_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x13e16e070_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x13e16e070_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e130_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16dcf0_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x13e16e070_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x13e16e070_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e16d720_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e2e0_0;
    %and;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e2e0_0;
    %or;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x13e16e370_0;
    %load/vec4 v0x13e16e2e0_0;
    %xor;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x13e16e2e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13e16e520_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x13e16e070_0;
    %load/vec4 v0x13e16e1c0_0;
    %add;
    %store/vec4 v0x13e16dae0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x13e16e520_0;
    %store/vec4 v0x13e16df30_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13e16e670;
T_4 ;
    %wait E_0x13e16e8b0;
    %load/vec4 v0x13e16eb30_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x13e16ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x13e16ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x13e16ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x13e16ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x13e16ea60_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x13e16ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x13e16ecc0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x13e16ecc0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x13e16ecc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x13e16ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16ecc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16ecc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x13e16e9c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13e16ecc0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16ebd0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13e170040;
T_5 ;
    %wait E_0x13e15c3a0;
    %load/vec4 v0x13e170620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e170350_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13e170550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13e1703e0_0;
    %assign/vec4 v0x13e170350_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13e16f930;
T_6 ;
    %wait E_0x13e15c3a0;
    %load/vec4 v0x13e16ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e16fc20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13e16fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x13e16fcd0_0;
    %assign/vec4 v0x13e16fc20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13e16eea0;
T_7 ;
    %wait E_0x13e16f0e0;
    %load/vec4 v0x13e16f540_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13e16f730_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e16f860_0, 4, 8;
    %load/vec4 v0x13e16f730_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e16f860_0, 4, 8;
    %load/vec4 v0x13e16f730_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e16f860_0, 4, 8;
    %load/vec4 v0x13e16f730_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e16f860_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13e16f540_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13e16f2b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x13e16f5d0_0;
    %load/vec4 v0x13e16f370_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16f860_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x13e16f370_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13e16f5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16f370_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13e16f860_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x13e16f370_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13e16f5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16f370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16f860_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x13e16f370_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13e16f5d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16f860_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x13e16f540_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x13e16f2b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x13e16f680_0;
    %load/vec4 v0x13e16f370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16f860_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x13e16f370_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13e16f680_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16f860_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13e16cad0;
T_8 ;
    %wait E_0x13e16ce60;
    %load/vec4 v0x13e1771d0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x13e176e50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13e176a50_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13e16cad0;
T_9 ;
    %wait E_0x13e16c540;
    %load/vec4 v0x13e176640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13e176db0_0;
    %load/vec4 v0x13e176780_0;
    %add;
    %store/vec4 v0x13e177ac0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13e177340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x13e176db0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13e177270_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13e177ac0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13e1773e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13e177cb0_0;
    %store/vec4 v0x13e177ac0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x13e176db0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13e177ac0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13e16cad0;
T_10 ;
    %wait E_0x13e15c3a0;
    %load/vec4 v0x13e1768a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13e178370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13e1769c0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13e176db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e176930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e178770_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x13e176930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x13e178770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e178770_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x13e178770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e178770_0, 0;
    %load/vec4 v0x13e176db0_0;
    %assign/vec4 v0x13e1769c0_0, 0;
    %load/vec4 v0x13e177ac0_0;
    %assign/vec4 v0x13e176db0_0, 0;
    %load/vec4 v0x13e1769c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e176930_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13e13c240;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e178b20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13e178b20_0;
    %inv;
    %store/vec4 v0x13e178b20_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x13e13c240;
T_12 ;
    %fork t_1, S_0x13e16c000;
    %jmp t_0;
    .scope S_0x13e16c000;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e179240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e178c30_0, 0, 1;
    %wait E_0x13e15c3a0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e179240_0, 0, 1;
    %wait E_0x13e15c3a0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13e16c340_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13e178de0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13e16c5a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13e16c7b0_0, 0, 5;
    %load/vec4 v0x13e16c340_0;
    %store/vec4 v0x13e16c8c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13e16c400_0, 0, 16;
    %load/vec4 v0x13e16c5a0_0;
    %load/vec4 v0x13e16c7b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16c4b0_0, 0, 32;
    %load/vec4 v0x13e16c4b0_0;
    %store/vec4 v0x13e1790e0_0, 0, 32;
    %load/vec4 v0x13e178de0_0;
    %load/vec4 v0x13e16c340_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13e178de0_0, 0, 32;
    %wait E_0x13e15c3a0;
    %delay 2, 0;
    %load/vec4 v0x13e178e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x13e178d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x13e16c340_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13e16c340_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13e16c340_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13e16c5a0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13e16c290_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x13e16c340_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x13e16c970_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13e16c7b0_0, 0, 5;
    %load/vec4 v0x13e16c340_0;
    %store/vec4 v0x13e16c8c0_0, 0, 5;
    %load/vec4 v0x13e16c340_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13e16c700_0, 0, 5;
    %load/vec4 v0x13e16c5a0_0;
    %load/vec4 v0x13e16c7b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16c650_0, 0, 32;
    %load/vec4 v0x13e16c650_0;
    %store/vec4 v0x13e1790e0_0, 0, 32;
    %wait E_0x13e15c3a0;
    %delay 2, 0;
    %load/vec4 v0x13e16c340_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13e16c340_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13e16c340_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13e16ca20_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13e16c5a0_0, 0, 6;
    %load/vec4 v0x13e16c340_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13e16c7b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13e16c8c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13e16c400_0, 0, 16;
    %load/vec4 v0x13e16c5a0_0;
    %load/vec4 v0x13e16c7b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e16c400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13e16c4b0_0, 0, 32;
    %load/vec4 v0x13e16c4b0_0;
    %store/vec4 v0x13e1790e0_0, 0, 32;
    %wait E_0x13e15c3a0;
    %delay 2, 0;
    %load/vec4 v0x13e16ca20_0;
    %load/vec4 v0x13e16c340_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13e16ca20_0, 0, 32;
    %load/vec4 v0x13e16ca20_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x13e16c340_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13e16c1d0_0, 0, 32;
    %load/vec4 v0x13e179170_0;
    %load/vec4 v0x13e16c1d0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x13e16c1d0_0, v0x13e179170_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x13e16c340_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13e16c340_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e13c240;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sll_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
