INFO: [VRFC 10-163] Analyzing VHDL file "/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.srcs/sources_1/new/FSM_A1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_A1'
