

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
2cd6361c7e75d1fd901667bdc199ae0a  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x563f6dc05ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c38..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f6dc05ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18813
gpu_sim_insn = 12710760
gpu_ipc =     675.6371
gpu_tot_sim_cycle = 18813
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     675.6371
gpu_tot_issued_cta = 47
gpu_occupancy = 20.9623% 
gpu_tot_occupancy = 20.9623% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0167
partiton_level_parallism_total  =       2.0167
partiton_level_parallism_util =       3.9435
partiton_level_parallism_util_total  =       3.9435
L2_BW  =      91.4448 GB/Sec
L2_BW_total  =      91.4448 GB/Sec
gpu_total_sim_rate=385174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1246, 1246, 1245, 1246, 1246, 1246, 1246, 1246, 1245, 1246, 1243, 1245, 1246, 1245, 1246, 1246, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8080	W0_Idle:31846	W0_Scoreboard:1056700	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:94221	WS1:94211	WS2:94229	WS3:93818	
dual_issue_nums: WS0:7416	WS1:7421	WS2:7412	WS3:7342	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 357 
max_icnt2mem_latency = 71 
maxmrqlatency = 49 
max_icnt2sh_latency = 42 
averagemflatency = 235 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:15942 	2453 	1878 	1515 	766 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23397 	14543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11727 	17825 	5676 	2623 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16861 	18113 	2829 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        76        52        64        56        56        60        52        48        48        68        32        48        64        24        32 
dram[1]:        56        60        40        68        80        64        44        60        36        28        40        48        56        40        60        68 
dram[2]:        52        56        36        44        40        72        72        56        28        28        68        60        44        24        76        40 
dram[3]:        64        36        56        56        36        52        24        60        72        76        44        56        56        52        76        92 
dram[4]:        80        72        52        56        64        56        48        48        44        60        72        64        60        76        72        60 
dram[5]:        52        40        56        52        56        56        76        60        60        56        48        44        68        76        60        52 
dram[6]:        60        44        24        68        40        56        48        52        40        48        52        56        56        52        56        60 
dram[7]:        52        56        72        36        76        44        68        72        36        48        68        64        32        44        32        72 
dram[8]:        84        56        56        44        64        68        48        96        88        64        56        40        76        52        64        48 
dram[9]:        48        52        72        36        68        48        76        32        40        36        32        64        52        68        44        52 
dram[10]:        64        44        84        56        64        48        60        48        60        64        48        48        60        80        72        72 
dram[11]:        40        56        60        76        56        80        56        44        64        40        60        68        76        60        48        40 
maximum service time to same row:
dram[0]:     10714     10742     11503     11479     12076     12101     12725     13047     13184     13614     14382     14532     15321     15173     15849     15864 
dram[1]:     10677     10762     11484     11452     12125     12142     12782     12750     13638     13187     13781     14549     15215     15229     15792     15811 
dram[2]:     10524     10759     11533     11463     12115     12122     13071     13053     13633     13689     14541     14526     15165     15717     15809     15801 
dram[3]:     10686     10523     11480     11490     12122     11993     12784     13022     13671     13701     14575     14613     15194     15161     16151     15856 
dram[4]:     10663     10778     11547     11503     12133     12135     12771     12596     13886     13645     14525     14546     15182     15179     15597     15589 
dram[5]:     10777     10568     11408     11507     12101     11995     12761     12748     13872     13893     14545     14613     15179     15171     16102     15856 
dram[6]:     10775     10239     11511     11512     12103     12074     13010     13005     13667     13665     14816     13783     14988     15228     16072     15845 
dram[7]:     10727     10899     11471     11739     12358     12139     13026     12591     13630     13899     14528     14631     15264     14983     15837     15813 
dram[8]:     10570     10550     11458     11666     12124     12110     12755     12725     13891     13624     14640     14593     15190     14993     15818     15844 
dram[9]:     10536     10753     11520     11809     12097     12116     12736     12759     13187     13637     14611     14597     15175     15233     15802     16074 
dram[10]:     10540     10698     11497     11847     12140     12395     12595     12765     13879     13639     13791     14384     15226     15207     15796     15792 
dram[11]:     10901     10588     11461     11403     11995     12084     13249     13030     13631     13686     14515     14526     15185     15213     15861     15848 
average row accesses per activate:
dram[0]: 72.000000 96.000000 42.000000 66.000000 112.000000 120.000000 120.000000 88.000000 104.000000 84.000000 108.000000 92.000000 96.000000 124.000000 60.000000 84.000000 
dram[1]: 73.000000 78.000000 50.000000 78.000000 160.000000 116.000000 80.000000 100.000000 96.000000 112.000000 104.000000 84.000000 108.000000 116.000000 152.000000 108.000000 
dram[2]: 90.000000 60.000000 50.000000 54.000000 100.000000 136.000000 112.000000 132.000000 108.000000 72.000000 120.000000 104.000000 108.000000 48.000000 148.000000 116.000000 
dram[3]: 82.000000 58.000000 66.000000 70.000000 108.000000 96.000000 92.000000 136.000000 120.000000 144.000000 92.000000 140.000000 116.000000 108.000000 128.000000 140.000000 
dram[4]: 100.000000 98.000000 54.000000 76.000000 120.000000 116.000000 112.000000 92.000000 124.000000 136.000000 132.000000 152.000000 128.000000 144.000000 132.000000 104.000000 
dram[5]: 74.000000 46.000000 60.000000 64.000000 124.000000 104.000000 120.000000 132.000000 96.000000 100.000000 104.000000 88.000000 116.000000 148.000000 84.000000 124.000000 
dram[6]: 68.000000 60.000000 58.000000 66.000000 100.000000 128.000000 100.000000 124.000000 84.000000 92.000000 100.000000 100.000000 84.000000 112.000000 96.000000 128.000000 
dram[7]: 76.000000 82.000000 64.000000 44.000000 124.000000 100.000000 116.000000 124.000000 84.000000 92.000000 136.000000 96.000000 92.000000 120.000000 120.000000 140.000000 
dram[8]: 72.000000 96.000000 66.000000 52.000000 120.000000 124.000000 116.000000 152.000000 140.000000 120.000000 92.000000 72.000000 132.000000 120.000000 120.000000 100.000000 
dram[9]: 62.000000 72.000000 74.000000 60.000000 128.000000 124.000000 176.000000 84.000000 96.000000 72.000000 100.000000 124.000000 128.000000 116.000000 108.000000 84.000000 
dram[10]: 80.000000 78.000000 74.000000 68.000000 104.000000 84.000000 112.000000 96.000000 112.000000 116.000000 100.000000 104.000000 120.000000 128.000000 156.000000 140.000000 
dram[11]: 64.000000 62.000000 64.000000 60.000000 96.000000 128.000000 92.000000 92.000000 100.000000 108.000000 104.000000 100.000000 136.000000 104.000000 88.000000 96.000000 
average row locality = 22598/240 = 94.158333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       192        84       132       112       120       120        88       104        84       108        92        96       124        60        84 
dram[1]:       146       156       100       156       160       116        80       100        96       112       104        84       108       116       152       108 
dram[2]:       180       120       100       108       100       136       112       132       108        72       120       104       108        48       148       116 
dram[3]:       164       116       132       140       108        96        92       136       120       144        92       140       116       108       128       140 
dram[4]:       200       196       108       152       120       116       112        92       124       136       132       152       128       144       132       104 
dram[5]:       148        92       120       128       124       104       120       132        96       100       104        88       116       148        84       124 
dram[6]:       136       120       116       132       100       128       100       124        84        92       100       100        84       112        96       128 
dram[7]:       152       164       128        88       124       100       116       124        84        92       136        96        92       120       120       140 
dram[8]:       144       192       132       104       120       124       116       152       140       120        92        72       132       120       120       100 
dram[9]:       124       144       148       120       128       124       176        84        96        72       100       124       128       116       108        84 
dram[10]:       160       156       148       136       104        84       112        96       112       116       100       104       120       128       156       140 
dram[11]:       128       124       128       120        96       128        92        92       100       108       104       100       136       104        88        96 
total dram reads = 22598
bank skew: 200/48 = 4.17
chip skew: 2148/1744 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        376       389       539       459       377       384       417       387       391       370       411       390       381       351       428       383
dram[1]:        396       385       428       407       357       422       389       434       372       352       390       387       362       343       369       392
dram[2]:        416       481       433       413       372       382       349       384       398       488       370       365       363       409       386       387
dram[3]:        419       413       448       430       365       400       379       373       382       397       376       375       377       361       360       377
dram[4]:        370       368       469       433       408       373       381       366       352       344       383       354       348       353       344       378
dram[5]:        492       535       409       433       393       408       394       385       439       378       378       358       350       358       336       347
dram[6]:        447       455       460       438       335       385       388       385       425       410       369       410       393       357       363       361
dram[7]:        381       409       404       474       400       431       385       397       376       394       364       363       355       350       336       338
dram[8]:        386       411       452       384       384       379       375       352       358       381       383       430       364       342       373       347
dram[9]:        411       429       420       426       438       359       381       387       416       475       358       372       355       380       343       349
dram[10]:        432       416       445       424       425       379       376       390       379       398       395       410       348       401       343       344
dram[11]:        376       394       489       473       387       395       439       403       405       377       338       439       401       357       347       389
maximum mf latency per bank:
dram[0]:        305       313       316       303       312       329       305       292       285       296       279       272       276       270       272       278
dram[1]:        299       284       299       314       303       319       313       297       288       276       269       291       275       272       282       298
dram[2]:        309       300       324       305       298       310       283       295       281       280       295       294       272       279       280       277
dram[3]:        310       303       313       313       314       307       288       276       293       299       287       290       289       306       276       279
dram[4]:        334       308       283       296       308       309       295       281       284       282       286       286       287       282       275       279
dram[5]:        305       308       290       311       327       326       343       357       291       281       273       271       285       276       274       279
dram[6]:        313       300       320       320       292       291       299       306       288       292       270       274       271       282       280       279
dram[7]:        302       314       287       288       291       294       296       303       280       295       290       274       282       274       273       287
dram[8]:        309       304       316       307       297       303       297       308       292       290       287       278       282       273       280       286
dram[9]:        303       297       315       314       326       320       290       280       281       287       274       274       277       274       273       270
dram[10]:        338       324       299       302       311       307       300       297       304       304       276       276       285       277       278       274
dram[11]:        303       299       294       294       310       308       305       303       290       287       275       280       280       279       275       283
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31391 n_act=36 n_pre=20 n_ref_event=94830438222496 n_req=1744 n_rd=1744 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1051
n_activity=9070 dram_eff=0.3846
bk0: 144a 32886i bk1: 192a 32662i bk2: 84a 32948i bk3: 132a 32870i bk4: 112a 32919i bk5: 120a 32859i bk6: 120a 32915i bk7: 88a 32970i bk8: 104a 32944i bk9: 84a 32956i bk10: 108a 32939i bk11: 92a 32999i bk12: 96a 32983i bk13: 124a 32924i bk14: 60a 33034i bk15: 84a 32968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988532
Row_Buffer_Locality_read = 0.988532
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195709
Bank_Level_Parallism_Col = 0.678884
Bank_Level_Parallism_Ready = 1.073925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105092 
total_CMD = 33190 
util_bw = 3488 
Wasted_Col = 1851 
Wasted_Row = 244 
Idle = 27607 

BW Util Bottlenecks: 
RCDc_limit = 455 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1480 
rwq = 0 
CCDLc_limit_alone = 1480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31391 
Read = 1744 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 94830438222496 
n_req = 1744 
total_req = 1744 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1744 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.052546 
Either_Row_CoL_Bus_Util = 0.054203 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000556 
queue_avg = 0.195752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.195752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31240 n_act=36 n_pre=20 n_ref_event=0 n_req=1894 n_rd=1894 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1141
n_activity=9450 dram_eff=0.4008
bk0: 146a 32850i bk1: 156a 32775i bk2: 100a 32922i bk3: 156a 32833i bk4: 160a 32773i bk5: 116a 32896i bk6: 80a 32978i bk7: 100a 32943i bk8: 96a 32960i bk9: 112a 32898i bk10: 104a 32958i bk11: 84a 32971i bk12: 108a 32960i bk13: 116a 32951i bk14: 152a 32817i bk15: 108a 32890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989440
Row_Buffer_Locality_read = 0.989440
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211682
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.078100
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114131 
total_CMD = 33190 
util_bw = 3788 
Wasted_Col = 2025 
Wasted_Row = 204 
Idle = 27173 

BW Util Bottlenecks: 
RCDc_limit = 466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1642 
rwq = 0 
CCDLc_limit_alone = 1642 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31240 
Read = 1894 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1894 
total_req = 1894 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1894 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.057065 
Either_Row_CoL_Bus_Util = 0.058753 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.199006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.199006
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31322 n_act=36 n_pre=20 n_ref_event=0 n_req=1812 n_rd=1812 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1092
n_activity=9333 dram_eff=0.3883
bk0: 180a 32756i bk1: 120a 32892i bk2: 100a 32936i bk3: 108a 32931i bk4: 100a 32971i bk5: 136a 32862i bk6: 112a 32930i bk7: 132a 32897i bk8: 108a 32942i bk9: 72a 33002i bk10: 120a 32914i bk11: 104a 32936i bk12: 108a 32958i bk13: 48a 33054i bk14: 148a 32881i bk15: 116a 32909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988962
Row_Buffer_Locality_read = 0.988962
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194852
Bank_Level_Parallism_Col = 1.173562
Bank_Level_Parallism_Ready = 1.043574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170045 

BW Util details:
bwutil = 0.109190 
total_CMD = 33190 
util_bw = 3624 
Wasted_Col = 1916 
Wasted_Row = 180 
Idle = 27470 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1583 
rwq = 0 
CCDLc_limit_alone = 1583 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31322 
Read = 1812 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1812 
total_req = 1812 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1812 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.054595 
Either_Row_CoL_Bus_Util = 0.056282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.157487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31162 n_act=36 n_pre=20 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1188
n_activity=9784 dram_eff=0.4031
bk0: 164a 32781i bk1: 116a 32887i bk2: 132a 32904i bk3: 140a 32765i bk4: 108a 32927i bk5: 96a 32931i bk6: 92a 32989i bk7: 136a 32851i bk8: 120a 32915i bk9: 144a 32870i bk10: 92a 32987i bk11: 140a 32855i bk12: 116a 32948i bk13: 108a 32906i bk14: 128a 32912i bk15: 140a 32851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989858
Row_Buffer_Locality_read = 0.989858
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218073
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.079027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118831 
total_CMD = 33190 
util_bw = 3944 
Wasted_Col = 1986 
Wasted_Row = 194 
Idle = 27066 

BW Util Bottlenecks: 
RCDc_limit = 463 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1593 
rwq = 0 
CCDLc_limit_alone = 1593 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31162 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1972 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.059415 
Either_Row_CoL_Bus_Util = 0.061103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.205243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=30986 n_act=36 n_pre=20 n_ref_event=0 n_req=2148 n_rd=2148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1294
n_activity=10323 dram_eff=0.4162
bk0: 200a 32659i bk1: 196a 32665i bk2: 108a 32926i bk3: 152a 32816i bk4: 120a 32920i bk5: 116a 32927i bk6: 112a 32911i bk7: 92a 32917i bk8: 124a 32908i bk9: 136a 32880i bk10: 132a 32880i bk11: 152a 32834i bk12: 128a 32893i bk13: 144a 32883i bk14: 132a 32875i bk15: 104a 32932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990689
Row_Buffer_Locality_read = 0.990689
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.259170
Bank_Level_Parallism_Col = 1.235787
Bank_Level_Parallism_Ready = 1.061889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229727 

BW Util details:
bwutil = 0.129437 
total_CMD = 33190 
util_bw = 4296 
Wasted_Col = 2049 
Wasted_Row = 166 
Idle = 26679 

BW Util Bottlenecks: 
RCDc_limit = 453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1704 
rwq = 0 
CCDLc_limit_alone = 1704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 30986 
Read = 2148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2148 
total_req = 2148 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2148 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.064718 
Either_Row_CoL_Bus_Util = 0.066406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.305032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31307 n_act=36 n_pre=20 n_ref_event=0 n_req=1828 n_rd=1828 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1102
n_activity=9583 dram_eff=0.3815
bk0: 148a 32808i bk1: 92a 32969i bk2: 120a 32911i bk3: 128a 32870i bk4: 124a 32874i bk5: 104a 32902i bk6: 120a 32845i bk7: 132a 32823i bk8: 96a 32986i bk9: 100a 32964i bk10: 104a 32990i bk11: 88a 32970i bk12: 116a 32942i bk13: 148a 32887i bk14: 84a 32996i bk15: 124a 32890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989059
Row_Buffer_Locality_read = 0.989059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192337
Bank_Level_Parallism_Col = 1.176352
Bank_Level_Parallism_Ready = 1.057924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176352 

BW Util details:
bwutil = 0.110154 
total_CMD = 33190 
util_bw = 3656 
Wasted_Col = 2000 
Wasted_Row = 199 
Idle = 27335 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1583 
rwq = 0 
CCDLc_limit_alone = 1583 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31307 
Read = 1828 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1828 
total_req = 1828 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1828 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.056734 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000531 
queue_avg = 0.227207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.227207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31382 n_act=36 n_pre=20 n_ref_event=0 n_req=1752 n_rd=1752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1056
n_activity=9371 dram_eff=0.3739
bk0: 136a 32827i bk1: 120a 32884i bk2: 116a 32885i bk3: 132a 32845i bk4: 100a 32918i bk5: 128a 32939i bk6: 100a 33007i bk7: 124a 32889i bk8: 84a 32981i bk9: 92a 32982i bk10: 100a 32994i bk11: 100a 32977i bk12: 84a 33025i bk13: 112a 32916i bk14: 96a 32967i bk15: 128a 32891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988584
Row_Buffer_Locality_read = 0.988584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177899
Bank_Level_Parallism_Col = 1.159889
Bank_Level_Parallism_Ready = 1.046180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159676 

BW Util details:
bwutil = 0.105574 
total_CMD = 33190 
util_bw = 3504 
Wasted_Col = 1928 
Wasted_Row = 214 
Idle = 27544 

BW Util Bottlenecks: 
RCDc_limit = 460 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1562 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31382 
Read = 1752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1752 
total_req = 1752 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1752 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.052787 
Either_Row_CoL_Bus_Util = 0.054474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.183911
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31259 n_act=36 n_pre=20 n_ref_event=0 n_req=1876 n_rd=1876 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.113
n_activity=9798 dram_eff=0.3829
bk0: 152a 32829i bk1: 164a 32794i bk2: 128a 32848i bk3: 88a 32967i bk4: 124a 32886i bk5: 100a 32964i bk6: 116a 32907i bk7: 124a 32849i bk8: 84a 32984i bk9: 92a 32954i bk10: 136a 32868i bk11: 96a 32934i bk12: 92a 32953i bk13: 120a 32914i bk14: 120a 32917i bk15: 140a 32838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989339
Row_Buffer_Locality_read = 0.989339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179249
Bank_Level_Parallism_Col = 1.169157
Bank_Level_Parallism_Ready = 1.050640
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166858 

BW Util details:
bwutil = 0.113046 
total_CMD = 33190 
util_bw = 3752 
Wasted_Col = 2148 
Wasted_Row = 233 
Idle = 27057 

BW Util Bottlenecks: 
RCDc_limit = 458 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1805 
rwq = 0 
CCDLc_limit_alone = 1805 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31259 
Read = 1876 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1876 
total_req = 1876 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1876 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.056523 
Either_Row_CoL_Bus_Util = 0.058180 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000518 
queue_avg = 0.201778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.201778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31154 n_act=36 n_pre=20 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1193
n_activity=9674 dram_eff=0.4093
bk0: 144a 32853i bk1: 192a 32751i bk2: 132a 32837i bk3: 104a 32945i bk4: 120a 32877i bk5: 124a 32836i bk6: 116a 32873i bk7: 152a 32750i bk8: 140a 32822i bk9: 120a 32937i bk10: 92a 32956i bk11: 72a 33034i bk12: 132a 32942i bk13: 120a 32909i bk14: 120a 32930i bk15: 100a 32914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989899
Row_Buffer_Locality_read = 0.989899
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.261587
Bank_Level_Parallism_Col = 1.248595
Bank_Level_Parallism_Ready = 1.089304
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.248595 

BW Util details:
bwutil = 0.119313 
total_CMD = 33190 
util_bw = 3960 
Wasted_Col = 1870 
Wasted_Row = 191 
Idle = 27169 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1512 
rwq = 0 
CCDLc_limit_alone = 1512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31154 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1980 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.059657 
Either_Row_CoL_Bus_Util = 0.061344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.228020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.22802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31258 n_act=36 n_pre=20 n_ref_event=0 n_req=1876 n_rd=1876 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.113
n_activity=9650 dram_eff=0.3888
bk0: 124a 32874i bk1: 144a 32867i bk2: 148a 32829i bk3: 120a 32822i bk4: 128a 32812i bk5: 124a 32823i bk6: 176a 32787i bk7: 84a 32960i bk8: 96a 32974i bk9: 72a 33015i bk10: 100a 32963i bk11: 124a 32876i bk12: 128a 32926i bk13: 116a 32963i bk14: 108a 32965i bk15: 84a 32976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989339
Row_Buffer_Locality_read = 0.989339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204941
Bank_Level_Parallism_Col = 1.195429
Bank_Level_Parallism_Ready = 1.074627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195429 

BW Util details:
bwutil = 0.113046 
total_CMD = 33190 
util_bw = 3752 
Wasted_Col = 2027 
Wasted_Row = 229 
Idle = 27182 

BW Util Bottlenecks: 
RCDc_limit = 468 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1645 
rwq = 0 
CCDLc_limit_alone = 1645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31258 
Read = 1876 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1876 
total_req = 1876 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1876 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.056523 
Either_Row_CoL_Bus_Util = 0.058210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.216390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.21639
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31163 n_act=36 n_pre=20 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1188
n_activity=9639 dram_eff=0.4092
bk0: 160a 32763i bk1: 156a 32787i bk2: 148a 32815i bk3: 136a 32856i bk4: 104a 32942i bk5: 84a 32994i bk6: 112a 32916i bk7: 96a 32938i bk8: 112a 32904i bk9: 116a 32881i bk10: 100a 32956i bk11: 104a 32912i bk12: 120a 32893i bk13: 128a 32876i bk14: 156a 32851i bk15: 140a 32865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989858
Row_Buffer_Locality_read = 0.989858
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246069
Bank_Level_Parallism_Col = 1.233933
Bank_Level_Parallism_Ready = 1.075051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.230681 

BW Util details:
bwutil = 0.118831 
total_CMD = 33190 
util_bw = 3944 
Wasted_Col = 1964 
Wasted_Row = 204 
Idle = 27078 

BW Util Bottlenecks: 
RCDc_limit = 422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1621 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31163 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1972 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.059415 
Either_Row_CoL_Bus_Util = 0.061073 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000493 
queue_avg = 0.265261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.265261
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33190 n_nop=31390 n_act=36 n_pre=20 n_ref_event=0 n_req=1744 n_rd=1744 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1051
n_activity=9295 dram_eff=0.3753
bk0: 128a 32907i bk1: 124a 32910i bk2: 128a 32912i bk3: 120a 32889i bk4: 96a 32936i bk5: 128a 32868i bk6: 92a 32954i bk7: 92a 32960i bk8: 100a 32970i bk9: 108a 32918i bk10: 104a 32943i bk11: 100a 32958i bk12: 136a 32861i bk13: 104a 32970i bk14: 88a 32997i bk15: 96a 32973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988532
Row_Buffer_Locality_read = 0.988532
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176733
Bank_Level_Parallism_Col = 1.161442
Bank_Level_Parallism_Ready = 1.039542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158882 

BW Util details:
bwutil = 0.105092 
total_CMD = 33190 
util_bw = 3488 
Wasted_Col = 1902 
Wasted_Row = 211 
Idle = 27589 

BW Util Bottlenecks: 
RCDc_limit = 438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1543 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33190 
n_nop = 31390 
Read = 1744 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1744 
total_req = 1744 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1744 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.052546 
Either_Row_CoL_Bus_Util = 0.054233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.150648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.150648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1585, Miss = 961, Miss_rate = 0.606, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[1]: Access = 1440, Miss = 904, Miss_rate = 0.628, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[2]: Access = 1711, Miss = 1123, Miss_rate = 0.656, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[3]: Access = 1405, Miss = 897, Miss_rate = 0.638, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[4]: Access = 1577, Miss = 978, Miss_rate = 0.620, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[5]: Access = 1536, Miss = 966, Miss_rate = 0.629, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[6]: Access = 1628, Miss = 1050, Miss_rate = 0.645, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[7]: Access = 1680, Miss = 1053, Miss_rate = 0.627, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[8]: Access = 1699, Miss = 1187, Miss_rate = 0.699, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[9]: Access = 1671, Miss = 1117, Miss_rate = 0.668, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[10]: Access = 1582, Miss = 981, Miss_rate = 0.620, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[11]: Access = 1557, Miss = 990, Miss_rate = 0.636, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[12]: Access = 1509, Miss = 950, Miss_rate = 0.630, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[13]: Access = 1563, Miss = 937, Miss_rate = 0.599, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 868, Miss_rate = 0.574, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[15]: Access = 1548, Miss = 1108, Miss_rate = 0.716, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[16]: Access = 1588, Miss = 1005, Miss_rate = 0.633, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[17]: Access = 1591, Miss = 1095, Miss_rate = 0.688, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[18]: Access = 1474, Miss = 887, Miss_rate = 0.602, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[19]: Access = 1709, Miss = 1131, Miss_rate = 0.662, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[20]: Access = 1615, Miss = 984, Miss_rate = 0.609, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[21]: Access = 1687, Miss = 1114, Miss_rate = 0.660, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[22]: Access = 1546, Miss = 959, Miss_rate = 0.620, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[23]: Access = 1528, Miss = 927, Miss_rate = 0.607, Pending_hits = 287, Reservation_fails = 0
L2_total_cache_accesses = 37940
L2_total_cache_misses = 24172
L2_total_cache_miss_rate = 0.6371
L2_total_cache_pending_hits = 7945
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16948
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=37940
icnt_total_pkts_simt_to_mem=37940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.31202
	minimum = 5
	maximum = 69
Network latency average = 9.31202
	minimum = 5
	maximum = 69
Slowest packet = 1661
Flit latency average = 9.31202
	minimum = 5
	maximum = 69
Slowest flit = 1661
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.077565
	minimum = 0.0435869 (at node 19)
	maximum = 0.0909477 (at node 30)
Accepted packet rate average = 0.077565
	minimum = 0.0435869 (at node 19)
	maximum = 0.0909477 (at node 30)
Injected flit rate average = 0.077565
	minimum = 0.0435869 (at node 19)
	maximum = 0.0909477 (at node 30)
Accepted flit rate average= 0.077565
	minimum = 0.0435869 (at node 19)
	maximum = 0.0909477 (at node 30)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.31202 (1 samples)
	minimum = 5 (1 samples)
	maximum = 69 (1 samples)
Network latency average = 9.31202 (1 samples)
	minimum = 5 (1 samples)
	maximum = 69 (1 samples)
Flit latency average = 9.31202 (1 samples)
	minimum = 5 (1 samples)
	maximum = 69 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.077565 (1 samples)
	minimum = 0.0435869 (1 samples)
	maximum = 0.0909477 (1 samples)
Accepted packet rate average = 0.077565 (1 samples)
	minimum = 0.0435869 (1 samples)
	maximum = 0.0909477 (1 samples)
Injected flit rate average = 0.077565 (1 samples)
	minimum = 0.0435869 (1 samples)
	maximum = 0.0909477 (1 samples)
Accepted flit rate average = 0.077565 (1 samples)
	minimum = 0.0435869 (1 samples)
	maximum = 0.0909477 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 385174 (inst/sec)
gpgpu_simulation_rate = 570 (cycle/sec)
gpgpu_silicon_slowdown = 2485964x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c38..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f6dc05ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 18713
gpu_sim_insn = 12710760
gpu_ipc =     679.2476
gpu_tot_sim_cycle = 37526
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     677.4375
gpu_tot_issued_cta = 94
gpu_occupancy = 20.9347% 
gpu_tot_occupancy = 20.9485% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0275
partiton_level_parallism_total  =       2.0221
partiton_level_parallism_util =       3.7796
partiton_level_parallism_util_total  =       3.8598
L2_BW  =      91.9335 GB/Sec
L2_BW_total  =      91.6885 GB/Sec
gpu_total_sim_rate=385174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2491, 2492, 2490, 2492, 2492, 2492, 2492, 2492, 2491, 2492, 2489, 2491, 2492, 2491, 2492, 2492, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16228	W0_Idle:63019	W0_Scoreboard:2108931	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:188414	WS1:188402	WS2:188424	WS3:187626	
dual_issue_nums: WS0:14846	WS1:14852	WS2:14841	WS3:14689	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 357 
max_icnt2mem_latency = 77 
maxmrqlatency = 49 
max_icnt2sh_latency = 49 
averagemflatency = 233 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:31510 	4705 	3589 	2728 	2132 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47298 	28582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23571 	36178 	11665 	4241 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	34101 	35901 	5568 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        92        52        64        80        64        60        52        56        56        68        60        80        64        36        52 
dram[1]:        72        60        64        72        80        64        56        60        92        84        64        56        64        76        92        68 
dram[2]:        76        56        56        72        72        72        72        76        80        52        68        72        64        60        76        76 
dram[3]:        64        48        68        56        72        68        68        76        72        76        48        84        60        60        76        92 
dram[4]:        80        72        68        72        68        84        64        48        80        76        96        88        68        76        80        76 
dram[5]:        68        40        56        56        68        64        76        76        60        56        56        68        68        76        60        72 
dram[6]:        60        60        68        68        60        72        56        72        52        72        52        56        56        60        56        68 
dram[7]:        52        68        72        52        76        68        76        84        56        60        68        72        64        76        88        72 
dram[8]:        84        84        56        52        72        68        68        96        88        64        72        68        76        68        64        72 
dram[9]:        48        56        72        76        68        76       100        68        56        48        68        64        76        72        76        60 
dram[10]:        64        72        84        56        64        48        72        64        60        68        64        56        96        80        84        72 
dram[11]:        64        56        72        76        68        80        72        52        64        68        60        68        76        60        48        56 
maximum service time to same row:
dram[0]:     10714     10742     11503     11479     12076     12101     12725     13047     13184     13614     14382     14532     15321     15173     15849     15864 
dram[1]:     10677     10762     11484     11452     12125     12142     12782     12750     13638     13187     13781     14549     15215     15229     15792     15811 
dram[2]:     10524     10759     11533     11463     12115     12122     13071     13053     13633     13689     14541     14526     15165     15717     15809     15801 
dram[3]:     10686     10523     11480     11490     12122     11993     12784     13022     13671     13701     14575     14613     15194     15161     16151     15856 
dram[4]:     10663     10778     11547     11503     12133     12135     12771     12596     13886     13645     14525     14546     15182     15179     15597     15589 
dram[5]:     10777     10568     11408     11507     12101     11995     12761     12748     13872     13893     14545     14613     15179     15171     16102     15856 
dram[6]:     10775     10239     11511     11512     12103     12074     13010     13005     13667     13665     14816     13783     14988     15228     16072     15845 
dram[7]:     10727     10899     11471     11739     12358     12139     13026     12591     13630     13899     14528     14631     15264     14983     15837     15813 
dram[8]:     10570     10550     11458     11666     12124     12110     12755     12725     13891     13624     14640     14593     15190     14993     15818     15844 
dram[9]:     10536     10753     11520     11809     12097     12116     12736     12759     13187     13637     14611     14597     15175     15233     15802     16074 
dram[10]:     10540     10698     11497     11847     12140     12395     12595     12765     13879     13639     13791     14384     15226     15207     15796     15792 
dram[11]:     10901     10588     11461     11403     11995     12084     13249     13030     13631     13686     14515     14526     15185     15213     15861     15848 
average row accesses per activate:
dram[0]: 49.000000 67.800003 34.599998 39.333332 64.000000 64.000000 70.666664 58.666668 65.333336 60.000000 70.666664 57.333332 81.333336 81.333336 38.666668 54.666668 
dram[1]: 55.799999 51.599998 35.166668 56.799999 81.333336 55.000000 66.666664 72.000000 86.666664 66.666664 76.000000 73.333336 69.333336 70.666664 96.000000 73.333336 
dram[2]: 54.000000 43.000000 34.833332 37.666668 60.000000 59.000000 77.333336 85.333336 72.000000 61.333332 77.333336 76.000000 62.666668 54.666668 82.666664 76.000000 
dram[3]: 56.799999 42.799999 47.666668 54.200001 53.000000 58.000000 68.000000 82.666664 74.666664 82.666664 60.000000 78.666664 70.666664 73.333336 85.333336 81.333336 
dram[4]: 68.599998 65.000000 46.166668 44.500000 65.000000 78.000000 66.666664 62.666668 88.000000 93.333336 89.333336 82.666664 81.333336 90.666664 89.333336 77.333336 
dram[5]: 59.400002 37.599998 41.833332 39.500000 81.333336 54.000000 77.333336 85.333336 53.333332 52.000000 64.000000 73.333336 81.333336 93.333336 64.000000 74.666664 
dram[6]: 48.400002 47.400002 35.166668 41.500000 52.000000 81.333336 80.000000 77.333336 58.666668 74.666664 70.666664 72.000000 66.666664 65.333336 65.333336 78.666664 
dram[7]: 47.400002 58.200001 49.400002 34.833332 65.000000 62.000000 90.666664 85.333336 74.666664 70.666664 81.333336 73.333336 76.000000 86.666664 89.333336 82.666664 
dram[8]: 50.200001 57.799999 42.500000 41.799999 67.000000 53.000000 73.333336 84.000000 92.000000 81.333336 65.333336 62.666668 74.666664 73.333336 89.333336 74.666664 
dram[9]: 44.799999 51.200001 55.599998 53.599998 63.000000 58.000000 94.666664 80.000000 62.666668 56.000000 72.000000 77.333336 89.333336 74.666664 85.333336 72.000000 
dram[10]: 52.400002 55.599998 44.000000 49.666668 56.000000 42.000000 84.000000 74.666664 68.000000 70.666664 77.333336 64.000000 84.000000 77.333336 96.000000 88.000000 
dram[11]: 56.000000 48.599998 44.666668 45.833332 59.000000 63.000000 64.000000 61.333332 57.333332 70.666664 64.000000 62.666668 81.333336 72.000000 57.333332 72.000000 
average row locality = 44722/709 = 63.077576
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       245       339       173       236       256       256       212       176       196       180       212       172       244       244       116       164 
dram[1]:       279       258       211       284       244       220       200       216       260       200       228       220       208       212       288       220 
dram[2]:       270       215       209       226       240       236       232       256       216       184       232       228       188       164       248       228 
dram[3]:       284       214       286       271       212       232       204       248       224       248       180       236       212       220       256       244 
dram[4]:       343       325       277       267       260       312       200       188       264       280       268       248       244       272       268       232 
dram[5]:       297       188       251       237       244       216       232       256       160       156       192       220       244       280       192       224 
dram[6]:       242       237       211       249       208       244       240       232       176       224       212       216       200       196       196       236 
dram[7]:       237       291       247       209       260       248       272       256       224       212       244       220       228       260       268       248 
dram[8]:       251       289       255       209       268       212       220       252       276       244       196       188       224       220       268       224 
dram[9]:       224       256       278       268       252       232       284       240       188       168       216       232       268       224       256       216 
dram[10]:       262       278       264       298       224       168       252       224       204       212       232       192       252       232       288       264 
dram[11]:       224       243       268       275       236       252       192       184       172       212       192       188       244       216       172       216 
total dram reads = 44722
bank skew: 343/116 = 2.96
chip skew: 4248/3421 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        411       419       505       487       391       384       396       414       398       374       401       400       376       356       402       396
dram[1]:        415       413       422       413       369       398       378       403       371       393       384       369       376       352       360       374
dram[2]:        454       497       441       416       393       403       368       376       403       423       363       366       370       421       378       378
dram[3]:        434       450       436       443       375       394       373       382       366       400       379       368       359       347       363       381
dram[4]:        410       410       446       453       387       374       384       377       363       361       371       369       341       352       365       365
dram[5]:        496       504       423       435       385       402       384       382       447       414       381       353       346       352       349       364
dram[6]:        465       456       473       428       356       392       360       379       400       384       375       390       382       379       365       366
dram[7]:        447       426       417       444       385       413       368       389       369       381       381       362       354       361       340       346
dram[8]:        418       454       428       391       392       395       370       357       359       380       393       420       361       350       356       356
dram[9]:        450       455       424       425       415       386       396       383       415       421       361       378       366       382       341       345
dram[10]:        463       437       449       408       404       404       368       378       382       381       368       403       359       381       347       349
dram[11]:        390       424       475       455       388       382       451       400       405       388       364       418       383       365       350       382
maximum mf latency per bank:
dram[0]:        305       313       316       306       324       329       305       294       285       296       284       275       299       287       274       280
dram[1]:        300       284       311       314       307       319       313       297       290       288       282       291       280       286       282       298
dram[2]:        309       300       324       305       298       310       289       297       288       284       295       294       276       279       280       288
dram[3]:        310       303       313       313       314       307       288       290       293       299       287       290       289       306       280       279
dram[4]:        334       308       304       311       313       309       304       289       285       282       287       295       287       287       304       288
dram[5]:        305       308       293       311       327       326       343       357       291       284       278       276       286       279       280       286
dram[6]:        313       300       320       320       292       298       299       306       288       292       289       285       280       282       280       292
dram[7]:        310       314       290       309       297       306       296       303       301       295       290       277       303       302       281       288
dram[8]:        309       304       316       307       297       308       297       308       292       290       288       278       282       273       286       295
dram[9]:        303       297       317       314       326       320       294       307       293       287       274       276       287       301       280       275
dram[10]:        338       324       299       302       311       307       300       297       304       304       282       276       288       279       290       289
dram[11]:        303       299       311       294       310       308       305       303       290       287       280       280       285       279       277       286
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62650 n_act=75 n_pre=59 n_ref_event=94830438222496 n_req=3421 n_rd=3421 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1033
n_activity=18183 dram_eff=0.3763
bk0: 245a 65648i bk1: 339a 65306i bk2: 173a 65713i bk3: 236a 65552i bk4: 256a 65496i bk5: 256a 65500i bk6: 212a 65708i bk7: 176a 65722i bk8: 196a 65734i bk9: 180a 65736i bk10: 212a 65676i bk11: 172a 65812i bk12: 244a 65609i bk13: 244a 65620i bk14: 116a 65905i bk15: 164a 65767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982754
Row_Buffer_Locality_read = 0.982754
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197325
Bank_Level_Parallism_Col = 0.678884
Bank_Level_Parallism_Ready = 1.056400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103347 
total_CMD = 66204 
util_bw = 6842 
Wasted_Col = 3760 
Wasted_Row = 675 
Idle = 54927 

BW Util Bottlenecks: 
RCDc_limit = 931 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3012 
rwq = 0 
CCDLc_limit_alone = 3012 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62650 
Read = 3421 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 94830438222496 
n_req = 3421 
total_req = 3421 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3421 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.051674 
Either_Row_CoL_Bus_Util = 0.053683 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000281 
queue_avg = 0.223325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.223325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62324 n_act=74 n_pre=58 n_ref_event=0 n_req=3748 n_rd=3748 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=19788 dram_eff=0.3788
bk0: 279a 65537i bk1: 258a 65523i bk2: 211a 65636i bk3: 284a 65488i bk4: 244a 65579i bk5: 220a 65597i bk6: 200a 65735i bk7: 216a 65657i bk8: 260a 65592i bk9: 200a 65696i bk10: 228a 65654i bk11: 220a 65654i bk12: 208a 65735i bk13: 212a 65747i bk14: 288a 65523i bk15: 220a 65640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984525
Row_Buffer_Locality_read = 0.984525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189911
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.060517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113226 
total_CMD = 66204 
util_bw = 7496 
Wasted_Col = 4101 
Wasted_Row = 645 
Idle = 53962 

BW Util Bottlenecks: 
RCDc_limit = 985 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3280 
rwq = 0 
CCDLc_limit_alone = 3280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62324 
Read = 3748 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3748 
total_req = 3748 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3748 
Row_Bus_Util =  0.001994 
CoL_Bus_Util = 0.056613 
Either_Row_CoL_Bus_Util = 0.058607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.186590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.18659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62496 n_act=76 n_pre=60 n_ref_event=0 n_req=3572 n_rd=3572 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1079
n_activity=19123 dram_eff=0.3736
bk0: 270a 65508i bk1: 215a 65659i bk2: 209a 65625i bk3: 226a 65613i bk4: 240a 65608i bk5: 236a 65577i bk6: 232a 65642i bk7: 256a 65612i bk8: 216a 65689i bk9: 184a 65716i bk10: 232a 65675i bk11: 228a 65634i bk12: 188a 65777i bk13: 164a 65767i bk14: 248a 65669i bk15: 228a 65639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983203
Row_Buffer_Locality_read = 0.983203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185036
Bank_Level_Parallism_Col = 1.159646
Bank_Level_Parallism_Ready = 1.034425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157895 

BW Util details:
bwutil = 0.107909 
total_CMD = 66204 
util_bw = 7144 
Wasted_Col = 3991 
Wasted_Row = 609 
Idle = 54460 

BW Util Bottlenecks: 
RCDc_limit = 960 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3221 
rwq = 0 
CCDLc_limit_alone = 3221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62496 
Read = 3572 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3572 
total_req = 3572 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3572 
Row_Bus_Util =  0.002054 
CoL_Bus_Util = 0.053954 
Either_Row_CoL_Bus_Util = 0.056009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.194233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.194233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62299 n_act=75 n_pre=59 n_ref_event=0 n_req=3771 n_rd=3771 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1139
n_activity=19609 dram_eff=0.3846
bk0: 284a 65498i bk1: 214a 65655i bk2: 286a 65484i bk3: 271a 65435i bk4: 212a 65646i bk5: 232a 65590i bk6: 204a 65750i bk7: 248a 65579i bk8: 224a 65682i bk9: 248a 65585i bk10: 180a 65777i bk11: 236a 65603i bk12: 212a 65724i bk13: 220a 65659i bk14: 256a 65667i bk15: 244a 65596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984354
Row_Buffer_Locality_read = 0.984354
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197275
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.058029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113921 
total_CMD = 66204 
util_bw = 7542 
Wasted_Col = 4060 
Wasted_Row = 562 
Idle = 54040 

BW Util Bottlenecks: 
RCDc_limit = 966 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3253 
rwq = 0 
CCDLc_limit_alone = 3253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62299 
Read = 3771 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3771 
total_req = 3771 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3771 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.056960 
Either_Row_CoL_Bus_Util = 0.058984 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.219322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.219322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=61820 n_act=76 n_pre=60 n_ref_event=0 n_req=4248 n_rd=4248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=21302 dram_eff=0.3988
bk0: 343a 65332i bk1: 325a 65323i bk2: 277a 65513i bk3: 267a 65501i bk4: 260a 65529i bk5: 312a 65369i bk6: 200a 65695i bk7: 188a 65641i bk8: 264a 65602i bk9: 280a 65548i bk10: 268a 65517i bk11: 248a 65571i bk12: 244a 65627i bk13: 272a 65585i bk14: 268a 65549i bk15: 232a 65679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985876
Row_Buffer_Locality_read = 0.985876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237391
Bank_Level_Parallism_Col = 1.212276
Bank_Level_Parallism_Ready = 1.064880
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208484 

BW Util details:
bwutil = 0.128331 
total_CMD = 66204 
util_bw = 8496 
Wasted_Col = 4339 
Wasted_Row = 560 
Idle = 52809 

BW Util Bottlenecks: 
RCDc_limit = 946 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3568 
rwq = 0 
CCDLc_limit_alone = 3568 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 61820 
Read = 4248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4248 
total_req = 4248 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4248 
Row_Bus_Util =  0.002054 
CoL_Bus_Util = 0.064165 
Either_Row_CoL_Bus_Util = 0.066220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.315585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.315585
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62482 n_act=75 n_pre=59 n_ref_event=0 n_req=3589 n_rd=3589 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1084
n_activity=19438 dram_eff=0.3693
bk0: 297a 65412i bk1: 188a 65744i bk2: 251a 65549i bk3: 237a 65562i bk4: 244a 65535i bk5: 216a 65606i bk6: 232a 65559i bk7: 256a 65538i bk8: 160a 65822i bk9: 156a 65817i bk10: 192a 65795i bk11: 220a 65661i bk12: 244a 65637i bk13: 280a 65565i bk14: 192a 65749i bk15: 224a 65682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983561
Row_Buffer_Locality_read = 0.983561
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198202
Bank_Level_Parallism_Col = 1.174606
Bank_Level_Parallism_Ready = 1.045379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.173891 

BW Util details:
bwutil = 0.108422 
total_CMD = 66204 
util_bw = 7178 
Wasted_Col = 3993 
Wasted_Row = 596 
Idle = 54437 

BW Util Bottlenecks: 
RCDc_limit = 964 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3191 
rwq = 0 
CCDLc_limit_alone = 3191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62482 
Read = 3589 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3589 
total_req = 3589 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3589 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.054211 
Either_Row_CoL_Bus_Util = 0.056220 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000269 
queue_avg = 0.232025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.232025
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62551 n_act=75 n_pre=59 n_ref_event=0 n_req=3519 n_rd=3519 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1063
n_activity=19145 dram_eff=0.3676
bk0: 242a 65577i bk1: 237a 65558i bk2: 211a 65623i bk3: 249a 65500i bk4: 208a 65653i bk5: 244a 65659i bk6: 240a 65679i bk7: 232a 65655i bk8: 176a 65762i bk9: 224a 65682i bk10: 212a 65741i bk11: 216a 65667i bk12: 200a 65756i bk13: 196a 65712i bk14: 196a 65769i bk15: 236a 65636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983234
Row_Buffer_Locality_read = 0.983234
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184022
Bank_Level_Parallism_Col = 1.159187
Bank_Level_Parallism_Ready = 1.038057
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159081 

BW Util details:
bwutil = 0.106308 
total_CMD = 66204 
util_bw = 7038 
Wasted_Col = 3902 
Wasted_Row = 632 
Idle = 54632 

BW Util Bottlenecks: 
RCDc_limit = 964 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3165 
rwq = 0 
CCDLc_limit_alone = 3165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62551 
Read = 3519 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3519 
total_req = 3519 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3519 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.053154 
Either_Row_CoL_Bus_Util = 0.055178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.217797
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62147 n_act=75 n_pre=59 n_ref_event=0 n_req=3924 n_rd=3924 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1185
n_activity=20338 dram_eff=0.3859
bk0: 237a 65572i bk1: 291a 65459i bk2: 247a 65527i bk3: 209a 65639i bk4: 260a 65525i bk5: 248a 65554i bk6: 272a 65505i bk7: 256a 65480i bk8: 224a 65614i bk9: 212a 65648i bk10: 244a 65627i bk11: 220a 65675i bk12: 228a 65625i bk13: 260a 65579i bk14: 268a 65581i bk15: 248a 65583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984964
Row_Buffer_Locality_read = 0.984964
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200294
Bank_Level_Parallism_Col = 1.190207
Bank_Level_Parallism_Ready = 1.055796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189097 

BW Util details:
bwutil = 0.118543 
total_CMD = 66204 
util_bw = 7848 
Wasted_Col = 4329 
Wasted_Row = 694 
Idle = 53333 

BW Util Bottlenecks: 
RCDc_limit = 980 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3541 
rwq = 0 
CCDLc_limit_alone = 3541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62147 
Read = 3924 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3924 
total_req = 3924 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3924 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.059271 
Either_Row_CoL_Bus_Util = 0.061280 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000246 
queue_avg = 0.255755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.255755
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62274 n_act=75 n_pre=59 n_ref_event=0 n_req=3796 n_rd=3796 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1147
n_activity=19823 dram_eff=0.383
bk0: 251a 65581i bk1: 289a 65492i bk2: 255a 65503i bk3: 209a 65656i bk4: 268a 65499i bk5: 212a 65571i bk6: 220a 65619i bk7: 252a 65506i bk8: 276a 65480i bk9: 244a 65638i bk10: 196a 65703i bk11: 188a 65753i bk12: 224a 65733i bk13: 220a 65702i bk14: 268a 65608i bk15: 224a 65622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984457
Row_Buffer_Locality_read = 0.984457
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218260
Bank_Level_Parallism_Col = 1.194482
Bank_Level_Parallism_Ready = 1.057662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193897 

BW Util details:
bwutil = 0.114676 
total_CMD = 66204 
util_bw = 7592 
Wasted_Col = 4049 
Wasted_Row = 566 
Idle = 53997 

BW Util Bottlenecks: 
RCDc_limit = 949 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3323 
rwq = 0 
CCDLc_limit_alone = 3323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62274 
Read = 3796 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3796 
total_req = 3796 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3796 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.057338 
Either_Row_CoL_Bus_Util = 0.059362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.232342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62270 n_act=74 n_pre=58 n_ref_event=0 n_req=3802 n_rd=3802 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=20164 dram_eff=0.3771
bk0: 224a 65592i bk1: 256a 65607i bk2: 278a 65536i bk3: 268a 65464i bk4: 252a 65490i bk5: 232a 65466i bk6: 284a 65575i bk7: 240a 65596i bk8: 188a 65730i bk9: 168a 65798i bk10: 216a 65730i bk11: 232a 65621i bk12: 268a 65587i bk13: 224a 65701i bk14: 256a 65675i bk15: 216a 65722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984745
Row_Buffer_Locality_read = 0.984745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204679
Bank_Level_Parallism_Col = 1.184919
Bank_Level_Parallism_Ready = 1.067052
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184919 

BW Util details:
bwutil = 0.114857 
total_CMD = 66204 
util_bw = 7604 
Wasted_Col = 4075 
Wasted_Row = 598 
Idle = 53927 

BW Util Bottlenecks: 
RCDc_limit = 946 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3272 
rwq = 0 
CCDLc_limit_alone = 3272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62270 
Read = 3802 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3802 
total_req = 3802 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3802 
Row_Bus_Util =  0.001994 
CoL_Bus_Util = 0.057429 
Either_Row_CoL_Bus_Util = 0.059422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.204791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.204791
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62224 n_act=76 n_pre=60 n_ref_event=0 n_req=3846 n_rd=3846 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1162
n_activity=19532 dram_eff=0.3938
bk0: 262a 65516i bk1: 278a 65480i bk2: 264a 65509i bk3: 298a 65421i bk4: 224a 65613i bk5: 168a 65703i bk6: 252a 65582i bk7: 224a 65622i bk8: 204a 65694i bk9: 212a 65643i bk10: 232a 65634i bk11: 192a 65690i bk12: 252a 65585i bk13: 232a 65615i bk14: 288a 65555i bk15: 264a 65632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984399
Row_Buffer_Locality_read = 0.984399
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223640
Bank_Level_Parallism_Col = 1.203845
Bank_Level_Parallism_Ready = 1.056623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202203 

BW Util details:
bwutil = 0.116186 
total_CMD = 66204 
util_bw = 7692 
Wasted_Col = 4028 
Wasted_Row = 610 
Idle = 53874 

BW Util Bottlenecks: 
RCDc_limit = 942 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3238 
rwq = 0 
CCDLc_limit_alone = 3238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62224 
Read = 3846 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3846 
total_req = 3846 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3846 
Row_Bus_Util =  0.002054 
CoL_Bus_Util = 0.058093 
Either_Row_CoL_Bus_Util = 0.060117 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000503 
queue_avg = 0.258202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.258202
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66204 n_nop=62584 n_act=75 n_pre=59 n_ref_event=0 n_req=3486 n_rd=3486 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1053
n_activity=19135 dram_eff=0.3644
bk0: 224a 65689i bk1: 243a 65619i bk2: 268a 65552i bk3: 275a 65524i bk4: 236a 65596i bk5: 252a 65543i bk6: 192a 65674i bk7: 184a 65701i bk8: 172a 65807i bk9: 212a 65663i bk10: 192a 65736i bk11: 188a 65735i bk12: 244a 65633i bk13: 216a 65726i bk14: 172a 65800i bk15: 216a 65684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983075
Row_Buffer_Locality_read = 0.983075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182986
Bank_Level_Parallism_Col = 1.163619
Bank_Level_Parallism_Ready = 1.036973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160961 

BW Util details:
bwutil = 0.105311 
total_CMD = 66204 
util_bw = 6972 
Wasted_Col = 3864 
Wasted_Row = 639 
Idle = 54729 

BW Util Bottlenecks: 
RCDc_limit = 962 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3084 
rwq = 0 
CCDLc_limit_alone = 3084 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66204 
n_nop = 62584 
Read = 3486 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3486 
total_req = 3486 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3486 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.052655 
Either_Row_CoL_Bus_Util = 0.054679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.178358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.178358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3055, Miss = 1810, Miss_rate = 0.592, Pending_hits = 660, Reservation_fails = 0
L2_cache_bank[1]: Access = 2988, Miss = 1732, Miss_rate = 0.580, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[2]: Access = 3310, Miss = 2106, Miss_rate = 0.636, Pending_hits = 701, Reservation_fails = 0
L2_cache_bank[3]: Access = 2913, Miss = 1768, Miss_rate = 0.607, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[4]: Access = 3103, Miss = 1768, Miss_rate = 0.570, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[5]: Access = 3169, Miss = 1936, Miss_rate = 0.611, Pending_hits = 666, Reservation_fails = 0
L2_cache_bank[6]: Access = 3133, Miss = 1997, Miss_rate = 0.637, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[7]: Access = 3249, Miss = 1910, Miss_rate = 0.588, Pending_hits = 677, Reservation_fails = 0
L2_cache_bank[8]: Access = 3564, Miss = 2330, Miss_rate = 0.654, Pending_hits = 795, Reservation_fails = 0
L2_cache_bank[9]: Access = 3310, Miss = 2074, Miss_rate = 0.627, Pending_hits = 699, Reservation_fails = 0
L2_cache_bank[10]: Access = 3107, Miss = 1828, Miss_rate = 0.588, Pending_hits = 658, Reservation_fails = 0
L2_cache_bank[11]: Access = 3081, Miss = 1904, Miss_rate = 0.618, Pending_hits = 691, Reservation_fails = 0
L2_cache_bank[12]: Access = 2994, Miss = 1796, Miss_rate = 0.600, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[13]: Access = 3089, Miss = 1858, Miss_rate = 0.601, Pending_hits = 635, Reservation_fails = 0
L2_cache_bank[14]: Access = 3036, Miss = 1708, Miss_rate = 0.563, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[15]: Access = 3394, Miss = 2316, Miss_rate = 0.682, Pending_hits = 821, Reservation_fails = 0
L2_cache_bank[16]: Access = 3154, Miss = 1918, Miss_rate = 0.608, Pending_hits = 645, Reservation_fails = 0
L2_cache_bank[17]: Access = 3122, Miss = 2008, Miss_rate = 0.643, Pending_hits = 704, Reservation_fails = 0
L2_cache_bank[18]: Access = 3003, Miss = 1734, Miss_rate = 0.577, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[19]: Access = 3517, Miss = 2210, Miss_rate = 0.628, Pending_hits = 770, Reservation_fails = 0
L2_cache_bank[20]: Access = 3152, Miss = 1858, Miss_rate = 0.589, Pending_hits = 672, Reservation_fails = 0
L2_cache_bank[21]: Access = 3291, Miss = 2124, Miss_rate = 0.645, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[22]: Access = 3046, Miss = 1822, Miss_rate = 0.598, Pending_hits = 639, Reservation_fails = 0
L2_cache_bank[23]: Access = 3100, Miss = 1806, Miss_rate = 0.583, Pending_hits = 611, Reservation_fails = 0
L2_total_cache_accesses = 75880
L2_total_cache_misses = 46321
L2_total_cache_miss_rate = 0.6105
L2_total_cache_pending_hits = 16016
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33622
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1281
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=75880
icnt_total_pkts_simt_to_mem=75880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.95557
	minimum = 5
	maximum = 75
Network latency average = 8.95557
	minimum = 5
	maximum = 75
Slowest packet = 77765
Flit latency average = 8.95557
	minimum = 5
	maximum = 75
Slowest flit = 77765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0779795
	minimum = 0.0438198 (at node 10)
	maximum = 0.0996633 (at node 36)
Accepted packet rate average = 0.0779795
	minimum = 0.0438198 (at node 10)
	maximum = 0.0996633 (at node 36)
Injected flit rate average = 0.0779795
	minimum = 0.0438198 (at node 10)
	maximum = 0.0996633 (at node 36)
Accepted flit rate average= 0.0779795
	minimum = 0.0438198 (at node 10)
	maximum = 0.0996633 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.1338 (2 samples)
	minimum = 5 (2 samples)
	maximum = 72 (2 samples)
Network latency average = 9.1338 (2 samples)
	minimum = 5 (2 samples)
	maximum = 72 (2 samples)
Flit latency average = 9.1338 (2 samples)
	minimum = 5 (2 samples)
	maximum = 72 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0777723 (2 samples)
	minimum = 0.0437033 (2 samples)
	maximum = 0.0953055 (2 samples)
Accepted packet rate average = 0.0777723 (2 samples)
	minimum = 0.0437033 (2 samples)
	maximum = 0.0953055 (2 samples)
Injected flit rate average = 0.0777723 (2 samples)
	minimum = 0.0437033 (2 samples)
	maximum = 0.0953055 (2 samples)
Accepted flit rate average = 0.0777723 (2 samples)
	minimum = 0.0437033 (2 samples)
	maximum = 0.0953055 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 6 sec (66 sec)
gpgpu_simulation_rate = 385174 (inst/sec)
gpgpu_simulation_rate = 568 (cycle/sec)
gpgpu_silicon_slowdown = 2494718x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c38..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f6dc05ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 18689
gpu_sim_insn = 12710760
gpu_ipc =     680.1199
gpu_tot_sim_cycle = 56215
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     678.3293
gpu_tot_issued_cta = 141
gpu_occupancy = 20.9569% 
gpu_tot_occupancy = 20.9513% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0301
partiton_level_parallism_total  =       2.0247
partiton_level_parallism_util =       3.8502
partiton_level_parallism_util_total  =       3.8566
L2_BW  =      92.0515 GB/Sec
L2_BW_total  =      91.8092 GB/Sec
gpu_total_sim_rate=389104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3735, 3738, 3736, 3738, 3738, 3738, 3738, 3736, 3737, 3738, 3735, 3107, 3108, 3107, 3108, 3108, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24325	W0_Idle:94445	W0_Scoreboard:3156788	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:282631	WS1:282611	WS2:282639	WS3:281460	
dual_issue_nums: WS0:22264	WS1:22274	WS2:22260	WS3:22023	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 357 
max_icnt2mem_latency = 77 
maxmrqlatency = 51 
max_icnt2sh_latency = 58 
averagemflatency = 231 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:47089 	6979 	5120 	3673 	3388 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71756 	42064 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35629 	53821 	17760 	6305 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52001 	52974 	8427 	418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        60        64        80        64        64        64        56        56        68        60        80        68        44        80 
dram[1]:        72        60        64        72        88        64        64        68        92        84        72        80        64        76        92        68 
dram[2]:        76        68        56        72        72        72        76        76        80        60        68        72        68        68        76        76 
dram[3]:        76        72        72        68        72        68        68        76        72        80        52        84        60        60        76        92 
dram[4]:        80        72        80        72        72        88        68        64        80        76        96        88        72        76        80        76 
dram[5]:        76        60        56        68        76        76        76        76        72        60        56        68        68        76        68        72 
dram[6]:        76        60        68        68        60        72        84        72        52        76        68        64        68        60        60        68 
dram[7]:        64        68        72        68        76        68        80        84        84        60        68        72        72        76        88        72 
dram[8]:        84        84        64        52        72        68        68        96        88        68        72        68        88        72        88        72 
dram[9]:        52        72        72        76        68        76       100        88        60        48        68        76        76        72        76        72 
dram[10]:        64        76        84        92        88        64        72        64        60        68        68        72        96        80        84        72 
dram[11]:        72        64        72        76        68        84        84        52        64        68        60        68        76        60        56        76 
maximum service time to same row:
dram[0]:     10714     10742     11503     11479     12076     12101     12725     13047     13184     13614     14382     14532     15321     15173     15849     15864 
dram[1]:     10677     10762     11484     11452     12125     12142     12782     12750     13638     13187     13781     14549     15215     15229     15792     15811 
dram[2]:     10524     10759     11533     11463     12115     12122     13071     13053     13633     13689     14541     14526     15165     15717     15809     15801 
dram[3]:     10686     10523     11480     11490     12122     11993     12784     13022     13671     13701     14575     14613     15194     15161     16151     15856 
dram[4]:     10663     10778     11547     11503     12133     12135     12771     12596     13886     13645     14525     14546     15182     15179     15597     15589 
dram[5]:     10777     10568     11408     11507     12101     11995     12761     12748     13872     13893     14545     14613     15179     15171     16102     15856 
dram[6]:     10775     10239     11511     11512     12103     12074     13010     13005     13667     13665     14816     13783     14988     15228     16072     15845 
dram[7]:     10727     10899     11471     11739     12358     12139     13026     12591     13630     13899     14528     14631     15264     14983     15837     15813 
dram[8]:     10570     10550     11458     11666     12124     12110     12755     12725     13891     13624     14640     14593     15190     14993     15818     15844 
dram[9]:     10536     10753     11520     11809     12097     12116     12736     12759     13187     13637     14611     14597     15175     15233     15802     16074 
dram[10]:     10540     10698     11497     11847     12140     12395     12595     12765     13879     13639     13791     14384     15226     15207     15796     15792 
dram[11]:     10901     10588     11461     11403     11995     12084     13249     13030     13631     13686     14515     14526     15185     15213     15861     15848 
average row accesses per activate:
dram[0]: 44.142857 64.428574 40.142857 44.000000 56.666668 58.666668 63.200001 61.599998 64.000000 53.599998 64.800003 59.200001 70.400002 66.400002 44.799999 63.200001 
dram[1]: 55.285713 51.142857 38.875000 56.571430 64.666664 56.000000 60.000000 62.400002 69.599998 63.200001 64.800003 66.400002 54.400002 60.000000 80.800003 63.200001 
dram[2]: 56.285713 51.285713 31.777779 42.750000 61.333332 64.000000 68.800003 75.199997 59.200001 53.599998 64.000000 70.400002 65.599998 57.599998 66.400002 61.599998 
dram[3]: 45.125000 54.000000 47.750000 45.125000 50.000000 60.000000 65.599998 68.800003 65.599998 80.800003 51.200001 66.400002 66.400002 64.800003 75.199997 72.800003 
dram[4]: 63.857143 55.571430 49.125000 47.875000 62.666668 74.000000 69.599998 64.800003 72.800003 76.000000 77.599998 74.400002 72.000000 78.400002 77.599998 70.400002 
dram[5]: 52.250000 41.142857 45.875000 45.125000 70.666664 61.333332 70.400002 74.400002 56.799999 52.799999 56.799999 60.000000 71.199997 81.599998 65.599998 68.000000 
dram[6]: 56.857143 45.285713 39.875000 41.125000 57.333332 60.666668 70.400002 65.599998 61.599998 73.599998 60.000000 60.799999 65.599998 57.599998 64.000000 72.000000 
dram[7]: 51.000000 53.571430 51.857143 41.625000 61.333332 59.333332 77.599998 71.199997 61.599998 65.599998 72.000000 66.400002 66.400002 76.000000 78.400002 72.800003 
dram[8]: 43.500000 49.750000 48.375000 47.000000 67.333336 59.333332 67.199997 73.599998 77.599998 66.400002 73.599998 58.400002 75.199997 72.800003 80.000000 68.000000 
dram[9]: 44.000000 51.428570 55.142857 52.571430 68.000000 61.333332 78.400002 73.599998 63.200001 58.400002 59.200001 70.400002 77.599998 69.599998 72.000000 62.400002 
dram[10]: 50.000000 52.500000 46.500000 46.750000 66.000000 52.666668 68.800003 66.400002 64.000000 56.799999 68.800003 66.400002 76.000000 74.400002 80.000000 71.199997 
dram[11]: 58.000000 53.000000 43.666668 49.375000 56.666668 66.000000 68.800003 55.200001 52.799999 60.799999 53.599998 51.200001 66.400002 60.799999 54.400002 68.800003 
average row locality = 66356/1104 = 60.105072
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       309       451       281       352       340       352       316       308       320       268       324       296       352       332       224       316 
dram[1]:       387       358       311       396       388       336       300       312       348       316       324       332       272       300       404       316 
dram[2]:       394       359       285       342       368       384       344       376       296       268       320       352       328       288       332       308 
dram[3]:       361       378       382       359       300       360       328       344       328       404       256       332       332       324       376       364 
dram[4]:       447       389       393       383       376       444       348       324       364       380       388       372       360       392       388       352 
dram[5]:       417       288       367       361       424       368       352       372       284       264       284       300       356       408       328       340 
dram[6]:       398       317       319       329       344       364       352       328       308       368       300       304       328       288       320       360 
dram[7]:       357       375       363       333       368       356       388       356       308       328       360       332       332       380       392       364 
dram[8]:       348       398       387       329       404       356       336       368       388       332       368       292       376       364       400       340 
dram[9]:       308       360       386       368       408       368       392       368       316       292       296       352       388       348       360       312 
dram[10]:       350       420       372       374       396       316       344       332       320       284       344       332       380       372       400       356 
dram[11]:       348       371       392       395       340       396       344       276       264       304       268       256       332       304       272       344 
total dram reads = 66351
bank skew: 451/224 = 2.01
chip skew: 6100/5141 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        448       440       465       472       409       395       401       406       393       387       394       385       387       363       384       377
dram[1]:        433       438       422       418       368       388       369       386       393       386       379       366       373       360       363       368
dram[2]:        473       485       446       430       396       388       385       397       405       435       378       376       359       408       377       386
dram[3]:        464       441       448       446       373       383       365       393       364       383       400       372       364       347       358       376
dram[4]:        445       454       441       452       392       390       365       371       366       372       359       371       354       364       356       365
dram[5]:        509       497       428       432       379       380       394       385       420       395       411       363       344       350       351       357
dram[6]:        472       470       460       433       356       393       369       387       387       381       375       393       376       384       359       368
dram[7]:        463       451       409       438       381       408       367       395       381       375       374       367       354       358       345       343
dram[8]:        448       481       424       381       383       387       370       355       365       385       378       401       354       359       359       364
dram[9]:        467       480       432       435       407       375       390       390       413       416       371       380       371       372       357       359
dram[10]:        499       456       443       422       392       380       378       374       384       390       383       395       358       367       349       363
dram[11]:        402       425       470       452       385       391       410       387       403       385       388       417       381       374       363       370
maximum mf latency per bank:
dram[0]:        305       313       316       306       324       329       305       296       285       298       284       275       299       287       277       280
dram[1]:        300       284       311       314       311       319       313       297       290       288       282       291       280       286       284       298
dram[2]:        309       300       324       305       304       310       313       314       288       286       295       294       294       291       281       288
dram[3]:        310       303       313       313       314       307       305       298       293       299       287       316       289       306       294       279
dram[4]:        334       308       304       311       313       309       304       294       285       294       287       295       287       287       304       288
dram[5]:        305       308       293       311       327       326       343       357       291       289       294       277       286       285       280       286
dram[6]:        313       300       320       320       300       327       299       306       297       301       289       285       287       292       280       292
dram[7]:        310       314       290       309       307       317       296       303       301       295       290       279       303       302       281       288
dram[8]:        309       304       316       307       307       308       297       308       292       290       288       282       282       299       294       295
dram[9]:        303       297       317       314       326       320       294       307       293       287       275       281       287       301       280       277
dram[10]:        338       324       299       302       318       312       300       298       304       304       282       285       288       282       290       289
dram[11]:        303       299       311       294       310       308       305       303       301       290       286       282       290       283       277       286
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93838 n_act=107 n_pre=91 n_ref_event=94830438222496 n_req=5141 n_rd=5141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1037
n_activity=27281 dram_eff=0.3769
bk0: 309a 98438i bk1: 451a 98022i bk2: 281a 98410i bk3: 352a 98221i bk4: 340a 98281i bk5: 352a 98237i bk6: 316a 98406i bk7: 308a 98383i bk8: 320a 98386i bk9: 268a 98459i bk10: 324a 98406i bk11: 296a 98477i bk12: 352a 98327i bk13: 332a 98329i bk14: 224a 98627i bk15: 316a 98362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982299
Row_Buffer_Locality_read = 0.982299
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196856
Bank_Level_Parallism_Col = 0.678884
Bank_Level_Parallism_Ready = 1.050749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103674 
total_CMD = 99176 
util_bw = 10282 
Wasted_Col = 5648 
Wasted_Row = 968 
Idle = 82278 

BW Util Bottlenecks: 
RCDc_limit = 1331 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4577 
rwq = 0 
CCDLc_limit_alone = 4577 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93838 
Read = 5141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 94830438222496 
n_req = 5141 
total_req = 5141 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5141 
Row_Bus_Util =  0.001996 
CoL_Bus_Util = 0.051837 
Either_Row_CoL_Bus_Util = 0.053824 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000187 
queue_avg = 0.216060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.21606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93578 n_act=107 n_pre=91 n_ref_event=0 n_req=5400 n_rd=5400 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1089
n_activity=29305 dram_eff=0.3685
bk0: 387a 98262i bk1: 358a 98265i bk2: 311a 98373i bk3: 396a 98195i bk4: 388a 98182i bk5: 336a 98307i bk6: 300a 98452i bk7: 312a 98378i bk8: 348a 98365i bk9: 316a 98388i bk10: 324a 98385i bk11: 332a 98400i bk12: 272a 98527i bk13: 300a 98484i bk14: 404a 98229i bk15: 316a 98404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983148
Row_Buffer_Locality_read = 0.983148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170645
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.048853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108897 
total_CMD = 99176 
util_bw = 10800 
Wasted_Col = 6073 
Wasted_Row = 1003 
Idle = 81300 

BW Util Bottlenecks: 
RCDc_limit = 1447 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4843 
rwq = 0 
CCDLc_limit_alone = 4843 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93578 
Read = 5400 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5400 
total_req = 5400 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5400 
Row_Bus_Util =  0.001996 
CoL_Bus_Util = 0.054449 
Either_Row_CoL_Bus_Util = 0.056445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.175970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.17597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93627 n_act=109 n_pre=93 n_ref_event=0 n_req=5345 n_rd=5344 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1078
n_activity=28323 dram_eff=0.3776
bk0: 394a 98183i bk1: 359a 98246i bk2: 285a 98349i bk3: 342a 98289i bk4: 368a 98280i bk5: 384a 98144i bk6: 344a 98315i bk7: 376a 98273i bk8: 296a 98453i bk9: 268a 98471i bk10: 320a 98424i bk11: 352a 98287i bk12: 328a 98420i bk13: 288a 98370i bk14: 332a 98455i bk15: 308a 98402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982601
Row_Buffer_Locality_read = 0.982784
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.206937
Bank_Level_Parallism_Col = 1.178933
Bank_Level_Parallism_Ready = 1.046738
write_to_read_ratio_blp_rw_average = 0.002287
GrpLevelPara = 1.175191 

BW Util details:
bwutil = 0.107849 
total_CMD = 99176 
util_bw = 10696 
Wasted_Col = 5816 
Wasted_Row = 917 
Idle = 81747 

BW Util Bottlenecks: 
RCDc_limit = 1355 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 14 
CCDLc_limit = 4729 
rwq = 0 
CCDLc_limit_alone = 4729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 99176 
n_nop = 93627 
Read = 5344 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5345 
total_req = 5348 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5348 
Row_Bus_Util =  0.002037 
CoL_Bus_Util = 0.053924 
Either_Row_CoL_Bus_Util = 0.055951 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000180 
queue_avg = 0.205392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.205392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93438 n_act=109 n_pre=93 n_ref_event=0 n_req=5530 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1116
n_activity=29205 dram_eff=0.3791
bk0: 361a 98246i bk1: 378a 98201i bk2: 382a 98223i bk3: 359a 98025i bk4: 300a 98383i bk5: 360a 98262i bk6: 328a 98399i bk7: 344a 98280i bk8: 328a 98390i bk9: 404a 98182i bk10: 256a 98574i bk11: 332a 98279i bk12: 332a 98414i bk13: 324a 98374i bk14: 376a 98366i bk15: 364a 98300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983183
Row_Buffer_Locality_read = 0.983357
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.195492
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.055405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111640 
total_CMD = 99176 
util_bw = 11072 
Wasted_Col = 6039 
Wasted_Row = 964 
Idle = 81101 

BW Util Bottlenecks: 
RCDc_limit = 1390 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 4837 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 99176 
n_nop = 93438 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5530 
total_req = 5536 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5536 
Row_Bus_Util =  0.002037 
CoL_Bus_Util = 0.055820 
Either_Row_CoL_Bus_Util = 0.057857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.226688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=92876 n_act=108 n_pre=92 n_ref_event=0 n_req=6100 n_rd=6100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.123
n_activity=30636 dram_eff=0.3982
bk0: 447a 98035i bk1: 389a 98118i bk2: 393a 98228i bk3: 383a 98193i bk4: 376a 98248i bk5: 444a 97994i bk6: 348a 98296i bk7: 324a 98261i bk8: 364a 98325i bk9: 380a 98242i bk10: 388a 98223i bk11: 372a 98227i bk12: 360a 98319i bk13: 392a 98259i bk14: 388a 98239i bk15: 352a 98338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984918
Row_Buffer_Locality_read = 0.984918
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232818
Bank_Level_Parallism_Col = 1.205966
Bank_Level_Parallism_Ready = 1.061906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201960 

BW Util details:
bwutil = 0.123014 
total_CMD = 99176 
util_bw = 12200 
Wasted_Col = 6200 
Wasted_Row = 863 
Idle = 79913 

BW Util Bottlenecks: 
RCDc_limit = 1345 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5107 
rwq = 0 
CCDLc_limit_alone = 5107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 92876 
Read = 6100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6100 
total_req = 6100 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6100 
Row_Bus_Util =  0.002017 
CoL_Bus_Util = 0.061507 
Either_Row_CoL_Bus_Util = 0.063523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.279715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.279715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93458 n_act=109 n_pre=93 n_ref_event=0 n_req=5514 n_rd=5513 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1113
n_activity=29658 dram_eff=0.372
bk0: 417a 98012i bk1: 288a 98459i bk2: 367a 98226i bk3: 361a 98205i bk4: 424a 98062i bk5: 368a 98235i bk6: 352a 98227i bk7: 372a 98242i bk8: 284a 98490i bk9: 264a 98501i bk10: 284a 98553i bk11: 300a 98423i bk12: 356a 98376i bk13: 408a 98183i bk14: 328a 98409i bk15: 340a 98374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983134
Row_Buffer_Locality_read = 0.983312
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.197096
Bank_Level_Parallism_Col = 1.170452
Bank_Level_Parallism_Ready = 1.045644
write_to_read_ratio_blp_rw_average = 0.001066
GrpLevelPara = 1.169986 

BW Util details:
bwutil = 0.111257 
total_CMD = 99176 
util_bw = 11034 
Wasted_Col = 6091 
Wasted_Row = 921 
Idle = 81130 

BW Util Bottlenecks: 
RCDc_limit = 1388 
RCDWRc_limit = 9 
WTRc_limit = 23 
RTWc_limit = 6 
CCDLc_limit = 4939 
rwq = 0 
CCDLc_limit_alone = 4939 
WTRc_limit_alone = 23 
RTWc_limit_alone = 6 

Commands details: 
total_CMD = 99176 
n_nop = 93458 
Read = 5513 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5514 
total_req = 5517 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5517 
Row_Bus_Util =  0.002037 
CoL_Bus_Util = 0.055628 
Either_Row_CoL_Bus_Util = 0.057655 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000175 
queue_avg = 0.248246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.248246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93649 n_act=108 n_pre=92 n_ref_event=0 n_req=5327 n_rd=5327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1074
n_activity=28392 dram_eff=0.3752
bk0: 398a 98188i bk1: 317a 98307i bk2: 319a 98326i bk3: 329a 98235i bk4: 344a 98250i bk5: 364a 98220i bk6: 352a 98368i bk7: 328a 98340i bk8: 308a 98409i bk9: 368a 98263i bk10: 300a 98466i bk11: 304a 98437i bk12: 328a 98434i bk13: 288a 98430i bk14: 320a 98460i bk15: 360a 98354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982729
Row_Buffer_Locality_read = 0.982729
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191773
Bank_Level_Parallism_Col = 1.166459
Bank_Level_Parallism_Ready = 1.048602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164248 

BW Util details:
bwutil = 0.107425 
total_CMD = 99176 
util_bw = 10654 
Wasted_Col = 5920 
Wasted_Row = 950 
Idle = 81652 

BW Util Bottlenecks: 
RCDc_limit = 1381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4833 
rwq = 0 
CCDLc_limit_alone = 4833 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93649 
Read = 5327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5327 
total_req = 5327 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5327 
Row_Bus_Util =  0.002017 
CoL_Bus_Util = 0.053713 
Either_Row_CoL_Bus_Util = 0.055729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.232849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93287 n_act=107 n_pre=91 n_ref_event=0 n_req=5692 n_rd=5692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1148
n_activity=29861 dram_eff=0.3812
bk0: 357a 98240i bk1: 375a 98205i bk2: 363a 98238i bk3: 333a 98298i bk4: 368a 98207i bk5: 356a 98230i bk6: 388a 98203i bk7: 356a 98202i bk8: 308a 98377i bk9: 328a 98343i bk10: 360a 98319i bk11: 332a 98351i bk12: 332a 98340i bk13: 380a 98219i bk14: 392a 98284i bk15: 364a 98280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984013
Row_Buffer_Locality_read = 0.984013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190725
Bank_Level_Parallism_Col = 1.179103
Bank_Level_Parallism_Ready = 1.053399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177761 

BW Util details:
bwutil = 0.114786 
total_CMD = 99176 
util_bw = 11384 
Wasted_Col = 6326 
Wasted_Row = 1056 
Idle = 80410 

BW Util Bottlenecks: 
RCDc_limit = 1415 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5146 
rwq = 0 
CCDLc_limit_alone = 5146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93287 
Read = 5692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5692 
total_req = 5692 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5692 
Row_Bus_Util =  0.001996 
CoL_Bus_Util = 0.057393 
Either_Row_CoL_Bus_Util = 0.059379 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000170 
queue_avg = 0.238596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.238596
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93188 n_act=109 n_pre=93 n_ref_event=0 n_req=5786 n_rd=5786 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=29718 dram_eff=0.3894
bk0: 348a 98301i bk1: 398a 98194i bk2: 387a 98176i bk3: 329a 98330i bk4: 404a 98127i bk5: 356a 98202i bk6: 336a 98325i bk7: 368a 98218i bk8: 388a 98182i bk9: 332a 98391i bk10: 368a 98216i bk11: 292a 98467i bk12: 376a 98248i bk13: 364a 98227i bk14: 400a 98250i bk15: 340a 98266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983927
Row_Buffer_Locality_read = 0.983927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238217
Bank_Level_Parallism_Col = 1.212331
Bank_Level_Parallism_Ready = 1.066171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211100 

BW Util details:
bwutil = 0.116681 
total_CMD = 99176 
util_bw = 11572 
Wasted_Col = 5943 
Wasted_Row = 874 
Idle = 80787 

BW Util Bottlenecks: 
RCDc_limit = 1411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4866 
rwq = 0 
CCDLc_limit_alone = 4866 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93188 
Read = 5786 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5786 
total_req = 5786 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5786 
Row_Bus_Util =  0.002037 
CoL_Bus_Util = 0.058341 
Either_Row_CoL_Bus_Util = 0.060378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.234008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.234008
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93359 n_act=106 n_pre=90 n_ref_event=0 n_req=5622 n_rd=5622 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=29602 dram_eff=0.3798
bk0: 308a 98332i bk1: 360a 98302i bk2: 386a 98221i bk3: 368a 98185i bk4: 408a 98109i bk5: 368a 98131i bk6: 392a 98308i bk7: 368a 98259i bk8: 316a 98397i bk9: 292a 98451i bk10: 296a 98526i bk11: 352a 98287i bk12: 388a 98260i bk13: 348a 98381i bk14: 360a 98398i bk15: 312a 98428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983991
Row_Buffer_Locality_read = 0.983991
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201455
Bank_Level_Parallism_Col = 1.180192
Bank_Level_Parallism_Ready = 1.056909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180058 

BW Util details:
bwutil = 0.113374 
total_CMD = 99176 
util_bw = 11244 
Wasted_Col = 5989 
Wasted_Row = 914 
Idle = 81029 

BW Util Bottlenecks: 
RCDc_limit = 1337 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4865 
rwq = 0 
CCDLc_limit_alone = 4865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93359 
Read = 5622 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 5622 
total_req = 5622 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 5622 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.056687 
Either_Row_CoL_Bus_Util = 0.058653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000172 
queue_avg = 0.212713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.212713
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93284 n_act=109 n_pre=93 n_ref_event=0 n_req=5692 n_rd=5692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1148
n_activity=29080 dram_eff=0.3915
bk0: 350a 98293i bk1: 420a 98111i bk2: 372a 98211i bk3: 374a 98206i bk4: 396a 98153i bk5: 316a 98319i bk6: 344a 98321i bk7: 332a 98327i bk8: 320a 98378i bk9: 284a 98431i bk10: 344a 98352i bk11: 332a 98307i bk12: 380a 98261i bk13: 372a 98284i bk14: 400a 98277i bk15: 356a 98363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983661
Row_Buffer_Locality_read = 0.983661
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224576
Bank_Level_Parallism_Col = 1.198454
Bank_Level_Parallism_Ready = 1.051597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197330 

BW Util details:
bwutil = 0.114786 
total_CMD = 99176 
util_bw = 11384 
Wasted_Col = 5872 
Wasted_Row = 893 
Idle = 81027 

BW Util Bottlenecks: 
RCDc_limit = 1356 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4769 
rwq = 0 
CCDLc_limit_alone = 4769 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99176 
n_nop = 93284 
Read = 5692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5692 
total_req = 5692 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5692 
Row_Bus_Util =  0.002037 
CoL_Bus_Util = 0.057393 
Either_Row_CoL_Bus_Util = 0.059410 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000339 
queue_avg = 0.238646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.238646
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99176 n_nop=93766 n_act=108 n_pre=92 n_ref_event=0 n_req=5207 n_rd=5206 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1051
n_activity=28610 dram_eff=0.3642
bk0: 348a 98327i bk1: 371a 98306i bk2: 392a 98178i bk3: 395a 98202i bk4: 340a 98326i bk5: 396a 98185i bk6: 344a 98281i bk7: 276a 98435i bk8: 264a 98507i bk9: 304a 98411i bk10: 268a 98525i bk11: 256a 98530i bk12: 332a 98369i bk13: 304a 98495i bk14: 272a 98538i bk15: 344a 98345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982331
Row_Buffer_Locality_read = 0.982520
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.169845
Bank_Level_Parallism_Col = 1.151344
Bank_Level_Parallism_Ready = 1.033186
write_to_read_ratio_blp_rw_average = 0.004163
GrpLevelPara = 1.149580 

BW Util details:
bwutil = 0.105066 
total_CMD = 99176 
util_bw = 10420 
Wasted_Col = 5885 
Wasted_Row = 1014 
Idle = 81857 

BW Util Bottlenecks: 
RCDc_limit = 1408 
RCDWRc_limit = 4 
WTRc_limit = 12 
RTWc_limit = 42 
CCDLc_limit = 4678 
rwq = 0 
CCDLc_limit_alone = 4678 
WTRc_limit_alone = 12 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 99176 
n_nop = 93766 
Read = 5206 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5207 
total_req = 5210 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5210 
Row_Bus_Util =  0.002017 
CoL_Bus_Util = 0.052533 
Either_Row_CoL_Bus_Util = 0.054549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.194997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.194997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4555, Miss = 2670, Miss_rate = 0.586, Pending_hits = 970, Reservation_fails = 0
L2_cache_bank[1]: Access = 4613, Miss = 2592, Miss_rate = 0.562, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[2]: Access = 4798, Miss = 2966, Miss_rate = 0.618, Pending_hits = 995, Reservation_fails = 0
L2_cache_bank[3]: Access = 4284, Miss = 2560, Miss_rate = 0.598, Pending_hits = 859, Reservation_fails = 0
L2_cache_bank[4]: Access = 4766, Miss = 2620, Miss_rate = 0.550, Pending_hits = 945, Reservation_fails = 0
L2_cache_bank[5]: Access = 4815, Miss = 2861, Miss_rate = 0.594, Pending_hits = 987, Reservation_fails = 0
L2_cache_bank[6]: Access = 4512, Miss = 2802, Miss_rate = 0.621, Pending_hits = 872, Reservation_fails = 0
L2_cache_bank[7]: Access = 4906, Miss = 2872, Miss_rate = 0.585, Pending_hits = 1006, Reservation_fails = 0
L2_cache_bank[8]: Access = 5198, Miss = 3270, Miss_rate = 0.629, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[9]: Access = 4940, Miss = 2986, Miss_rate = 0.604, Pending_hits = 1017, Reservation_fails = 0
L2_cache_bank[10]: Access = 4768, Miss = 2764, Miss_rate = 0.580, Pending_hits = 968, Reservation_fails = 0
L2_cache_bank[11]: Access = 4760, Miss = 2892, Miss_rate = 0.608, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[12]: Access = 4597, Miss = 2704, Miss_rate = 0.588, Pending_hits = 888, Reservation_fails = 0
L2_cache_bank[13]: Access = 4611, Miss = 2758, Miss_rate = 0.598, Pending_hits = 942, Reservation_fails = 0
L2_cache_bank[14]: Access = 4471, Miss = 2468, Miss_rate = 0.552, Pending_hits = 858, Reservation_fails = 0
L2_cache_bank[15]: Access = 4960, Miss = 3324, Miss_rate = 0.670, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[16]: Access = 4703, Miss = 2834, Miss_rate = 0.603, Pending_hits = 934, Reservation_fails = 0
L2_cache_bank[17]: Access = 4911, Miss = 3082, Miss_rate = 0.628, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[18]: Access = 4483, Miss = 2546, Miss_rate = 0.568, Pending_hits = 868, Reservation_fails = 0
L2_cache_bank[19]: Access = 5303, Miss = 3218, Miss_rate = 0.607, Pending_hits = 1123, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 2704, Miss_rate = 0.564, Pending_hits = 999, Reservation_fails = 0
L2_cache_bank[21]: Access = 4917, Miss = 3124, Miss_rate = 0.635, Pending_hits = 1068, Reservation_fails = 0
L2_cache_bank[22]: Access = 4490, Miss = 2650, Miss_rate = 0.590, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[23]: Access = 4667, Miss = 2703, Miss_rate = 0.579, Pending_hits = 927, Reservation_fails = 0
L2_total_cache_accesses = 113820
L2_total_cache_misses = 67970
L2_total_cache_miss_rate = 0.5972
L2_total_cache_pending_hits = 23373
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49845
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1297
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=113820
icnt_total_pkts_simt_to_mem=113820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.07243
	minimum = 5
	maximum = 75
Network latency average = 9.07243
	minimum = 5
	maximum = 75
Slowest packet = 153202
Flit latency average = 9.07243
	minimum = 5
	maximum = 75
Slowest flit = 153202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0780797
	minimum = 0.0438761 (at node 1)
	maximum = 0.0957248 (at node 45)
Accepted packet rate average = 0.0780797
	minimum = 0.0438761 (at node 1)
	maximum = 0.0957248 (at node 45)
Injected flit rate average = 0.0780797
	minimum = 0.0438761 (at node 1)
	maximum = 0.0957248 (at node 45)
Accepted flit rate average= 0.0780797
	minimum = 0.0438761 (at node 1)
	maximum = 0.0957248 (at node 45)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11334 (3 samples)
	minimum = 5 (3 samples)
	maximum = 73 (3 samples)
Network latency average = 9.11334 (3 samples)
	minimum = 5 (3 samples)
	maximum = 73 (3 samples)
Flit latency average = 9.11334 (3 samples)
	minimum = 5 (3 samples)
	maximum = 73 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0778747 (3 samples)
	minimum = 0.0437609 (3 samples)
	maximum = 0.0954453 (3 samples)
Accepted packet rate average = 0.0778747 (3 samples)
	minimum = 0.0437609 (3 samples)
	maximum = 0.0954453 (3 samples)
Injected flit rate average = 0.0778747 (3 samples)
	minimum = 0.0437609 (3 samples)
	maximum = 0.0954453 (3 samples)
Accepted flit rate average = 0.0778747 (3 samples)
	minimum = 0.0437609 (3 samples)
	maximum = 0.0954453 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 38 sec (98 sec)
gpgpu_simulation_rate = 389104 (inst/sec)
gpgpu_simulation_rate = 573 (cycle/sec)
gpgpu_silicon_slowdown = 2472949x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c38..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f6dc05ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 18691
gpu_sim_insn = 12710760
gpu_ipc =     680.0471
gpu_tot_sim_cycle = 74906
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     678.7579
gpu_tot_issued_cta = 188
gpu_occupancy = 20.9536% 
gpu_tot_occupancy = 20.9519% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0299
partiton_level_parallism_total  =       2.0260
partiton_level_parallism_util =       3.8691
partiton_level_parallism_util_total  =       3.8597
L2_BW  =      92.0417 GB/Sec
L2_BW_total  =      91.8672 GB/Sec
gpu_total_sim_rate=385174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4981, 4984, 4982, 4984, 4984, 4984, 4984, 4982, 3737, 3738, 3735, 3107, 3108, 3107, 3108, 3108, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32381	W0_Idle:126136	W0_Scoreboard:4199974	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:376840	WS1:376800	WS2:376836	WS3:375266	
dual_issue_nums: WS0:29686	WS1:29706	WS2:29688	WS3:29371	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 357 
max_icnt2mem_latency = 77 
maxmrqlatency = 51 
max_icnt2sh_latency = 58 
averagemflatency = 231 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:62738 	9330 	6779 	4722 	4333 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96461 	55299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	47391 	71778 	24076 	8160 	355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70255 	70126 	10825 	554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        60        64        80        64        64        68        68        56        88        80        80        72        84        80 
dram[1]:        72        60        72        72        88        68        68        68        92        84        72        80        68        76        92        68 
dram[2]:        76        76        56        72        72        72        76        76        80        60        68        72        76        68        76        76 
dram[3]:        76        92        72        68        72        80        68        76        72        80        56        84        72        60        76        92 
dram[4]:        80        72        80        72        72        88        80        72        80        80        96        88        72        76        80        76 
dram[5]:        76        84        64        68        76        76        76        76        72        60        56        68        68        76        68        72 
dram[6]:        80        60        68        68        96        92        84        72        80        76        68        64        68        60        72        68 
dram[7]:        68        68        72        68        92        68        80        84        84        88        68        72        72        80        88        72 
dram[8]:        84        84        68        84        72        68        68        96        88        68       112        68        88        72        88        72 
dram[9]:        72        72        72        76        68        76       100        88        68        80        68        76        80        80        76        72 
dram[10]:        64        76        84        92        88        72        72        64        60        80        68        72        96       104        84        72 
dram[11]:        72        80        72        76        68        84        84        68        64        68        60        68        76        84        56        76 
maximum service time to same row:
dram[0]:     10714     10742     11503     11479     12076     12101     12725     13047     13184     13614     14382     14532     15321     15173     15849     15864 
dram[1]:     10677     10762     11484     11452     12125     12142     12782     12750     13638     13187     13781     14549     15215     15229     15792     15811 
dram[2]:     10524     10759     11533     11463     12115     12122     13071     13053     13633     13689     14541     14526     15165     15717     15809     15801 
dram[3]:     10686     10523     11480     11490     12122     11993     12784     13022     13671     13701     14575     14613     15194     15161     16151     15856 
dram[4]:     10663     10778     11547     11503     12133     12135     12771     12596     13886     13645     14525     14546     15182     15179     15597     15589 
dram[5]:     10777     10568     11408     11507     12101     11995     12761     12748     13872     13893     14545     14613     15179     15171     16102     15856 
dram[6]:     10775     10239     11511     11512     12103     12074     13010     13005     13667     13665     14816     13783     14988     15228     16072     15845 
dram[7]:     10727     10899     11471     11739     12358     12139     13026     12591     13630     13899     14528     14631     15264     14983     15837     15813 
dram[8]:     10570     10550     11458     11666     12124     12110     12755     12725     13891     13624     14640     14593     15190     14993     15818     15844 
dram[9]:     10536     10753     11520     11809     12097     12116     12736     12759     13187     13637     14611     14597     15175     15233     15802     16074 
dram[10]:     10540     10698     11497     11847     12140     12395     12595     12765     13879     13639     13791     14384     15226     15207     15796     15792 
dram[11]:     10901     10588     11461     11403     11995     12084     13249     13030     13631     13686     14515     14526     15185     15213     15861     15848 
average row accesses per activate:
dram[0]: 45.888889 60.333332 42.333332 46.799999 56.000000 58.000000 65.714287 58.285713 60.571430 46.857143 66.857140 58.285713 61.142857 66.285713 50.285713 66.857140 
dram[1]: 57.666668 50.444443 46.700001 57.333332 59.000000 63.000000 55.428570 60.571430 66.857140 58.857143 62.285713 66.285713 55.428570 53.714287 77.142860 60.000000 
dram[2]: 57.555557 53.222221 33.583332 45.400002 59.000000 64.500000 66.285713 64.571426 59.428570 61.714287 56.000000 63.428570 66.857140 52.571430 60.571430 57.714287 
dram[3]: 46.099998 51.777779 49.000000 40.636364 51.500000 63.500000 63.428570 70.285713 67.428574 70.857140 52.000000 61.714287 65.714287 57.142857 71.428574 68.571426 
dram[4]: 64.777779 55.222221 51.299999 51.099998 62.000000 66.500000 62.857143 62.285713 66.285713 73.142860 69.142860 68.000000 64.571426 70.857140 73.142860 67.428574 
dram[5]: 45.363636 51.111111 47.900002 46.900002 73.500000 58.000000 69.142860 73.714287 56.571430 52.571430 54.857143 56.000000 64.571426 77.714287 58.285713 66.285713 
dram[6]: 54.444443 43.666668 39.500000 41.700001 65.000000 63.000000 64.000000 59.428570 58.857143 67.428574 56.571430 56.571430 65.714287 56.571430 62.857143 65.714287 
dram[7]: 53.444443 54.555557 52.777779 42.900002 64.500000 58.000000 69.714287 66.285713 57.142857 68.571426 68.000000 62.857143 67.428574 75.428574 75.428574 65.714287 
dram[8]: 47.200001 54.200001 50.700001 53.000000 66.000000 55.500000 66.285713 68.571426 70.285713 64.571426 68.571426 55.428570 69.142860 64.000000 78.857140 62.285713 
dram[9]: 48.888889 51.111111 51.777779 51.555557 69.000000 65.000000 71.428574 66.285713 59.428570 52.571430 54.857143 61.142857 76.571426 68.571426 63.428570 60.571430 
dram[10]: 48.666668 51.599998 44.799999 47.000000 67.000000 60.000000 66.285713 66.285713 60.000000 61.142857 70.285713 64.000000 73.142860 76.000000 69.142860 64.571426 
dram[11]: 57.500000 54.111111 41.500000 50.700001 55.500000 64.000000 65.142860 56.571430 54.285713 59.428570 50.857143 53.714287 61.714287 62.857143 53.142857 66.285713 
average row locality = 88025/1492 = 58.997990
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       413       543       381       468       448       464       460       408       424       328       468       408       428       464       352       468 
dram[1]:       519       454       467       516       472       504       388       424       468       412       436       464       388       376       540       420 
dram[2]:       518       479       402       454       472       516       464       452       416       432       392       444       468       368       424       404 
dram[3]:       461       466       490       445       412       508       444       492       472       496       364       432       460       400       500       480 
dram[4]:       583       497       513       511       496       532       440       436       464       512       484       476       452       496       512       472 
dram[5]:       497       460       479       469       588       464       484       516       396       368       384       392       452       544       408       464 
dram[6]:       490       393       395       417       520       504       448       416       412       472       396       396       460       396       440       460 
dram[7]:       481       491       475       429       516       464       488       464       400       480       476       440       472       528       528       460 
dram[8]:       472       542       507       477       528       444       464       480       492       452       480       388       484       448       552       436 
dram[9]:       440       460       466       464       552       520       500       464       416       368       384       428       536       480       444       424 
dram[10]:       438       516       448       470       536       480       464       464       420       428       492       448       512       532       484       452 
dram[11]:       460       487       497       507       444       512       456       396       380       416       356       376       432       440       372       464 
total dram reads = 88019
bank skew: 588/328 = 1.79
chip skew: 7876/6925 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 24
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        454       454       465       478       415       390       390       399       389       401       395       389       392       360       380       373
dram[1]:        434       447       421       429       369       379       370       388       391       391       376       372       362       365       362       373
dram[2]:        471       482       443       434       396       388       391       402       389       412       384       386       359       403       375       392
dram[3]:        468       455       442       460       376       392       371       391       363       378       413       381       369       357       361       372
dram[4]:        454       462       445       458       390       393       369       372       366       375       358       369       357       366       355       361
dram[5]:        513       467       438       434       376       375       398       389       419       396       399       387       344       353       354       356
dram[6]:        478       489       475       436       358       383       376       389       389       380       388       392       373       381       354       366
dram[7]:        466       450       418       443       368       401       371       394       401       377       366       368       350       353       361       351
dram[8]:        442       482       432       375       374       387       373       365       361       374       369       389       357       355       358       371
dram[9]:        459       489       446       448       402       373       391       390       409       412       372       380       366       370       359       361
dram[10]:        511       457       468       437       380       366       378       376       378       386       376       391       355       368       357       376
dram[11]:        411       429       474       456       390       403       402       385       417       384       396       404       381       372       362       365
maximum mf latency per bank:
dram[0]:        305       313       316       306       324       329       305       299       285       298       292       278       299       294       283       297
dram[1]:        300       284       311       314       311       319       313       297       290       291       283       304       281       286       284       298
dram[2]:        309       300       324       305       304       310       313       314       288       286       303       294       294       292       285       288
dram[3]:        310       303       313       313       316       310       305       306       293       299       287       316       289       306       294       279
dram[4]:        334       308       304       311       313       309       304       303       296       303       303       295       287       287       304       288
dram[5]:        305       308       293       311       327       326       343       357       295       325       294       277       286       285       280       286
dram[6]:        313       300       320       320       303       327       299       306       302       302       289       285       287       292       280       292
dram[7]:        310       314       290       309       307       317       296       312       301       295       290       303       303       302       290       288
dram[8]:        309       304       316       307       307       308       297       308       292       290       288       282       282       299       294       295
dram[9]:        303       302       317       314       326       320       304       307       314       310       275       281       289       301       289       286
dram[10]:        338       324       299       302       318       312       300       298       304       304       282       285       288       307       290       289
dram[11]:        303       299       311       294       310       308       305       303       301       302       287       302       292       283       287       286
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124965 n_act=139 n_pre=123 n_ref_event=94830438222496 n_req=6925 n_rd=6925 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1048
n_activity=36698 dram_eff=0.3774
bk0: 413a 131181i bk1: 543a 130750i bk2: 381a 131154i bk3: 468a 130909i bk4: 448a 130986i bk5: 464a 130928i bk6: 460a 131046i bk7: 408a 131061i bk8: 424a 131074i bk9: 328a 131251i bk10: 468a 131052i bk11: 408a 131200i bk12: 428a 131090i bk13: 464a 131021i bk14: 352a 131277i bk15: 468a 130929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982238
Row_Buffer_Locality_read = 0.982238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199347
Bank_Level_Parallism_Col = 0.678884
Bank_Level_Parallism_Ready = 1.055427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.104804 
total_CMD = 132151 
util_bw = 13850 
Wasted_Col = 7514 
Wasted_Row = 1327 
Idle = 109460 

BW Util Bottlenecks: 
RCDc_limit = 1743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6086 
rwq = 0 
CCDLc_limit_alone = 6086 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124965 
Read = 6925 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 94830438222496 
n_req = 6925 
total_req = 6925 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 6925 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.052402 
Either_Row_CoL_Bus_Util = 0.054377 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000139 
queue_avg = 0.210456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.210456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124641 n_act=139 n_pre=123 n_ref_event=0 n_req=7248 n_rd=7248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1097
n_activity=39276 dram_eff=0.3691
bk0: 519a 130924i bk1: 454a 131016i bk2: 467a 131012i bk3: 516a 130869i bk4: 472a 130923i bk5: 504a 130909i bk6: 388a 131170i bk7: 424a 131083i bk8: 468a 131026i bk9: 412a 131085i bk10: 436a 131067i bk11: 464a 131029i bk12: 388a 131233i bk13: 376a 131263i bk14: 540a 130908i bk15: 420a 131112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983030
Row_Buffer_Locality_read = 0.983030
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178490
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.051158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109693 
total_CMD = 132151 
util_bw = 14496 
Wasted_Col = 8014 
Wasted_Row = 1357 
Idle = 108284 

BW Util Bottlenecks: 
RCDc_limit = 1863 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6427 
rwq = 0 
CCDLc_limit_alone = 6427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124641 
Read = 7248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7248 
total_req = 7248 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7248 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.054846 
Either_Row_CoL_Bus_Util = 0.056829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.179151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124775 n_act=142 n_pre=126 n_ref_event=0 n_req=7106 n_rd=7105 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1076
n_activity=37671 dram_eff=0.3774
bk0: 518a 130900i bk1: 479a 130946i bk2: 402a 131013i bk3: 454a 130970i bk4: 472a 131015i bk5: 516a 130825i bk6: 464a 130982i bk7: 452a 131049i bk8: 416a 131147i bk9: 432a 131030i bk10: 392a 131203i bk11: 444a 131021i bk12: 468a 131031i bk13: 368a 131154i bk14: 424a 131196i bk15: 404a 131147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982269
Row_Buffer_Locality_read = 0.982407
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.200078
Bank_Level_Parallism_Col = 1.171853
Bank_Level_Parallism_Ready = 1.043876
write_to_read_ratio_blp_rw_average = 0.001720
GrpLevelPara = 1.167735 

BW Util details:
bwutil = 0.107589 
total_CMD = 132151 
util_bw = 14218 
Wasted_Col = 7752 
Wasted_Row = 1244 
Idle = 108937 

BW Util Bottlenecks: 
RCDc_limit = 1764 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 14 
CCDLc_limit = 6335 
rwq = 0 
CCDLc_limit_alone = 6335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 132151 
n_nop = 124775 
Read = 7105 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7106 
total_req = 7109 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7109 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.053795 
Either_Row_CoL_Bus_Util = 0.055815 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000136 
queue_avg = 0.196101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.196101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124553 n_act=142 n_pre=126 n_ref_event=0 n_req=7324 n_rd=7322 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1109
n_activity=38577 dram_eff=0.38
bk0: 461a 130941i bk1: 466a 130954i bk2: 490a 130945i bk3: 445a 130771i bk4: 412a 131068i bk5: 508a 130873i bk6: 444a 131076i bk7: 492a 130835i bk8: 472a 131013i bk9: 496a 130903i bk10: 364a 131281i bk11: 432a 130969i bk12: 460a 131091i bk13: 400a 131158i bk14: 500a 131054i bk15: 480a 131011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982796
Row_Buffer_Locality_read = 0.982928
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.201868
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.058479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110934 
total_CMD = 132151 
util_bw = 14660 
Wasted_Col = 7966 
Wasted_Row = 1241 
Idle = 108284 

BW Util Bottlenecks: 
RCDc_limit = 1783 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 6456 
rwq = 0 
CCDLc_limit_alone = 6456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 132151 
n_nop = 124553 
Read = 7322 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7324 
total_req = 7330 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7330 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.055467 
Either_Row_CoL_Bus_Util = 0.057495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.222193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124011 n_act=140 n_pre=124 n_ref_event=0 n_req=7876 n_rd=7876 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1192
n_activity=40172 dram_eff=0.3921
bk0: 583a 130691i bk1: 497a 130832i bk2: 513a 130920i bk3: 511a 130939i bk4: 496a 130952i bk5: 532a 130780i bk6: 440a 131039i bk7: 436a 130923i bk8: 464a 131046i bk9: 512a 130870i bk10: 484a 130952i bk11: 476a 130949i bk12: 452a 131057i bk13: 496a 131003i bk14: 512a 130906i bk15: 472a 130982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984256
Row_Buffer_Locality_read = 0.984256
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226055
Bank_Level_Parallism_Col = 1.198602
Bank_Level_Parallism_Ready = 1.059756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195491 

BW Util details:
bwutil = 0.119197 
total_CMD = 132151 
util_bw = 15752 
Wasted_Col = 8060 
Wasted_Row = 1161 
Idle = 107178 

BW Util Bottlenecks: 
RCDc_limit = 1732 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6657 
rwq = 0 
CCDLc_limit_alone = 6657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124011 
Read = 7876 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7876 
total_req = 7876 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7876 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.059598 
Either_Row_CoL_Bus_Util = 0.061596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.251296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.251296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124511 n_act=142 n_pre=126 n_ref_event=0 n_req=7367 n_rd=7365 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1116
n_activity=39374 dram_eff=0.3745
bk0: 497a 130654i bk1: 460a 131039i bk2: 479a 130947i bk3: 469a 130936i bk4: 588a 130669i bk5: 464a 130957i bk6: 484a 130853i bk7: 516a 130808i bk8: 396a 131183i bk9: 368a 131191i bk10: 384a 131252i bk11: 392a 131129i bk12: 452a 131128i bk13: 544a 130796i bk14: 408a 131195i bk15: 464a 131004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982897
Row_Buffer_Locality_read = 0.983164
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.203641
Bank_Level_Parallism_Col = 1.180076
Bank_Level_Parallism_Ready = 1.052047
write_to_read_ratio_blp_rw_average = 0.004209
GrpLevelPara = 1.179178 

BW Util details:
bwutil = 0.111584 
total_CMD = 132151 
util_bw = 14746 
Wasted_Col = 8062 
Wasted_Row = 1290 
Idle = 108053 

BW Util Bottlenecks: 
RCDc_limit = 1812 
RCDWRc_limit = 14 
WTRc_limit = 53 
RTWc_limit = 55 
CCDLc_limit = 6527 
rwq = 0 
CCDLc_limit_alone = 6527 
WTRc_limit_alone = 53 
RTWc_limit_alone = 55 

Commands details: 
total_CMD = 132151 
n_nop = 124511 
Read = 7365 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7367 
total_req = 7373 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7373 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.055792 
Either_Row_CoL_Bus_Util = 0.057813 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000131 
queue_avg = 0.240732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.240732
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124872 n_act=140 n_pre=124 n_ref_event=0 n_req=7015 n_rd=7015 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1062
n_activity=37439 dram_eff=0.3747
bk0: 490a 130931i bk1: 393a 131087i bk2: 395a 131114i bk3: 417a 130976i bk4: 520a 130827i bk5: 504a 130893i bk6: 448a 131078i bk7: 416a 131072i bk8: 412a 131092i bk9: 472a 130947i bk10: 396a 131196i bk11: 396a 131143i bk12: 460a 131094i bk13: 396a 131163i bk14: 440a 131135i bk15: 460a 131079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982324
Row_Buffer_Locality_read = 0.982324
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187096
Bank_Level_Parallism_Col = 1.163727
Bank_Level_Parallism_Ready = 1.044451
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162052 

BW Util details:
bwutil = 0.106166 
total_CMD = 132151 
util_bw = 14030 
Wasted_Col = 7836 
Wasted_Row = 1295 
Idle = 108990 

BW Util Bottlenecks: 
RCDc_limit = 1795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6380 
rwq = 0 
CCDLc_limit_alone = 6380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124872 
Read = 7015 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7015 
total_req = 7015 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7015 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.053083 
Either_Row_CoL_Bus_Util = 0.055081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.222972
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124298 n_act=139 n_pre=123 n_ref_event=0 n_req=7592 n_rd=7592 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=39885 dram_eff=0.3807
bk0: 481a 130929i bk1: 491a 130876i bk2: 475a 130963i bk3: 429a 131050i bk4: 516a 130825i bk5: 464a 130940i bk6: 488a 130936i bk7: 464a 130886i bk8: 400a 131124i bk9: 480a 130954i bk10: 476a 131046i bk11: 440a 131079i bk12: 472a 131037i bk13: 528a 130827i bk14: 528a 130921i bk15: 460a 131004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983799
Row_Buffer_Locality_read = 0.983799
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191295
Bank_Level_Parallism_Col = 1.176456
Bank_Level_Parallism_Ready = 1.051093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175002 

BW Util details:
bwutil = 0.114899 
total_CMD = 132151 
util_bw = 15184 
Wasted_Col = 8253 
Wasted_Row = 1366 
Idle = 107348 

BW Util Bottlenecks: 
RCDc_limit = 1802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6782 
rwq = 0 
CCDLc_limit_alone = 6782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124298 
Read = 7592 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7592 
total_req = 7592 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7592 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.057449 
Either_Row_CoL_Bus_Util = 0.059424 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000127 
queue_avg = 0.219567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.219567
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124240 n_act=141 n_pre=125 n_ref_event=0 n_req=7646 n_rd=7646 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1157
n_activity=39423 dram_eff=0.3879
bk0: 472a 130957i bk1: 542a 130803i bk2: 507a 130884i bk3: 477a 130949i bk4: 528a 130821i bk5: 444a 130965i bk6: 464a 130990i bk7: 480a 130890i bk8: 492a 130922i bk9: 452a 131101i bk10: 480a 130919i bk11: 388a 131210i bk12: 484a 130946i bk13: 448a 130969i bk14: 552a 130863i bk15: 436a 131018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983652
Row_Buffer_Locality_read = 0.983652
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224254
Bank_Level_Parallism_Col = 1.198912
Bank_Level_Parallism_Ready = 1.061446
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197981 

BW Util details:
bwutil = 0.115716 
total_CMD = 132151 
util_bw = 15292 
Wasted_Col = 7933 
Wasted_Row = 1186 
Idle = 107740 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6520 
rwq = 0 
CCDLc_limit_alone = 6520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124240 
Read = 7646 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 7646 
total_req = 7646 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 7646 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.057858 
Either_Row_CoL_Bus_Util = 0.059863 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000126 
queue_avg = 0.216669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.216669
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124547 n_act=138 n_pre=122 n_ref_event=0 n_req=7346 n_rd=7346 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1112
n_activity=39006 dram_eff=0.3767
bk0: 440a 130973i bk1: 460a 130996i bk2: 466a 131003i bk3: 464a 130932i bk4: 552a 130779i bk5: 520a 130710i bk6: 500a 130992i bk7: 464a 130977i bk8: 416a 131097i bk9: 368a 131227i bk10: 384a 131261i bk11: 428a 131063i bk12: 536a 130862i bk13: 480a 131050i bk14: 444a 131177i bk15: 424a 131095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983392
Row_Buffer_Locality_read = 0.983392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195750
Bank_Level_Parallism_Col = 1.175555
Bank_Level_Parallism_Ready = 1.057567
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175454 

BW Util details:
bwutil = 0.111176 
total_CMD = 132151 
util_bw = 14692 
Wasted_Col = 7967 
Wasted_Row = 1271 
Idle = 108221 

BW Util Bottlenecks: 
RCDc_limit = 1772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6456 
rwq = 0 
CCDLc_limit_alone = 6456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124547 
Read = 7346 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 7346 
total_req = 7346 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 7346 
Row_Bus_Util =  0.001967 
CoL_Bus_Util = 0.055588 
Either_Row_CoL_Bus_Util = 0.057540 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000263 
queue_avg = 0.216480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.21648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124303 n_act=141 n_pre=125 n_ref_event=0 n_req=7584 n_rd=7584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1148
n_activity=38573 dram_eff=0.3932
bk0: 438a 131025i bk1: 516a 130871i bk2: 448a 130985i bk3: 470a 130963i bk4: 536a 130837i bk5: 480a 130953i bk6: 464a 130968i bk7: 464a 130939i bk8: 420a 131099i bk9: 428a 130960i bk10: 492a 130963i bk11: 448a 130997i bk12: 512a 130927i bk13: 532a 130882i bk14: 484a 131031i bk15: 452a 131073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983518
Row_Buffer_Locality_read = 0.983518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.222006
Bank_Level_Parallism_Col = 1.194220
Bank_Level_Parallism_Ready = 1.049934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193330 

BW Util details:
bwutil = 0.114778 
total_CMD = 132151 
util_bw = 15168 
Wasted_Col = 7813 
Wasted_Row = 1181 
Idle = 107989 

BW Util Bottlenecks: 
RCDc_limit = 1754 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6408 
rwq = 0 
CCDLc_limit_alone = 6408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132151 
n_nop = 124303 
Read = 7584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 7584 
total_req = 7584 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 7584 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.057389 
Either_Row_CoL_Bus_Util = 0.059387 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000255 
queue_avg = 0.251841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.251841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132151 n_nop=124886 n_act=141 n_pre=125 n_ref_event=0 n_req=6996 n_rd=6995 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1059
n_activity=38115 dram_eff=0.3673
bk0: 460a 131045i bk1: 487a 130996i bk2: 497a 130866i bk3: 507a 130914i bk4: 444a 131054i bk5: 512a 130870i bk6: 456a 131023i bk7: 396a 131078i bk8: 380a 131188i bk9: 416a 131086i bk10: 356a 131270i bk11: 376a 131224i bk12: 432a 131116i bk13: 440a 131122i bk14: 372a 131264i bk15: 464a 131023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982133
Row_Buffer_Locality_read = 0.982273
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.173580
Bank_Level_Parallism_Col = 1.153895
Bank_Level_Parallism_Ready = 1.041393
write_to_read_ratio_blp_rw_average = 0.003107
GrpLevelPara = 1.152420 

BW Util details:
bwutil = 0.105924 
total_CMD = 132151 
util_bw = 13998 
Wasted_Col = 7811 
Wasted_Row = 1352 
Idle = 108990 

BW Util Bottlenecks: 
RCDc_limit = 1826 
RCDWRc_limit = 4 
WTRc_limit = 12 
RTWc_limit = 42 
CCDLc_limit = 6247 
rwq = 0 
CCDLc_limit_alone = 6247 
WTRc_limit_alone = 12 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 132151 
n_nop = 124886 
Read = 6995 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 6996 
total_req = 6999 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 6999 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.052962 
Either_Row_CoL_Bus_Util = 0.054975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.189102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6227, Miss = 3606, Miss_rate = 0.579, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[1]: Access = 6180, Miss = 3440, Miss_rate = 0.557, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[2]: Access = 6418, Miss = 3890, Miss_rate = 0.606, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[3]: Access = 5856, Miss = 3484, Miss_rate = 0.595, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[4]: Access = 6390, Miss = 3472, Miss_rate = 0.543, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[5]: Access = 6335, Miss = 3770, Miss_rate = 0.595, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[6]: Access = 6156, Miss = 3754, Miss_rate = 0.610, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[7]: Access = 6468, Miss = 3714, Miss_rate = 0.574, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[8]: Access = 6757, Miss = 4194, Miss_rate = 0.621, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[9]: Access = 6487, Miss = 3838, Miss_rate = 0.592, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[10]: Access = 6411, Miss = 3646, Miss_rate = 0.569, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[11]: Access = 6356, Miss = 3872, Miss_rate = 0.609, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[12]: Access = 6063, Miss = 3484, Miss_rate = 0.575, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[13]: Access = 6134, Miss = 3666, Miss_rate = 0.598, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[14]: Access = 5993, Miss = 3264, Miss_rate = 0.545, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[15]: Access = 6689, Miss = 4428, Miss_rate = 0.662, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[16]: Access = 6149, Miss = 3718, Miss_rate = 0.605, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[17]: Access = 6507, Miss = 4058, Miss_rate = 0.624, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[18]: Access = 5989, Miss = 3362, Miss_rate = 0.561, Pending_hits = 1129, Reservation_fails = 0
L2_cache_bank[19]: Access = 6854, Miss = 4126, Miss_rate = 0.602, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[20]: Access = 6380, Miss = 3568, Miss_rate = 0.559, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[21]: Access = 6582, Miss = 4152, Miss_rate = 0.631, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[22]: Access = 6073, Miss = 3546, Miss_rate = 0.584, Pending_hits = 1211, Reservation_fails = 0
L2_cache_bank[23]: Access = 6306, Miss = 3596, Miss_rate = 0.570, Pending_hits = 1249, Reservation_fails = 0
L2_total_cache_accesses = 151760
L2_total_cache_misses = 89648
L2_total_cache_miss_rate = 0.5907
L2_total_cache_pending_hits = 30871
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 66097
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1305
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=151760
icnt_total_pkts_simt_to_mem=151760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.87822
	minimum = 5
	maximum = 75
Network latency average = 8.87822
	minimum = 5
	maximum = 75
Slowest packet = 229131
Flit latency average = 8.87822
	minimum = 5
	maximum = 75
Slowest flit = 229131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0780713
	minimum = 0.0438714 (at node 0)
	maximum = 0.0925044 (at node 43)
Accepted packet rate average = 0.0780713
	minimum = 0.0438714 (at node 0)
	maximum = 0.0925044 (at node 43)
Injected flit rate average = 0.0780713
	minimum = 0.0438714 (at node 0)
	maximum = 0.0925044 (at node 43)
Accepted flit rate average= 0.0780713
	minimum = 0.0438714 (at node 0)
	maximum = 0.0925044 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.05456 (4 samples)
	minimum = 5 (4 samples)
	maximum = 73.5 (4 samples)
Network latency average = 9.05456 (4 samples)
	minimum = 5 (4 samples)
	maximum = 73.5 (4 samples)
Flit latency average = 9.05456 (4 samples)
	minimum = 5 (4 samples)
	maximum = 73.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0779239 (4 samples)
	minimum = 0.0437885 (4 samples)
	maximum = 0.0947101 (4 samples)
Accepted packet rate average = 0.0779239 (4 samples)
	minimum = 0.0437885 (4 samples)
	maximum = 0.0947101 (4 samples)
Injected flit rate average = 0.0779239 (4 samples)
	minimum = 0.0437885 (4 samples)
	maximum = 0.0947101 (4 samples)
Accepted flit rate average = 0.0779239 (4 samples)
	minimum = 0.0437885 (4 samples)
	maximum = 0.0947101 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 385174 (inst/sec)
gpgpu_simulation_rate = 567 (cycle/sec)
gpgpu_silicon_slowdown = 2499118x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45902b80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902b7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff45902c38..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f6dc05ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 17989
gpu_sim_insn = 12070574
gpu_ipc =     670.9975
gpu_tot_sim_cycle = 92895
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     677.2551
gpu_tot_issued_cta = 235
gpu_occupancy = 20.6367% 
gpu_tot_occupancy = 20.8917% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9092
partiton_level_parallism_total  =       2.0034
partiton_level_parallism_util =       3.6080
partiton_level_parallism_util_total  =       3.8107
L2_BW  =      86.5718 GB/Sec
L2_BW_total  =      90.8418 GB/Sec
gpu_total_sim_rate=385973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6167, 6170, 6168, 6169, 6170, 6170, 6170, 6168, 4923, 4924, 4921, 4293, 4294, 4292, 4294, 4294, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40548	W0_Idle:157373	W0_Scoreboard:5188363	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:466184	WS1:466162	WS2:466172	WS3:464258	
dual_issue_nums: WS0:36660	WS1:36671	WS2:36666	WS3:36259	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 357 
max_icnt2mem_latency = 77 
maxmrqlatency = 51 
max_icnt2sh_latency = 58 
averagemflatency = 230 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:77671 	11444 	8224 	5652 	5438 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119491 	66614 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	59009 	88403 	29017 	9278 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	87928 	85336 	12273 	568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        60        64        80        68        84        68        68        84        88        80        80        72        84        80 
dram[1]:        72        76        84        80        88        80        68        68        92        84        72        80        68        76        92        68 
dram[2]:        88        76        60        72        72        72        76        76        80       116        68        72        76        68        76        76 
dram[3]:        76        92        72        72        72        80        68        76        76        80        56        84        72        60        76        92 
dram[4]:        80        72        84        72        72        88        80        72        80        80        96        88        72        76        80        76 
dram[5]:        76        88        72        68        80        76        76        76        72        60        72        68        68        88        68        72 
dram[6]:        80        68        72        68        96        92        84        72        80        80        68        64        68        68        72        68 
dram[7]:       100        72        72        76        92        68        80        84        84        88        68        72        88        80        88        76 
dram[8]:        84        84        68        84        72        68        68        96        88        80       112        68        88        72        88        72 
dram[9]:        72        72        72        76        68        76       100        88        68        80        84        76        80        80        76        72 
dram[10]:        64        76        84        92        88        72        72        80        68        80        88        72        96       104        84        72 
dram[11]:        72        80        72        76        72        84        84        68        64        68        60        88        76        84        60        76 
maximum service time to same row:
dram[0]:     10714     10742     11503     11479     12076     12101     12725     13047     13184     13614     14382     14532     15321     15173     15849     15864 
dram[1]:     10677     10762     11484     11452     12125     12142     12782     12750     13638     13187     13781     14549     15215     15229     15792     15811 
dram[2]:     10524     10759     11533     11463     12115     12122     13071     13053     13633     13689     14541     14526     15165     15717     15809     15801 
dram[3]:     10686     10523     11480     11490     12122     11993     12784     13022     13671     13701     14575     14613     15194     15161     16151     15856 
dram[4]:     10663     10778     11547     11503     12133     12135     12771     12596     13886     13645     14525     14546     15182     15179     15597     15589 
dram[5]:     10777     10568     11408     11507     12101     11995     12761     12748     13872     13893     14545     14613     15179     15171     16102     15856 
dram[6]:     10775     10239     11511     11512     12103     12074     13010     13005     13667     13665     14816     13783     14988     15228     16072     15845 
dram[7]:     10727     10899     11471     11739     12358     12139     13026     12591     13630     13899     14528     14631     15264     14983     15837     15813 
dram[8]:     10570     10550     11458     11666     12124     12110     12755     12725     13891     13624     14640     14593     15190     14993     15818     15844 
dram[9]:     10536     10753     11520     11809     12097     12116     12736     12759     13187     13637     14611     14597     15175     15233     15802     16074 
dram[10]:     10540     10698     11497     11847     12140     12395     12595     12765     13879     13639     13791     14384     15226     15207     15796     15792 
dram[11]:     10901     10588     11461     11403     11995     12084     13249     13030     13631     13686     14515     14526     15185     15213     15861     15848 
average row accesses per activate:
dram[0]: 47.000000 55.545456 44.090908 45.666668 56.888889 55.200001 61.777779 55.555557 60.444443 50.666668 66.222221 56.444443 58.222221 61.333332 48.888889 64.888885 
dram[1]: 56.272728 52.545456 45.250000 57.818180 55.599998 57.599998 53.333332 61.333332 68.888885 56.444443 61.333332 64.444443 57.777779 53.777779 70.222221 60.444443 
dram[2]: 56.545456 54.090908 35.642857 46.166668 56.000000 59.599998 65.333336 62.666668 58.222221 59.555557 54.222221 60.444443 62.666668 53.777779 56.000000 55.111111 
dram[3]: 48.416668 52.181820 52.166668 43.000000 48.799999 61.200001 61.777779 64.444443 68.000000 67.111115 55.555557 59.555557 66.222221 53.333332 63.111111 68.000000 
dram[4]: 64.272728 51.727272 52.750000 51.250000 58.400002 58.000000 61.777779 64.000000 60.000000 68.444443 66.666664 67.555557 61.333332 62.666668 70.666664 67.555557 
dram[5]: 42.642857 54.181820 49.583332 50.416668 72.000000 54.799999 67.111115 66.222221 52.444443 53.333332 56.444443 54.666668 64.000000 77.333336 57.333332 62.666668 
dram[6]: 52.545456 46.272728 44.916668 43.416668 60.799999 58.400002 61.333332 54.222221 56.000000 67.555557 51.111111 54.666668 64.000000 54.666668 61.777779 64.000000 
dram[7]: 59.727272 53.363636 53.000000 46.750000 60.400002 57.599998 64.444443 64.000000 56.444443 65.777779 64.888885 64.888885 62.666668 72.888885 76.444443 60.444443 
dram[8]: 49.666668 56.166668 52.583332 52.090908 63.200001 52.400002 63.555557 70.666664 66.222221 62.666668 64.888885 53.777779 63.111111 63.555557 75.111115 61.333332 
dram[9]: 49.454544 54.545456 50.727272 55.272728 62.000000 60.000000 66.666664 60.888889 57.777779 56.000000 62.222221 61.333332 72.444443 67.111115 64.000000 56.888889 
dram[10]: 50.727272 53.333332 46.000000 50.500000 60.799999 54.799999 63.111111 64.444443 64.444443 62.222221 65.777779 62.666668 68.888885 67.555557 64.000000 63.111111 
dram[11]: 54.400002 56.272728 44.428570 51.916668 55.599998 60.599998 61.777779 54.666668 52.888889 57.777779 51.555557 57.777779 57.777779 62.666668 50.222221 60.444443 
average row locality = 108589/1875 = 57.914135
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       517       611       485       548       512       552       556       500       544       456       596       508       524       552       440       584 
dram[1]:       619       578       543       636       556       576       480       552       620       508       552       580       520       484       632       544 
dram[2]:       622       595       498       554       560       596       588       564       524       536       488       544       564       484       504       496 
dram[3]:       581       574       626       557       488       612       556       580       612       604       500       536       596       480       568       612 
dram[4]:       707       569       633       615       584       580       556       576       540       616       600       608       552       564       636       608 
dram[5]:       595       596       595       605       648       548       604       596       472       480       508       492       576       696       516       564 
dram[6]:       578       509       539       521       608       584       552       488       504       608       460       492       576       492       556       576 
dram[7]:       657       587       583       561       604       576       580       576       508       592       584       584       564       656       688       544 
dram[8]:       596       674       631       573       632       524       572       636       596       564       584       484       568       572       676       552 
dram[9]:       544       600       558       608       620       600       600       548       520       504       560       552       652       604       576       512 
dram[10]:       558       640       552       606       608       548       568       580       580       560       592       564       620       608       576       568 
dram[11]:       544       619       621       623       556       606       556       492       476       520       464       520       520       564       452       544 
total dram reads = 108583
bank skew: 707/440 = 1.61
chip skew: 9544/8485 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 24
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        459       470       453       470       407       386       383       392       394       385       387       383       386       363       375       368
dram[1]:        443       453       417       425       363       377       376       381       385       387       367       369       364       356       366       372
dram[2]:        474       477       448       428       381       382       392       396       382       399       379       389       357       394       371       392
dram[3]:        461       454       429       451       372       384       369       389       359       378       397       376       370       357       369       366
dram[4]:        464       483       436       452       379       391       367       362       363       371       355       358       363       366       349       355
dram[5]:        510       454       429       418       377       373       397       394       410       382       382       378       345       348       358       358
dram[6]:        488       475       455       430       363       379       379       391       380       372       386       383       368       374       351       362
dram[7]:        448       455       415       432       368       390       371       390       399       369       364       358       350       354       360       353
dram[8]:        449       477       422       375       375       382       367       360       360       368       369       375       357       363       355       366
dram[9]:        453       474       443       440       396       370       391       396       396       397       364       377       364       373       364       356
dram[10]:        505       456       454       426       379       368       377       380       370       380       372       389       354       372       357       376
dram[11]:        414       424       470       443       379       392       410       397       405       384       384       391       382       370       363       367
maximum mf latency per bank:
dram[0]:        305       313       316       306       324       329       305       299       285       298       292       278       299       294       283       297
dram[1]:        300       298       311       314       311       319       313       311       290       291       283       304       285       297       284       298
dram[2]:        309       300       324       305       304       310       313       314       288       288       303       294       294       292       285       288
dram[3]:        310       303       313       313       316       310       305       314       293       299       288       316       289       306       294       279
dram[4]:        334       308       304       311       313       309       304       303       296       303       303       295       287       287       304       288
dram[5]:        305       308       293       311       327       326       343       357       295       325       294       284       286       285       280       286
dram[6]:        313       300       320       320       303       327       299       306       302       302       289       285       290       292       280       292
dram[7]:        310       314       290       309       307       317       307       312       301       295       290       303       303       302       290       289
dram[8]:        309       304       316       307       307       308       297       308       292       290       288       282       282       299       294       295
dram[9]:        303       302       317       314       326       320       304       307       314       310       290       287       289       314       289       286
dram[10]:        338       324       299       302       318       312       300       298       304       304       284       285       288       307       290       292
dram[11]:        303       299       311       294       310       308       305       305       301       302       287       302       292       283       295       286
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=155080 n_act=170 n_pre=154 n_ref_event=94830438222496 n_req=8485 n_rd=8485 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1035
n_activity=45657 dram_eff=0.3717
bk0: 517a 162672i bk1: 611a 162335i bk2: 485a 162627i bk3: 548a 162428i bk4: 512a 162577i bk5: 552a 162443i bk6: 556a 162544i bk7: 500a 162557i bk8: 544a 162513i bk9: 456a 162683i bk10: 596a 162480i bk11: 508a 162689i bk12: 524a 162572i bk13: 552a 162542i bk14: 440a 162786i bk15: 584a 162375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981850
Row_Buffer_Locality_read = 0.981850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194664
Bank_Level_Parallism_Col = 0.678884
Bank_Level_Parallism_Ready = 1.053134
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103546 
total_CMD = 163888 
util_bw = 16970 
Wasted_Col = 9269 
Wasted_Row = 1692 
Idle = 135957 

BW Util Bottlenecks: 
RCDc_limit = 2176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7487 
rwq = 0 
CCDLc_limit_alone = 7487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 155080 
Read = 8485 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 94830438222496 
n_req = 8485 
total_req = 8485 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8485 
Row_Bus_Util =  0.001977 
CoL_Bus_Util = 0.051773 
Either_Row_CoL_Bus_Util = 0.053744 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000114 
queue_avg = 0.200027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.200027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154582 n_act=171 n_pre=155 n_ref_event=0 n_req=8980 n_rd=8980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1096
n_activity=48553 dram_eff=0.3699
bk0: 619a 162406i bk1: 578a 162442i bk2: 543a 162566i bk3: 636a 162288i bk4: 556a 162430i bk5: 576a 162428i bk6: 480a 162675i bk7: 552a 162494i bk8: 620a 162374i bk9: 508a 162613i bk10: 552a 162481i bk11: 580a 162471i bk12: 520a 162646i bk13: 484a 162735i bk14: 632a 162432i bk15: 544a 162555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982739
Row_Buffer_Locality_read = 0.982739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183265
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.053979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109587 
total_CMD = 163888 
util_bw = 17960 
Wasted_Col = 9881 
Wasted_Row = 1698 
Idle = 134349 

BW Util Bottlenecks: 
RCDc_limit = 2307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7901 
rwq = 0 
CCDLc_limit_alone = 7901 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154582 
Read = 8980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 8980 
total_req = 8980 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 8980 
Row_Bus_Util =  0.001989 
CoL_Bus_Util = 0.054794 
Either_Row_CoL_Bus_Util = 0.056783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.192095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.192095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154836 n_act=174 n_pre=158 n_ref_event=0 n_req=8718 n_rd=8717 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1064
n_activity=46622 dram_eff=0.3741
bk0: 622a 162401i bk1: 595a 162386i bk2: 498a 162513i bk3: 554a 162476i bk4: 560a 162518i bk5: 596a 162342i bk6: 588a 162407i bk7: 564a 162501i bk8: 524a 162629i bk9: 536a 162510i bk10: 488a 162685i bk11: 544a 162503i bk12: 564a 162525i bk13: 484a 162585i bk14: 504a 162722i bk15: 496a 162645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981877
Row_Buffer_Locality_read = 0.981989
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.197678
Bank_Level_Parallism_Col = 1.168554
Bank_Level_Parallism_Ready = 1.043787
write_to_read_ratio_blp_rw_average = 0.001399
GrpLevelPara = 1.165204 

BW Util details:
bwutil = 0.106426 
total_CMD = 163888 
util_bw = 17442 
Wasted_Col = 9568 
Wasted_Row = 1550 
Idle = 135328 

BW Util Bottlenecks: 
RCDc_limit = 2189 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 14 
CCDLc_limit = 7799 
rwq = 0 
CCDLc_limit_alone = 7799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 163888 
n_nop = 154836 
Read = 8717 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 8718 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 8721 
Row_Bus_Util =  0.002026 
CoL_Bus_Util = 0.053213 
Either_Row_CoL_Bus_Util = 0.055233 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000110 
queue_avg = 0.197665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.197665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154467 n_act=174 n_pre=158 n_ref_event=0 n_req=9084 n_rd=9082 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1109
n_activity=47641 dram_eff=0.3816
bk0: 581a 162398i bk1: 574a 162382i bk2: 626a 162389i bk3: 557a 162195i bk4: 488a 162606i bk5: 612a 162327i bk6: 556a 162530i bk7: 580a 162309i bk8: 612a 162396i bk9: 604a 162323i bk10: 500a 162705i bk11: 536a 162420i bk12: 596a 162533i bk13: 480a 162684i bk14: 568a 162612i bk15: 612a 162480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982607
Row_Buffer_Locality_read = 0.982713
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.200605
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.057931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110929 
total_CMD = 163888 
util_bw = 18180 
Wasted_Col = 9863 
Wasted_Row = 1583 
Idle = 134262 

BW Util Bottlenecks: 
RCDc_limit = 2205 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 7987 
rwq = 0 
CCDLc_limit_alone = 7987 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 163888 
n_nop = 154467 
Read = 9082 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 9084 
total_req = 9090 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 9090 
Row_Bus_Util =  0.002026 
CoL_Bus_Util = 0.055465 
Either_Row_CoL_Bus_Util = 0.057484 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000106 
queue_avg = 0.217350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.21735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154016 n_act=172 n_pre=156 n_ref_event=0 n_req=9544 n_rd=9544 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1165
n_activity=49187 dram_eff=0.3881
bk0: 707a 162143i bk1: 569a 162373i bk2: 633a 162351i bk3: 615a 162396i bk4: 584a 162455i bk5: 580a 162379i bk6: 556a 162457i bk7: 576a 162278i bk8: 540a 162587i bk9: 616a 162371i bk10: 600a 162404i bk11: 608a 162359i bk12: 552a 162554i bk13: 564a 162535i bk14: 636a 162340i bk15: 608a 162388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983655
Row_Buffer_Locality_read = 0.983655
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224318
Bank_Level_Parallism_Col = 1.197649
Bank_Level_Parallism_Ready = 1.059895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195084 

BW Util details:
bwutil = 0.116470 
total_CMD = 163888 
util_bw = 19088 
Wasted_Col = 9833 
Wasted_Row = 1496 
Idle = 133471 

BW Util Bottlenecks: 
RCDc_limit = 2142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8100 
rwq = 0 
CCDLc_limit_alone = 8100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154016 
Read = 9544 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 9544 
total_req = 9544 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 9544 
Row_Bus_Util =  0.002001 
CoL_Bus_Util = 0.058235 
Either_Row_CoL_Bus_Util = 0.060236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.241964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154458 n_act=174 n_pre=158 n_ref_event=0 n_req=9093 n_rd=9091 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.111
n_activity=48538 dram_eff=0.3749
bk0: 595a 162137i bk1: 596a 162460i bk2: 595a 162419i bk3: 605a 162362i bk4: 648a 162279i bk5: 548a 162490i bk6: 604a 162297i bk7: 596a 162307i bk8: 472a 162735i bk9: 480a 162658i bk10: 508a 162678i bk11: 492a 162583i bk12: 576a 162574i bk13: 696a 162202i bk14: 516a 162702i bk15: 564a 162507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982624
Row_Buffer_Locality_read = 0.982840
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.199735
Bank_Level_Parallism_Col = 1.174833
Bank_Level_Parallism_Ready = 1.047671
write_to_read_ratio_blp_rw_average = 0.003427
GrpLevelPara = 1.174102 

BW Util details:
bwutil = 0.111039 
total_CMD = 163888 
util_bw = 18198 
Wasted_Col = 9880 
Wasted_Row = 1597 
Idle = 134213 

BW Util Bottlenecks: 
RCDc_limit = 2221 
RCDWRc_limit = 14 
WTRc_limit = 53 
RTWc_limit = 55 
CCDLc_limit = 8011 
rwq = 0 
CCDLc_limit_alone = 8011 
WTRc_limit_alone = 53 
RTWc_limit_alone = 55 

Commands details: 
total_CMD = 163888 
n_nop = 154458 
Read = 9091 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 9093 
total_req = 9099 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 9099 
Row_Bus_Util =  0.002026 
CoL_Bus_Util = 0.055520 
Either_Row_CoL_Bus_Util = 0.057539 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000106 
queue_avg = 0.232988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.232988
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154917 n_act=172 n_pre=156 n_ref_event=0 n_req=8643 n_rd=8643 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1055
n_activity=46249 dram_eff=0.3738
bk0: 578a 162447i bk1: 509a 162544i bk2: 539a 162535i bk3: 521a 162456i bk4: 608a 162347i bk5: 584a 162425i bk6: 552a 162553i bk7: 488a 162593i bk8: 504a 162611i bk9: 608a 162345i bk10: 460a 162778i bk11: 492a 162636i bk12: 576a 162543i bk13: 492a 162658i bk14: 556a 162595i bk15: 576a 162573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981951
Row_Buffer_Locality_read = 0.981951
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184944
Bank_Level_Parallism_Col = 1.160908
Bank_Level_Parallism_Ready = 1.042201
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159545 

BW Util details:
bwutil = 0.105474 
total_CMD = 163888 
util_bw = 17286 
Wasted_Col = 9627 
Wasted_Row = 1626 
Idle = 135349 

BW Util Bottlenecks: 
RCDc_limit = 2235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7798 
rwq = 0 
CCDLc_limit_alone = 7798 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154917 
Read = 8643 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8643 
total_req = 8643 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8643 
Row_Bus_Util =  0.002001 
CoL_Bus_Util = 0.052737 
Either_Row_CoL_Bus_Util = 0.054739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.212865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.212865
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154119 n_act=171 n_pre=155 n_ref_event=0 n_req=9444 n_rd=9444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1152
n_activity=49705 dram_eff=0.38
bk0: 657a 162267i bk1: 587a 162333i bk2: 583a 162403i bk3: 561a 162463i bk4: 604a 162376i bk5: 576a 162369i bk6: 580a 162430i bk7: 576a 162340i bk8: 508a 162616i bk9: 592a 162427i bk10: 584a 162531i bk11: 584a 162505i bk12: 564a 162553i bk13: 656a 162261i bk14: 688a 162306i bk15: 544a 162533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983587
Row_Buffer_Locality_read = 0.983587
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190034
Bank_Level_Parallism_Col = 1.175637
Bank_Level_Parallism_Ready = 1.052503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174070 

BW Util details:
bwutil = 0.115249 
total_CMD = 163888 
util_bw = 18888 
Wasted_Col = 10161 
Wasted_Row = 1738 
Idle = 133101 

BW Util Bottlenecks: 
RCDc_limit = 2220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8343 
rwq = 0 
CCDLc_limit_alone = 8343 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154119 
Read = 9444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9444 
total_req = 9444 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9444 
Row_Bus_Util =  0.001989 
CoL_Bus_Util = 0.057625 
Either_Row_CoL_Bus_Util = 0.059608 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000102 
queue_avg = 0.211803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.211803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154125 n_act=173 n_pre=157 n_ref_event=0 n_req=9434 n_rd=9434 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1151
n_activity=48993 dram_eff=0.3851
bk0: 596a 162367i bk1: 674a 162210i bk2: 631a 162331i bk3: 573a 162431i bk4: 632a 162317i bk5: 524a 162492i bk6: 572a 162462i bk7: 636a 162248i bk8: 596a 162378i bk9: 564a 162531i bk10: 584a 162392i bk11: 484a 162723i bk12: 568a 162483i bk13: 572a 162383i bk14: 676a 162327i bk15: 552a 162496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983358
Row_Buffer_Locality_read = 0.983358
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212204
Bank_Level_Parallism_Col = 1.190747
Bank_Level_Parallism_Ready = 1.058593
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189798 

BW Util details:
bwutil = 0.115127 
total_CMD = 163888 
util_bw = 18868 
Wasted_Col = 9898 
Wasted_Row = 1588 
Idle = 133534 

BW Util Bottlenecks: 
RCDc_limit = 2245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8103 
rwq = 0 
CCDLc_limit_alone = 8103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154125 
Read = 9434 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 9434 
total_req = 9434 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 9434 
Row_Bus_Util =  0.002014 
CoL_Bus_Util = 0.057564 
Either_Row_CoL_Bus_Util = 0.059571 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000102 
queue_avg = 0.210717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.210717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154408 n_act=170 n_pre=154 n_ref_event=0 n_req=9158 n_rd=9158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1118
n_activity=48355 dram_eff=0.3788
bk0: 544a 162450i bk1: 600a 162417i bk2: 558a 162537i bk3: 608a 162316i bk4: 620a 162303i bk5: 600a 162222i bk6: 600a 162463i bk7: 548a 162476i bk8: 520a 162562i bk9: 504a 162572i bk10: 560a 162568i bk11: 552a 162474i bk12: 652a 162289i bk13: 604a 162459i bk14: 576a 162621i bk15: 512a 162583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983184
Row_Buffer_Locality_read = 0.983184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197329
Bank_Level_Parallism_Col = 1.178332
Bank_Level_Parallism_Ready = 1.060904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178251 

BW Util details:
bwutil = 0.111759 
total_CMD = 163888 
util_bw = 18316 
Wasted_Col = 9954 
Wasted_Row = 1636 
Idle = 133982 

BW Util Bottlenecks: 
RCDc_limit = 2212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8076 
rwq = 0 
CCDLc_limit_alone = 8076 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154408 
Read = 9158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 9158 
total_req = 9158 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 9158 
Row_Bus_Util =  0.001977 
CoL_Bus_Util = 0.055880 
Either_Row_CoL_Bus_Util = 0.057844 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000211 
queue_avg = 0.241451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.241451
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154232 n_act=173 n_pre=157 n_ref_event=0 n_req=9328 n_rd=9328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1138
n_activity=48411 dram_eff=0.3854
bk0: 558a 162491i bk1: 640a 162307i bk2: 552a 162468i bk3: 606a 162410i bk4: 608a 162409i bk5: 548a 162504i bk6: 568a 162473i bk7: 580a 162437i bk8: 580a 162469i bk9: 560a 162383i bk10: 592a 162442i bk11: 564a 162421i bk12: 620a 162416i bk13: 608a 162420i bk14: 576a 162539i bk15: 568a 162518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983169
Row_Buffer_Locality_read = 0.983169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208271
Bank_Level_Parallism_Col = 1.181074
Bank_Level_Parallism_Ready = 1.047027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180352 

BW Util details:
bwutil = 0.113834 
total_CMD = 163888 
util_bw = 18656 
Wasted_Col = 9795 
Wasted_Row = 1516 
Idle = 133921 

BW Util Bottlenecks: 
RCDc_limit = 2199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8023 
rwq = 0 
CCDLc_limit_alone = 8023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163888 
n_nop = 154232 
Read = 9328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 9328 
total_req = 9328 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 9328 
Row_Bus_Util =  0.002014 
CoL_Bus_Util = 0.056917 
Either_Row_CoL_Bus_Util = 0.058918 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000207 
queue_avg = 0.247218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.247218
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163888 n_nop=154877 n_act=173 n_pre=157 n_ref_event=0 n_req=8678 n_rd=8677 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1059
n_activity=47100 dram_eff=0.3686
bk0: 544a 162559i bk1: 619a 162433i bk2: 621a 162294i bk3: 623a 162387i bk4: 556a 162517i bk5: 606a 162358i bk6: 556a 162468i bk7: 492a 162529i bk8: 476a 162674i bk9: 520a 162557i bk10: 464a 162744i bk11: 520a 162577i bk12: 520a 162632i bk13: 564a 162566i bk14: 452a 162774i bk15: 544a 162571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981908
Row_Buffer_Locality_read = 0.982021
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.183790
Bank_Level_Parallism_Col = 1.160386
Bank_Level_Parallism_Ready = 1.044999
write_to_read_ratio_blp_rw_average = 0.002509
GrpLevelPara = 1.159195 

BW Util details:
bwutil = 0.105938 
total_CMD = 163888 
util_bw = 17362 
Wasted_Col = 9612 
Wasted_Row = 1644 
Idle = 135270 

BW Util Bottlenecks: 
RCDc_limit = 2231 
RCDWRc_limit = 4 
WTRc_limit = 12 
RTWc_limit = 42 
CCDLc_limit = 7753 
rwq = 0 
CCDLc_limit_alone = 7753 
WTRc_limit_alone = 12 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 163888 
n_nop = 154877 
Read = 8677 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 8678 
total_req = 8681 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 8681 
Row_Bus_Util =  0.002014 
CoL_Bus_Util = 0.052969 
Either_Row_CoL_Bus_Util = 0.054983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.195170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.19517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7543, Miss = 4382, Miss_rate = 0.581, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[1]: Access = 7545, Miss = 4224, Miss_rate = 0.560, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[2]: Access = 7805, Miss = 4730, Miss_rate = 0.606, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[3]: Access = 7362, Miss = 4376, Miss_rate = 0.594, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[4]: Access = 7716, Miss = 4216, Miss_rate = 0.546, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[5]: Access = 7758, Miss = 4638, Miss_rate = 0.598, Pending_hits = 1570, Reservation_fails = 0
L2_cache_bank[6]: Access = 7610, Miss = 4638, Miss_rate = 0.609, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[7]: Access = 7934, Miss = 4590, Miss_rate = 0.579, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[8]: Access = 8209, Miss = 5110, Miss_rate = 0.622, Pending_hits = 1646, Reservation_fails = 0
L2_cache_bank[9]: Access = 7800, Miss = 4590, Miss_rate = 0.588, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[10]: Access = 7733, Miss = 4444, Miss_rate = 0.575, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[11]: Access = 7845, Miss = 4800, Miss_rate = 0.612, Pending_hits = 1619, Reservation_fails = 0
L2_cache_bank[12]: Access = 7397, Miss = 4236, Miss_rate = 0.573, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[13]: Access = 7540, Miss = 4542, Miss_rate = 0.602, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[14]: Access = 7442, Miss = 4052, Miss_rate = 0.544, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[15]: Access = 8255, Miss = 5492, Miss_rate = 0.665, Pending_hits = 1837, Reservation_fails = 0
L2_cache_bank[16]: Access = 7634, Miss = 4634, Miss_rate = 0.607, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[17]: Access = 7928, Miss = 4930, Miss_rate = 0.622, Pending_hits = 1627, Reservation_fails = 0
L2_cache_bank[18]: Access = 7495, Miss = 4258, Miss_rate = 0.568, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[19]: Access = 8347, Miss = 5042, Miss_rate = 0.604, Pending_hits = 1697, Reservation_fails = 0
L2_cache_bank[20]: Access = 7855, Miss = 4360, Miss_rate = 0.555, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[21]: Access = 8105, Miss = 5104, Miss_rate = 0.630, Pending_hits = 1677, Reservation_fails = 0
L2_cache_bank[22]: Access = 7672, Miss = 4498, Miss_rate = 0.586, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[23]: Access = 7575, Miss = 4326, Miss_rate = 0.571, Pending_hits = 1448, Reservation_fails = 0
L2_total_cache_accesses = 186105
L2_total_cache_misses = 110212
L2_total_cache_miss_rate = 0.5922
L2_total_cache_pending_hits = 36394
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81520
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1305
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=186105
icnt_total_pkts_simt_to_mem=186105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28872
	minimum = 5
	maximum = 69
Network latency average = 8.28872
	minimum = 5
	maximum = 69
Slowest packet = 305072
Flit latency average = 8.28872
	minimum = 5
	maximum = 69
Slowest flit = 305072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0734316
	minimum = 0.0353549 (at node 10)
	maximum = 0.0888877 (at node 50)
Accepted packet rate average = 0.0734316
	minimum = 0.0353549 (at node 10)
	maximum = 0.0888877 (at node 50)
Injected flit rate average = 0.0734316
	minimum = 0.0353549 (at node 10)
	maximum = 0.0888877 (at node 50)
Accepted flit rate average= 0.0734316
	minimum = 0.0353549 (at node 10)
	maximum = 0.0888877 (at node 50)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90139 (5 samples)
	minimum = 5 (5 samples)
	maximum = 72.6 (5 samples)
Network latency average = 8.90139 (5 samples)
	minimum = 5 (5 samples)
	maximum = 72.6 (5 samples)
Flit latency average = 8.90139 (5 samples)
	minimum = 5 (5 samples)
	maximum = 72.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0770254 (5 samples)
	minimum = 0.0421018 (5 samples)
	maximum = 0.0935456 (5 samples)
Accepted packet rate average = 0.0770254 (5 samples)
	minimum = 0.0421018 (5 samples)
	maximum = 0.0935456 (5 samples)
Injected flit rate average = 0.0770254 (5 samples)
	minimum = 0.0421018 (5 samples)
	maximum = 0.0935456 (5 samples)
Accepted flit rate average = 0.0770254 (5 samples)
	minimum = 0.0421018 (5 samples)
	maximum = 0.0935456 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 385973 (inst/sec)
gpgpu_simulation_rate = 569 (cycle/sec)
gpgpu_silicon_slowdown = 2490333x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
