---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/ragreedy
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RAGreedy` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::RAGreedy</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="CodeGen/RegAllocGreedy.h"
  permalink="/docs/api/files/lib/lib/codegen/regallocgreedy-h"
  isLocal="true" />
</IncludesList>

## Base classes

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a></>}>
<a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a> - This class adapts the <a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> interface to allow convenient creation of passes that operate on the <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> representation. <a href="/docs/api/classes/llvm/machinefunctionpass/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/regallocbase">RegAllocBase</a></>}>
<a href="/docs/api/classes/llvm/regallocbase">RegAllocBase</a> provides the register allocation driver and interface that can be extended to add interesting heuristics. <a href="/docs/api/classes/llvm/regallocbase/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/liverangeedit/delegate">Delegate</a></>}>
Callback methods for <a href="/docs/api/classes/llvm/liverangeedit">LiveRangeEdit</a> owners. <a href="/docs/api/classes/llvm/liverangeedit/delegate/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a59caef7c7bc4ea931fb4792109a38301">HintsInfo</a> = <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; HintInfo, 4 &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#ad8dbcf5d6359e0e9f27a823bf5fd047a">PQueue</a> = std::priority&#95;queue&lt; std::pair&lt; unsigned, unsigned &gt; &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a1aea2fbe63efaa1184486c57ff75b623">RecoloringStack</a> = <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; std::pair&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42;, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> &gt;, 8 &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a5edf24867806e4c9dafc6b8007c7c9a2">SmallLISet</a> = <a href="/docs/api/classes/llvm/smallsetvector">SmallSetVector</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42;, 4 &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="anonymous enum"
  name={<>: unsigned &#123; <a href="#ad121cffc4f53555fe6b5d39ead1715b5">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#ab37e9ea7f61e5c72ba2225fd84022f6e">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#abc503bf8aca22e0b405fbdf940ec76a2">RAGreedy</a> (const RegAllocFilterFunc F=nullptr)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#af4e3fe7472622039e7a9f5a54e584ec4">aboutToRemoveInterval</a> (const LiveInterval &amp;) override</>}>
Method called when the allocator is about to remove a <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a>. <a href="#af4e3fe7472622039e7a9f5a54e584ec4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42;</>}
  name={<><a href="#aa6e839ab9149b9e4bba152ca5408a19c">dequeue</a> () override</>}>
dequeue - Return the next unassigned register, or NULL. <a href="#aa6e839ab9149b9e4bba152ca5408a19c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac1dc8fef31f8b6c87cee82d35b95f684">enqueueImpl</a> (const LiveInterval &#42;LI) override</>}>
enqueue - Add VirtReg to the priority queue of unassigned registers. <a href="#ac1dc8fef31f8b6c87cee82d35b95f684">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aec26bf822b32b653438f2c81d8a220a2">getAnalysisUsage</a> (AnalysisUsage &amp;AU) const override</>}>
<a href="/docs/api/classes/llvm/ragreedy">RAGreedy</a> analysis usage. <a href="#aec26bf822b32b653438f2c81d8a220a2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinefunctionproperties">MachineFunctionProperties</a></>}
  name={<><a href="#a2157525b0c1a0284c11b859dc69a392c">getClearedProperties</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ragreedy/extrareginfo">ExtraRegInfo</a> &amp;</>}
  name={<><a href="#a2e3e56e8a3dd80cfd15f3e9e17bcd876">getExtraInfo</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/liveregmatrix">LiveRegMatrix</a> &#42;</>}
  name={<><a href="#ae72e53f0df37c3d160a12cf91dd1d5cf">getInterferenceMatrix</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42;</>}
  name={<><a href="#a6e5ac7360a3710d473f87101427218e4">getLiveIntervals</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a0d5ee2559fb200e43c77c18d8d2258bf">getPassName</a> () const override</>}>
Return the pass name. <a href="#a0d5ee2559fb200e43c77c18d8d2258bf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>size&#95;t</>}
  name={<><a href="#adef4d443e08bd60fd1c2c8d0a1108bc3">getQueueSize</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerclassinfo">RegisterClassInfo</a> &amp;</>}
  name={<><a href="#a7517d71d39eeb4a8857c9cc2dc8e3c1e">getRegClassInfo</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af4ee3cdd6516d10ee3d98f6c913226f1">getRegClassPriorityTrumpsGlobalness</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinefunctionproperties">MachineFunctionProperties</a></>}
  name={<><a href="#a36c2bd8ddd9e9e08a4674b0ba60f864a">getRequiredProperties</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac656ebfe8dfea4d0f7187fd6f0d74d94">getReverseLocalAssignment</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/virtregmap">VirtRegMap</a> &#42;</>}
  name={<><a href="#a3b648cac4e5a698287916619782685c9">getVirtRegMap</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4387b6ce7f4f52e3c99d4b275781d53b">releaseMemory</a> () override</>}>
<a href="#a4387b6ce7f4f52e3c99d4b275781d53b">releaseMemory()</a> - This member can be implemented by a pass if it wants to be able to release its memory when it is no longer needed. <a href="#a4387b6ce7f4f52e3c99d4b275781d53b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9f1a58845384add66455538dc8725392">runOnMachineFunction</a> (MachineFunction &amp;mf) override</>}>
Perform register allocation. <a href="#a9f1a58845384add66455538dc8725392">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a61a893421c22ef66b14401945560e4af">selectOrSplit</a> (const LiveInterval &amp;, SmallVectorImpl&lt; Register &gt; &amp;) override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/spiller">Spiller</a> &amp;</>}
  name={<><a href="#a3005c8a0b2f3c6b3d211c55bca1a471c">spiller</a> () override</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad8b334d2e11e79c1ad39c1dfa7a84df0">addSplitConstraints</a> (InterferenceCache::Cursor, BlockFrequency &amp;)</>}>
addSplitConstraints - Fill out the SplitConstraints vector based on the interference pattern in Physreg and its aliases. <a href="#ad8b334d2e11e79c1ad39c1dfa7a84df0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5aef19f5c6da907a9da4e4dbdb6df766">addThroughConstraints</a> (InterferenceCache::Cursor, ArrayRef&lt; unsigned &gt;)</>}>
addThroughConstraints - Add constraints and links to SpillPlacer from the live-through blocks in Blocks. <a href="#a5aef19f5c6da907a9da4e4dbdb6df766">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeea48e8daa92940d018aba7b07eb065d">calcCompactRegion</a> (GlobalSplitCandidate &amp;)</>}>
calcCompactRegion - Compute the set of edge bundles that should be live when splitting the current live range into compact regions. <a href="#aeea48e8daa92940d018aba7b07eb065d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa711c5a8177d7207e844f4581530584b">calcGapWeights</a> (MCRegister, SmallVectorImpl&lt; float &gt; &amp;)</>}>
calcGapWeights - Compute the maximum spill weight that needs to be evicted in order to use PhysReg between two entries in SA-&gt;UseSlots. <a href="#aa711c5a8177d7207e844f4581530584b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a></>}
  name={<><a href="#a135c9202c14864cd52d50ef762300697">calcGlobalSplitCost</a> (GlobalSplitCandidate &amp;, const AllocationOrder &amp;Order)</>}>
calcGlobalSplitCost - Return the global split cost of following the split pattern in LiveBundles. <a href="#a135c9202c14864cd52d50ef762300697">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a></>}
  name={<><a href="#a45acffa18196bf2fb6c821ce1eadb379">calcSpillCost</a> ()</>}>
calcSpillCost - Compute how expensive it would be to split the live range in SA around all use blocks instead of forming bundle regions. <a href="#a45acffa18196bf2fb6c821ce1eadb379">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a00a78aefd8c9f82eea0e60d53ee18283">calculateRegionSplitCost</a> (const LiveInterval &amp;VirtReg, AllocationOrder &amp;Order, BlockFrequency &amp;BestCost, unsigned &amp;NumCands, bool IgnoreCSR)</>}>
Calculate cost of region splitting. <a href="#a00a78aefd8c9f82eea0e60d53ee18283">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aba233a7c188cf92cfe7dd4177cb30b6c">calculateRegionSplitCostAroundReg</a> (MCPhysReg PhysReg, AllocationOrder &amp;Order, BlockFrequency &amp;BestCost, unsigned &amp;NumCands, unsigned &amp;BestCand)</>}>
Calculate cost of region splitting around the specified register. <a href="#aba233a7c188cf92cfe7dd4177cb30b6c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a235458b38b0ca540cea8f49b26f4eb40">collectHintInfo</a> (Register, HintsInfo &amp;)</>}>
Collect the hint info for <code>Reg</code>. <a href="#a235458b38b0ca540cea8f49b26f4eb40">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="RAGreedyStats"
  name={<><a href="#a89a6dead05115c7b69f4881405fb00db">computeStats</a> (MachineBasicBlock &amp;MBB)</>}>
Compute statistic for a basic block. <a href="#a89a6dead05115c7b69f4881405fb00db">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42;</>}
  name={<><a href="#a076b6222c5973ecec3d73d8580462e4d">dequeue</a> (PQueue &amp;CurQueue)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a1140bd905229a68ec7b6b73675360b9b">doRegionSplit</a> (const LiveInterval &amp;VirtReg, unsigned BestCand, bool HasCompact, SmallVectorImpl&lt; Register &gt; &amp;NewVRegs)</>}>
Perform region splitting. <a href="#a1140bd905229a68ec7b6b73675360b9b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a94c0afaa0cb6991c0d2092609dc2581d">enqueue</a> (PQueue &amp;CurQueue, const LiveInterval &#42;LI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a49e2380c6d062712ee9c402aca6c9b40">evictInterference</a> (const LiveInterval &amp;, MCRegister, SmallVectorImpl&lt; Register &gt; &amp;)</>}>
evictInterference - Evict any interferring registers that prevent VirtReg from being assigned to Physreg. <a href="#a49e2380c6d062712ee9c402aca6c9b40">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a></>}
  name={<><a href="#a3018507266bfedb4805c1415e62b1f07">getBrokenHintFreq</a> (const HintsInfo &amp;, MCRegister)</>}>
Using the given <code>List</code>, compute the cost of the broken hints if <code>PhysReg</code> was used. <a href="#a3018507266bfedb4805c1415e62b1f07">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a760b52ca48e876a9f4ebb87416591e38">growRegion</a> (GlobalSplitCandidate &amp;Cand)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7119b869fbf80fc94bbe97614d1252d1">hasVirtRegAlloc</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6fec8bb02793224900ae1b4accefd1fd">initializeCSRCost</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb0919124e1f597b7c837d8077fd31c4">LRE&#95;CanEraseVirtReg</a> (Register) override</>}>
Called when a virtual register is no longer used. <a href="#acb0919124e1f597b7c837d8077fd31c4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae910b39c2fdc1139f33341639d619f81">LRE&#95;DidCloneVirtReg</a> (Register, Register) override</>}>
Called after cloning a virtual register. <a href="#ae910b39c2fdc1139f33341639d619f81">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4b2efa270c5ef47a6c37b42186f9f1b5">LRE&#95;WillShrinkVirtReg</a> (Register) override</>}>
Called before shrinking the live range of a virtual register. <a href="#a4b2efa270c5ef47a6c37b42186f9f1b5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a66438378187bbedf30bb2b93cc111460">mayRecolorAllInterferences</a> (MCRegister PhysReg, const LiveInterval &amp;VirtReg, SmallLISet &amp;RecoloringCandidates, const SmallVirtRegSet &amp;FixedRegisters)</>}>
mayRecolorAllInterferences - <a href="/docs/api/namespaces/llvm/check">Check</a> if the virtual registers that interfere with <code>VirtReg</code> on <code>PhysReg</code> (or one of its aliases) may be recolored to free <code>PhysReg</code>. <a href="#a66438378187bbedf30bb2b93cc111460">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="RAGreedyStats"
  name={<><a href="#a0f1ec95f99f392f2a1a76610d7ba3e1d">reportStats</a> (MachineLoop &#42;L)</>}>
Compute and report statistic through a remark. <a href="#a0f1ec95f99f392f2a1a76610d7ba3e1d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a73a4b9d6fad5dc578afa9957a13280c7">reportStats</a> ()</>}>
Report the statistic for each loop. <a href="#a73a4b9d6fad5dc578afa9957a13280c7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a46350270c34baee08012f08b25f4acb7">selectOrSplitImpl</a> (const LiveInterval &amp;, SmallVectorImpl&lt; Register &gt; &amp;, SmallVirtRegSet &amp;, RecoloringStack &amp;, unsigned=0)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad791707dd477419b199afa98cf52abd9">splitAroundRegion</a> (LiveRangeEdit &amp;, ArrayRef&lt; unsigned &gt;)</>}>
splitAroundRegion - Split the current live range around the regions determined by BundleCand and GlobalCand. <a href="#ad791707dd477419b199afa98cf52abd9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a714dd63e220808b28aca2019ea73562f">tryAssign</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;, const SmallVirtRegSet &amp;)</>}>
tryAssign - Try to assign VirtReg to an available register. <a href="#a714dd63e220808b28aca2019ea73562f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a11c1981342329f4cebd1e5b176492593">tryAssignCSRFirstTime</a> (const LiveInterval &amp;VirtReg, AllocationOrder &amp;Order, MCRegister PhysReg, uint8&#95;t &amp;CostPerUseLimit, SmallVectorImpl&lt; Register &gt; &amp;NewVRegs)</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> other options before using a callee-saved register for the first time. <a href="#a11c1981342329f4cebd1e5b176492593">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af3ddc34ed7c3fc84fef0d325a46f54fa">tryBlockSplit</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;)</>}>
tryBlockSplit - Split a global live range around every block with uses. <a href="#af3ddc34ed7c3fc84fef0d325a46f54fa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a5a653446dc2291fedee0087911081fed">tryEvict</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;, uint8&#95;t, const SmallVirtRegSet &amp;)</>}>
tryEvict - Try to evict all interferences for a physreg. <a href="#a5a653446dc2291fedee0087911081fed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae2b29bc44380b16eb80abab428560328">tryHintRecoloring</a> (const LiveInterval &amp;)</>}>
Using the register assigned to <code>VirtReg</code>, try to recolor all the live ranges that are copy-related with <code>VirtReg</code>. <a href="#ae2b29bc44380b16eb80abab428560328">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1a5839284d805cb0a2f287c334ce04d3">tryHintsRecoloring</a> ()</>}>
Try to recolor broken hints. <a href="#a1a5839284d805cb0a2f287c334ce04d3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af75df116dc724d9f86f6ed6ff3bf8c75">tryInstructionSplit</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;)</>}>
tryInstructionSplit - Split a live range around individual instructions. <a href="#af75df116dc724d9f86f6ed6ff3bf8c75">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a07c95105ea98d3e391e7036e52287c21">tryLastChanceRecoloring</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;, SmallVirtRegSet &amp;, RecoloringStack &amp;, unsigned)</>}>
tryLastChanceRecoloring - Try to assign a color to <code>VirtReg</code> by recoloring its interferences. <a href="#a07c95105ea98d3e391e7036e52287c21">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#abd218bb57b6eed4cda062356adae6a43">tryLocalSplit</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;)</>}>
tryLocalSplit - Try to split VirtReg into smaller intervals inside its only basic block. <a href="#abd218bb57b6eed4cda062356adae6a43">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab56889769f60c67206e74e54ad7bbd12">tryRecoloringCandidates</a> (PQueue &amp;, SmallVectorImpl&lt; Register &gt; &amp;, SmallVirtRegSet &amp;, RecoloringStack &amp;, unsigned)</>}>
tryRecoloringCandidates - Try to assign a new color to every register in \\RecoloringQueue. <a href="#ab56889769f60c67206e74e54ad7bbd12">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a1fb6dfa434046cc7ee2aeedc09b3ce39">tryRegionSplit</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a5181f9f12665ed6716a747a4fdbffec2">trySplit</a> (const LiveInterval &amp;, AllocationOrder &amp;, SmallVectorImpl&lt; Register &gt; &amp;, const SmallVirtRegSet &amp;)</>}>
trySplit - Try to split VirtReg or one of its interferences, making it assignable. <a href="#a5181f9f12665ed6716a747a4fdbffec2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2600051701cc651e7322e73fd6ec7167">trySplitAroundHintReg</a> (MCPhysReg Hint, const LiveInterval &amp;VirtReg, SmallVectorImpl&lt; Register &gt; &amp;NewVRegs, AllocationOrder &amp;Order)</>}>
Try to split VirtReg around physical Hint register. <a href="#a2600051701cc651e7322e73fd6ec7167">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; unsigned, 32 &gt;</>}
  name={<><a href="#a128b75c0d40c89e5b87f91a843292de6">BundleCand</a></>}>
Candidate map. <a href="#a128b75c0d40c89e5b87f91a843292de6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/edgebundles">EdgeBundles</a> &#42;</>}
  name={<><a href="#aa970f0cb50b0c60d47bb1a1288712ba7">Bundles</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a></>}
  name={<><a href="#a88a37ccee06633c4e89967dce1a8568e">CSRCost</a></>}>
Callee-save register cost, calculated once per machine function. <a href="#a88a37ccee06633c4e89967dce1a8568e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>uint8&#95;t</>}
  name={<><a href="#a9a6439c5942f97229fd5091ab7a2f46a">CutOffInfo</a> = CutOffStage::CO&#95;None</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/livedebugvariables">LiveDebugVariables</a> &#42;</>}
  name={<><a href="#ae32e2c0f184ead36f1c132a975ec76cc">DebugVars</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinedominatortree">MachineDominatorTree</a> &#42;</>}
  name={<><a href="#a5b0051f55729437208758c9b9168c29d">DomTree</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/regallocevictionadvisor">RegAllocEvictionAdvisor</a> &gt;</>}
  name={<><a href="#aa614f9d2b23051bfc1dbb2c029175226">EvictAdvisor</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/classes/llvm/ragreedy/extrareginfo">ExtraRegInfo</a> &gt;</>}
  name={<><a href="#a040160998a56a7aca1d9f768dc91414c">ExtraInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; GlobalSplitCandidate, 32 &gt;</>}
  name={<><a href="#aa53cf7488bedd62988bc02084a0e74bc">GlobalCand</a></>}>
Candidate info for each PhysReg in <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a>. <a href="#aa53cf7488bedd62988bc02084a0e74bc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/slotindexes">SlotIndexes</a> &#42;</>}
  name={<><a href="#abfc7d9931c89ee721fe4205f4d1b75ec">Indexes</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/interferencecache">InterferenceCache</a></>}
  name={<><a href="#aae24326d9c0488808f067ae003df2720">IntfCache</a></>}>
Cached per-block interference maps. <a href="#aae24326d9c0488808f067ae003df2720">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineloopinfo">MachineLoopInfo</a> &#42;</>}
  name={<><a href="#af8a4f829070f028240bf15ffc22edce7">Loops</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineblockfrequencyinfo">MachineBlockFrequencyInfo</a> &#42;</>}
  name={<><a href="#ac0b6b0ddab681d0fb4ca736f23f8769a">MBFI</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42;</>}
  name={<><a href="#ae740923c145d21fee28f5fd833c88316">MF</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineoptimizationremarkemitter">MachineOptimizationRemarkEmitter</a> &#42;</>}
  name={<><a href="#aa4146be245e8fb552bcfb168808f7884">ORE</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/regallocpriorityadvisor">RegAllocPriorityAdvisor</a> &gt;</>}
  name={<><a href="#a58c6d2e74ecdbaa31c939d4340a9f454">PriorityAdvisor</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="PQueue"
  name={<><a href="#a6538b17ea400426cfdcd477960fef7ae">Queue</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a21f25350939d2d89183b4e96e3f5a12a">RegClassPriorityTrumpsGlobalness</a> = false</>}>
Flags for the live range priority calculation, determined once per machine function. <a href="#a21f25350939d2d89183b4e96e3f5a12a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; uint8&#95;t &gt;</>}
  name={<><a href="#a1e4dff8edfc06ff34a53ef6f679d1662">RegCosts</a></>}>
The register cost values. <a href="#a1e4dff8edfc06ff34a53ef6f679d1662">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3b81de0420a7e67a9642f51ed19bc653">ReverseLocalAssignment</a> = false</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/splitanalysis">SplitAnalysis</a> &gt;</>}
  name={<><a href="#a223c21c6c93360b5f4461b3e0af2a85e">SA</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/spliteditor">SplitEditor</a> &gt;</>}
  name={<><a href="#ac78a46a02148fc3b6c31cd1bacfc7546">SE</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallsetvector">SmallSetVector</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42;, 8 &gt;</>}
  name={<><a href="#a6ea97d5085ea163b14da0a15f24d4047">SetOfBrokenHints</a></>}>
Set of broken hints that may be reconciled later because of eviction. <a href="#a6ea97d5085ea163b14da0a15f24d4047">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/spiller">Spiller</a> &gt;</>}
  name={<><a href="#a7aa9d39514774ae077f35e02ad1a1030">SpillerInstance</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/spillplacement">SpillPlacement</a> &#42;</>}
  name={<><a href="#aca3322707cfb26dd9c57234bb0111d92">SpillPlacer</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/structs/llvm/spillplacement/blockconstraint">SpillPlacement::BlockConstraint</a>, 8 &gt;</>}
  name={<><a href="#a644f631cb3b2d9510c397d2b76d8fbe3">SplitConstraints</a></>}>
All basic blocks where the current register has uses. <a href="#a644f631cb3b2d9510c397d2b76d8fbe3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42;</>}
  name={<><a href="#a853123c7c53cbc65566b1c4af0dcf19b">TII</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/virtregauxinfo">VirtRegAuxInfo</a> &gt;</>}
  name={<><a href="#a5bb4eea876b59167bdafbe5206a8c991">VRAI</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type="char"
  name={<><a href="#acc1010755cb4b7307ca310cc6d86167f">ID</a> = 0</>}>
</MembersIndexItem>

</MembersIndex>

## Private Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a></>}
  name={<><a href="#a72b20e4a4d7fbe89fc10903cab1fca26">StageName</a> = &#123;
    &quot;RS&#95;New&quot;,
    &quot;RS&#95;Assign&quot;,
    &quot;RS&#95;Split&quot;,
    &quot;RS&#95;Split2&quot;,
    &quot;RS&#95;Spill&quot;,
    &quot;RS&#95;Memory&quot;,
    &quot;RS&#95;Done&quot;
&#125;</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 60 of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.

<SectionDefinition>

## Private Member Typedefs

### HintsInfo {#a59caef7c7bc4ea931fb4792109a38301}

<MemberDefinition
  prototype={<>using llvm::RAGreedy::HintsInfo =  SmallVector&lt;HintInfo, 4&gt;</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00405">405</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### PQueue {#ad8dbcf5d6359e0e9f27a823bf5fd047a}

<MemberDefinition
  prototype={<>using llvm::RAGreedy::PQueue =  std::priority&#95;queue&lt;std::pair&lt;unsigned, unsigned&gt;&gt;</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00159">159</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### RecoloringStack {#a1aea2fbe63efaa1184486c57ff75b623}

<MemberDefinition
  prototype={<>using llvm::RAGreedy::RecoloringStack = 
      SmallVector&lt;std::pair&lt;const LiveInterval &#42;, MCRegister&gt;, 8&gt;</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00164">164</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SmallLISet {#a5edf24867806e4c9dafc6b8007c7c9a2}

<MemberDefinition
  prototype={<>using llvm::RAGreedy::SmallLISet =  SmallSetVector&lt;const LiveInterval &#42;, 4&gt;</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00160">160</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### anonymous enum  {#ad121cffc4f53555fe6b5d39ead1715b5}

<MemberDefinition
  prototype="anonymous enum : unsigned">

<EnumerationList title="Enumeration values">

<Link id="ad121cffc4f53555fe6b5d39ead1715b5ad365d97157db5ea993843ee86ebadcf8" />
<EnumerationListItem name="NoCand">
 (= ~0u)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00262">262</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### enum  {#ab37e9ea7f61e5c72ba2225fd84022f6e}

<MemberDefinition
  prototype="enum llvm::RAGreedy::CutOffStage ">

<EnumerationList title="Enumeration values">

<Link id="ab37e9ea7f61e5c72ba2225fd84022f6ea118ae3e1f25389541778603d22c6e306" />
<EnumerationListItem name="CO_None">
 (= 0)
</EnumerationListItem>

<Link id="ab37e9ea7f61e5c72ba2225fd84022f6ea92f4b5fef031b775a01defa4fc6e7a37" />
<EnumerationListItem name="CO_Depth">
 (= 1)
</EnumerationListItem>

<Link id="ab37e9ea7f61e5c72ba2225fd84022f6ea1e12fb4a83b813d859c0d2994d65b7a2" />
<EnumerationListItem name="CO_Interf">
 (= 2)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00195">195</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### RAGreedy() {#abc503bf8aca22e0b405fbdf940ec76a2}

<MemberDefinition
  prototype={<>RAGreedy::RAGreedy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a0ab9dba764b528b15e89f9c443b2e202">RegAllocFilterFunc</a> F=nullptr)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00285">285</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00196">196</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### aboutToRemoveInterval() {#af4e3fe7472622039e7a9f5a54e584ec4}

<MemberDefinition
  prototype={<>void RAGreedy::aboutToRemoveInterval (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; LI)</>}
  labels = {["virtual"]}>
Method called when the allocator is about to remove a <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a>.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00298">298</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02222">2222</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### dequeue() {#aa6e839ab9149b9e4bba152ca5408a19c}

<MemberDefinition
  prototype={<>const LiveInterval &#42; RAGreedy::dequeue ()</>}
  labels = {["virtual"]}>
dequeue - Return the next unassigned register, or NULL.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00295">295</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00385">385</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### enqueueImpl() {#ac1dc8fef31f8b6c87cee82d35b95f684}

<MemberDefinition
  prototype={<>void RAGreedy::enqueueImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42; LI)</>}
  labels = {["virtual"]}>
enqueue - Add VirtReg to the priority queue of unassigned registers.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00294">294</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00279">279</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### getAnalysisUsage() {#aec26bf822b32b653438f2c81d8a220a2}

<MemberDefinition
  prototype={<>void RAGreedy::getAnalysisUsage (<a href="/docs/api/classes/llvm/analysisusage">AnalysisUsage</a> &amp; AU) const</>}
  labels = {["virtual"]}>
<a href="/docs/api/classes/llvm/ragreedy">RAGreedy</a> analysis usage.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00291">291</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00199">199</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### getClearedProperties() {#a2157525b0c1a0284c11b859dc69a392c}

<MemberDefinition
  prototype="MachineFunctionProperties llvm::RAGreedy::getClearedProperties () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00308">308</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getExtraInfo() {#a2e3e56e8a3dd80cfd15f3e9e17bcd876}

<MemberDefinition
  prototype={<>const ExtraRegInfo &amp; llvm::RAGreedy::getExtraInfo () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00146">146</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getInterferenceMatrix() {#ae72e53f0df37c3d160a12cf91dd1d5cf}

<MemberDefinition
  prototype={<>LiveRegMatrix &#42; llvm::RAGreedy::getInterferenceMatrix () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00142">142</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getLiveIntervals() {#a6e5ac7360a3710d473f87101427218e4}

<MemberDefinition
  prototype={<>LiveIntervals &#42; llvm::RAGreedy::getLiveIntervals () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00143">143</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getPassName() {#a0d5ee2559fb200e43c77c18d8d2258bf}

<MemberDefinition
  prototype="StringRef llvm::RAGreedy::getPassName () const"
  labels = {["inline", "virtual"]}>
Return the pass name.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00288">288</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getQueueSize() {#adef4d443e08bd60fd1c2c8d0a1108bc3}

<MemberDefinition
  prototype={<>size&#95;t llvm::RAGreedy::getQueueSize () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00147">147</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getRegClassInfo() {#a7517d71d39eeb4a8857c9cc2dc8e3c1e}

<MemberDefinition
  prototype={<>const RegisterClassInfo &amp; llvm::RAGreedy::getRegClassInfo () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00145">145</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getRegClassPriorityTrumpsGlobalness() {#af4ee3cdd6516d10ee3d98f6c913226f1}

<MemberDefinition
  prototype="bool llvm::RAGreedy::getRegClassPriorityTrumpsGlobalness () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00151">151</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getRequiredProperties() {#a36c2bd8ddd9e9e08a4674b0ba60f864a}

<MemberDefinition
  prototype="MachineFunctionProperties llvm::RAGreedy::getRequiredProperties () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00303">303</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getReverseLocalAssignment() {#ac656ebfe8dfea4d0f7187fd6f0d74d94}

<MemberDefinition
  prototype="bool llvm::RAGreedy::getReverseLocalAssignment () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00154">154</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### getVirtRegMap() {#a3b648cac4e5a698287916619782685c9}

<MemberDefinition
  prototype={<>VirtRegMap &#42; llvm::RAGreedy::getVirtRegMap () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00144">144</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### releaseMemory() {#a4387b6ce7f4f52e3c99d4b275781d53b}

<MemberDefinition
  prototype="void RAGreedy::releaseMemory ()"
  labels = {["virtual"]}>
<a href="#a4387b6ce7f4f52e3c99d4b275781d53b">releaseMemory()</a> - This member can be implemented by a pass if it wants to be able to release its memory when it is no longer needed.

The default behavior of passes is to hold onto memory for the entire duration of their lifetime (which is the entire compile time). For pipelined passes, this is not a big deal because that memory gets recycled every time the pass is invoked on another program unit. For IP passes, it is more important to free memory when it is unused.

Optionally implement this function to release pass memory when it is no longer used.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00292">292</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00274">274</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### runOnMachineFunction() {#a9f1a58845384add66455538dc8725392}

<MemberDefinition
  prototype={<>bool RAGreedy::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; mf)</>}
  labels = {["virtual"]}>
Perform register allocation.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00301">301</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02723">2723</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### selectOrSplit() {#a61a893421c22ef66b14401945560e4af}

<MemberDefinition
  prototype={<>MCRegister RAGreedy::selectOrSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00296">296</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02156">2156</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### spiller() {#a3005c8a0b2f3c6b3d211c55bca1a471c}

<MemberDefinition
  prototype={<>Spiller &amp; llvm::RAGreedy::spiller ()</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00293">293</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### addSplitConstraints() {#ad8b334d2e11e79c1ad39c1dfa7a84df0}

<MemberDefinition
  prototype={<>bool RAGreedy::addSplitConstraints (<a href="/docs/api/classes/llvm/interferencecache/cursor">InterferenceCache::Cursor</a> Intf, <a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a> &amp; Cost)</>}>
addSplitConstraints - Fill out the SplitConstraints vector based on the interference pattern in Physreg and its aliases.

Add the constraints to <a href="/docs/api/classes/llvm/spillplacement">SpillPlacement</a> and return the static cost of this split in <a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a>, assuming that all preferences in SplitConstraints are met. Return false if there are no bundles with positive bias.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00328">328</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00604">604</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### addThroughConstraints() {#a5aef19f5c6da907a9da4e4dbdb6df766}

<MemberDefinition
  prototype={<>bool RAGreedy::addThroughConstraints (<a href="/docs/api/classes/llvm/interferencecache/cursor">InterferenceCache::Cursor</a> Intf, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Blocks)</>}>
addThroughConstraints - Add constraints and links to SpillPlacer from the live-through blocks in Blocks.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00329">329</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00677">677</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### calcCompactRegion() {#aeea48e8daa92940d018aba7b07eb065d}

<MemberDefinition
  prototype={<>bool RAGreedy::calcCompactRegion (GlobalSplitCandidate &amp; Cand)</>}>
calcCompactRegion - Compute the set of edge bundles that should be live when splitting the current live range into compact regions.

Compact regions can be computed without looking at interference. They are the regions formed by removing all the live-through blocks from the live range.

Returns false if the current live range is already compact, or if the compact regions would form single block regions anyway.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00333">333</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00809">809</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### calcGapWeights() {#aa711c5a8177d7207e844f4581530584b}

<MemberDefinition
  prototype={<>void RAGreedy::calcGapWeights (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; float &gt; &amp; GapWeight)</>}>
calcGapWeights - Compute the maximum spill weight that needs to be evicted in order to use PhysReg between two entries in SA-&gt;UseSlots.

GapWeight&#91;I&#93; represents the gap between UseSlots&#91;I&#93; and UseSlots&#91;I + 1&#93;.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00335">335</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01492">1492</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### calcGlobalSplitCost() {#a135c9202c14864cd52d50ef762300697}

<MemberDefinition
  prototype={<>BlockFrequency RAGreedy::calcGlobalSplitCost (GlobalSplitCandidate &amp; Cand, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order)</>}>
calcGlobalSplitCost - Return the global split cost of following the split pattern in LiveBundles.

This cost should be added to the local cost of the interference pattern in SplitConstraints.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00331">331</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00871">871</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### calcSpillCost() {#a45acffa18196bf2fb6c821ce1eadb379}

<MemberDefinition
  prototype="BlockFrequency RAGreedy::calcSpillCost ()">
calcSpillCost - Compute how expensive it would be to split the live range in SA around all use blocks instead of forming bundle regions.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00327">327</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00852">852</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### calculateRegionSplitCost() {#a00a78aefd8c9f82eea0e60d53ee18283}

<MemberDefinition
  prototype={<>unsigned RAGreedy::calculateRegionSplitCost (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a> &amp; BestCost, unsigned &amp; NumCands, bool IgnoreCSR)</>}>
Calculate cost of region splitting.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00357">357</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01174">1174</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### calculateRegionSplitCostAroundReg() {#aba233a7c188cf92cfe7dd4177cb30b6c}

<MemberDefinition
  prototype={<>unsigned RAGreedy::calculateRegionSplitCostAroundReg (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/blockfrequency">BlockFrequency</a> &amp; BestCost, unsigned &amp; NumCands, unsigned &amp; BestCand)</>}>
Calculate cost of region splitting around the specified register.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00351">351</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01097">1097</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### collectHintInfo() {#a235458b38b0ca540cea8f49b26f4eb40}

<MemberDefinition
  prototype={<>void RAGreedy::collectHintInfo (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/classes/llvm/smallvector">HintsInfo</a> &amp; Out)</>}>
Collect the hint info for <code>Reg</code>.

The results are stored into <code>Out</code>. <code>Out</code> is not cleared before being populated.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00408">408</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02256">2256</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### computeStats() {#a89a6dead05115c7b69f4881405fb00db}

<MemberDefinition
  prototype={<>RAGreedy::RAGreedyStats RAGreedy::computeStats (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Compute statistic for a basic block.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00447">447</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02564">2564</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### dequeue() {#a076b6222c5973ecec3d73d8580462e4d}

<MemberDefinition
  prototype={<>const LiveInterval &#42; RAGreedy::dequeue (PQueue &amp; CurQueue)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00324">324</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00387">387</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### doRegionSplit() {#a1140bd905229a68ec7b6b73675360b9b}

<MemberDefinition
  prototype={<>unsigned RAGreedy::doRegionSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, unsigned BestCand, bool HasCompact, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>
Perform region splitting.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00362">362</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01192">1192</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### enqueue() {#a94c0afaa0cb6991c0d2092609dc2581d}

<MemberDefinition
  prototype={<>void RAGreedy::enqueue (PQueue &amp; CurQueue, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &#42; LI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00323">323</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00281">281</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### evictInterference() {#a49e2380c6d062712ee9c402aca6c9b40}

<MemberDefinition
  prototype={<>void RAGreedy::evictInterference (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>
evictInterference - Evict any interferring registers that prevent VirtReg from being assigned to Physreg.

This assumes that canEvictInterference returned true.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00336">336</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00484">484</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### getBrokenHintFreq() {#a3018507266bfedb4805c1415e62b1f07}

<MemberDefinition
  prototype={<>BlockFrequency RAGreedy::getBrokenHintFreq (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvector">HintsInfo</a> &amp; List, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg)</>}>
Using the given <code>List</code>, compute the cost of the broken hints if <code>PhysReg</code> was used.

<SectionUser title="Returns">
The cost of <code>List</code> for <code>PhysReg</code>.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00407">407</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02279">2279</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### growRegion() {#a760b52ca48e876a9f4ebb87416591e38}

<MemberDefinition
  prototype={<>bool RAGreedy::growRegion (GlobalSplitCandidate &amp; Cand)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00330">330</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00730">730</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### hasVirtRegAlloc() {#a7119b869fbf80fc94bbe97614d1252d1}

<MemberDefinition
  prototype="bool RAGreedy::hasVirtRegAlloc ()">

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00326">326</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02708">2708</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### initializeCSRCost() {#a6fec8bb02793224900ae1b4accefd1fd}

<MemberDefinition
  prototype="void RAGreedy::initializeCSRCost ()">

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00374">374</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02227">2227</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### LRE&#95;CanEraseVirtReg() {#acb0919124e1f597b7c837d8077fd31c4}

<MemberDefinition
  prototype={<>bool RAGreedy::LRE&#95;CanEraseVirtReg (<a href="/docs/api/classes/llvm/register">Register</a>)</>}
  labels = {["virtual"]}>
Called when a virtual register is no longer used.

Return false to defer its deletion from <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a>.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00320">320</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00231">231</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### LRE&#95;DidCloneVirtReg() {#ae910b39c2fdc1139f33341639d619f81}

<MemberDefinition
  prototype={<>void RAGreedy::LRE&#95;DidCloneVirtReg (<a href="/docs/api/classes/llvm/register">Register</a> New, <a href="/docs/api/classes/llvm/register">Register</a> Old)</>}
  labels = {["virtual"]}>
Called after cloning a virtual register.

This is used for new registers representing connected components of Old.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00322">322</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00256">256</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### LRE&#95;WillShrinkVirtReg() {#a4b2efa270c5ef47a6c37b42186f9f1b5}

<MemberDefinition
  prototype={<>void RAGreedy::LRE&#95;WillShrinkVirtReg (<a href="/docs/api/classes/llvm/register">Register</a>)</>}
  labels = {["virtual"]}>
Called before shrinking the live range of a virtual register.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00321">321</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00246">246</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### mayRecolorAllInterferences() {#a66438378187bbedf30bb2b93cc111460}

<MemberDefinition
  prototype={<>bool RAGreedy::mayRecolorAllInterferences (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/smallsetvector">SmallLISet</a> &amp; RecoloringCandidates, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters)</>}>
mayRecolorAllInterferences - <a href="/docs/api/namespaces/llvm/check">Check</a> if the virtual registers that interfere with <code>VirtReg</code> on <code>PhysReg</code> (or one of its aliases) may be recolored to free <code>PhysReg</code>.

When true is returned, <code>RecoloringCandidates</code> has been augmented with all the live intervals that need to be recolored in order to free <code>PhysReg</code> for <code>VirtReg</code>. <code>FixedRegisters</code> contains all the virtual registers that cannot be recolored.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00338">338</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01870">1870</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### reportStats() {#a0f1ec95f99f392f2a1a76610d7ba3e1d}

<MemberDefinition
  prototype={<>RAGreedy::RAGreedyStats RAGreedy::reportStats (<a href="/docs/api/classes/llvm/machineloop">MachineLoop</a> &#42; L)</>}>
Compute and report statistic through a remark.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00450">450</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02656">2656</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### reportStats() {#a73a4b9d6fad5dc578afa9957a13280c7}

<MemberDefinition
  prototype="void RAGreedy::reportStats ()">
Report the statistic for each loop.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00453">453</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02682">2682</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### selectOrSplitImpl() {#a46350270c34baee08012f08b25f4acb7}

<MemberDefinition
  prototype={<>MCRegister RAGreedy::selectOrSplitImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters, <a href="/docs/api/classes/llvm/smallvector">RecoloringStack</a> &amp; RecolorStack, unsigned Depth=0)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00316">316</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02422">2422</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### splitAroundRegion() {#ad791707dd477419b199afa98cf52abd9}

<MemberDefinition
  prototype={<>void RAGreedy::splitAroundRegion (<a href="/docs/api/classes/llvm/liverangeedit">LiveRangeEdit</a> &amp; LREdit, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; UsedCands)</>}>
splitAroundRegion - Split the current live range around the regions determined by BundleCand and GlobalCand.

Before calling this function, GlobalCand and BundleCand must be initialized so each bundle is assigned to a valid candidate, or NoCand for the stack-bound bundles. The shared SA/SE <a href="/docs/api/classes/llvm/splitanalysis">SplitAnalysis</a> and <a href="/docs/api/classes/llvm/spliteditor">SplitEditor</a> objects must be initialized for the current live range, and intervals created for the used candidates.


<ParametersList title="Parameters">
<ParametersListItem name="LREdit">The <a href="/docs/api/classes/llvm/liverangeedit">LiveRangeEdit</a> object handling the current split.</ParametersListItem>
<ParametersListItem name="UsedCands">List of used GlobalCand entries. Every BundleCand value must appear in this list.</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00334">334</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00925">925</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryAssign() {#a714dd63e220808b28aca2019ea73562f}

<MemberDefinition
  prototype={<>MCRegister RAGreedy::tryAssign (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters)</>}>
tryAssign - Try to assign VirtReg to an available register.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00343">343</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00400">400</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryAssignCSRFirstTime() {#a11c1981342329f4cebd1e5b176492593}

<MemberDefinition
  prototype={<>MCRegister RAGreedy::tryAssignCSRFirstTime (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, uint8&#95;t &amp; CostPerUseLimit, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> other options before using a callee-saved register for the first time.

Using a CSR for the first time has a cost because it causes push|pop to be added to prologue|epilogue.

Splitting a cold section of the live range can have lower cost than using the CSR for the first time; Spilling a live range in the cold path can have lower cost than using the CSR for the first time. Returns the physical register if we decide to use the CSR; otherwise return 0.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00370">370</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02188">2188</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryBlockSplit() {#af3ddc34ed7c3fc84fef0d325a46f54fa}

<MemberDefinition
  prototype={<>unsigned RAGreedy::tryBlockSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>
tryBlockSplit - Split a global live range around every block with uses.

This creates a lot of local live ranges, that will be split by tryLocalSplit if they don&#39;t allocate.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00375">375</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01296">1296</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryEvict() {#a5a653446dc2291fedee0087911081fed}

<MemberDefinition
  prototype={<>MCRegister RAGreedy::tryEvict (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, uint8&#95;t CostPerUseLimit, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters)</>}>
tryEvict - Try to evict all interferences for a physreg.

<ParametersList title="Parameters">
<ParametersListItem name="VirtReg">Currently unassigned virtual register.</ParametersListItem>
<ParametersListItem name="Order">Physregs to try.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
Physreg to assign VirtReg, or 0.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00345">345</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l00580">580</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryHintRecoloring() {#ae2b29bc44380b16eb80abab428560328}

<MemberDefinition
  prototype={<>void RAGreedy::tryHintRecoloring (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg)</>}>
Using the register assigned to <code>VirtReg</code>, try to recolor all the live ranges that are copy-related with <code>VirtReg</code>.

The recoloring is then propagated to all the live-ranges that have been recolored and so on, until no more copies can be coalesced or it is not profitable. For a given live range, profitability is determined by the sum of the frequencies of the non-identity copies it would introduce with the old and new register.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00389">389</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02297">2297</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryHintsRecoloring() {#a1a5839284d805cb0a2f287c334ce04d3}

<MemberDefinition
  prototype="void RAGreedy::tryHintsRecoloring ()">
Try to recolor broken hints.

Broken hints may be repaired by recoloring when an evicted variable freed up a register for a larger live-range. Consider the following example: BB1: a = b = BB2: ... = b = a Let us assume b gets split: BB1: a = b = BB2: c = b ... d = c = d = a Because of how the allocation work, b, c, and d may be assigned different colors. Now, if a gets evicted later: BB1: a = st a, SpillSlot b = BB2: c = b ... d = c = d e = ld SpillSlot = e This is likely that we can assign the same register for b, c, and d, getting rid of 2 copies.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00390">390</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02410">2410</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryInstructionSplit() {#af75df116dc724d9f86f6ed6ff3bf8c75}

<MemberDefinition
  prototype={<>unsigned RAGreedy::tryInstructionSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>
tryInstructionSplit - Split a live range around individual instructions.

This is normally not worthwhile since the spiller is doing essentially the same thing. However, when the live range is in a constrained register class, it may help to insert copies such that parts of the live range can be moved to a larger register class.

This is similar to spilling to a larger register class.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00377">377</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01417">1417</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryLastChanceRecoloring() {#a07c95105ea98d3e391e7036e52287c21}

<MemberDefinition
  prototype={<>unsigned RAGreedy::tryLastChanceRecoloring (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters, <a href="/docs/api/classes/llvm/smallvector">RecoloringStack</a> &amp; RecolorStack, unsigned Depth)</>}>
tryLastChanceRecoloring - Try to assign a color to <code>VirtReg</code> by recoloring its interferences.

Last chance recoloring chooses a color for <code>VirtReg</code> and recolors every virtual register that was using it. The recoloring process may recursively use the last chance recoloring. Therefore, when a virtual register has been assigned a color by this mechanism, it is marked as Fixed, i.e., it cannot be last-chance-recolored again during this recoloring &quot;session&quot;. E.g., Let vA can use &#123;R1, R2 &#125; vB can use &#123; R2, R3&#125; vC can use &#123;R1 &#125; Where vA, vB, and vC cannot be split anymore (they are reloads for instance) and they all interfere.

vA is assigned R1 vB is assigned R2 vC tries to evict vA but vA is already done. Regular register allocation fails.

Last chance recoloring kicks in: vC does as if vA was evicted =&gt; vC uses R1. vC is marked as fixed. vA needs to find a color. None are available. vA cannot evict vC: vC is a fixed virtual register now. vA does as if vB was evicted =&gt; vA uses R2. vB needs to find a color. R3 is available. Recoloring =&gt; vC = R1, vA = R2, vB = R3

<code>Order</code> defines the preferred allocation order for <code>VirtReg</code>. <code>NewRegs</code> will contain any new virtual register that have been created (split, spill) during the process and that must be assigned. <code>FixedRegisters</code> contains all the virtual registers that cannot be recolored.

<code>RecolorStack</code> tracks the original assignments of successfully recolored registers.

<code>Depth</code> gives the current depth of the last chance recoloring. 
<SectionUser title="Returns">
a physical register that can be used for VirtReg or ~0u if none exists.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00383">383</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01957">1957</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryLocalSplit() {#abd218bb57b6eed4cda062356adae6a43}

<MemberDefinition
  prototype={<>unsigned RAGreedy::tryLocalSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>
tryLocalSplit - Try to split VirtReg into smaller intervals inside its only basic block.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00379">379</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01570">1570</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryRecoloringCandidates() {#ab56889769f60c67206e74e54ad7bbd12}

<MemberDefinition
  prototype={<>bool RAGreedy::tryRecoloringCandidates (PQueue &amp; RecoloringQueue, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters, <a href="/docs/api/classes/llvm/smallvector">RecoloringStack</a> &amp; RecolorStack, unsigned Depth)</>}>
tryRecoloringCandidates - Try to assign a new color to every register in \\RecoloringQueue.

<code>NewRegs</code> will contain any new virtual register created during the recoloring process. <code>FixedRegisters</code>&#91;in/out&#93; contains all the registers that have been recolored. 
<SectionUser title="Returns">
true if all virtual registers in RecoloringQueue were successfully recolored, false otherwise.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00387">387</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l02120">2120</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### tryRegionSplit() {#a1fb6dfa434046cc7ee2aeedc09b3ce39}

<MemberDefinition
  prototype={<>MCRegister RAGreedy::tryRegionSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00348">348</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01063">1063</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### trySplit() {#a5181f9f12665ed6716a747a4fdbffec2}

<MemberDefinition
  prototype={<>unsigned RAGreedy::trySplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a1d6cfdcc234093f39fb0719ddb649500">SmallVirtRegSet</a> &amp; FixedRegisters)</>}>
trySplit - Try to split VirtReg or one of its interferences, making it assignable.

<SectionUser title="Returns">
Physreg when VirtReg may be assigned and/or new NewVRegs.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00381">381</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01801">1801</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

### trySplitAroundHintReg() {#a2600051701cc651e7322e73fd6ec7167}

<MemberDefinition
  prototype={<>bool RAGreedy::trySplitAroundHintReg (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Hint, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; &amp; NewVRegs, <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a> &amp; Order)</>}>
Try to split VirtReg around physical Hint register.

Declaration at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00365">365</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp/#l01234">1234</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### BundleCand {#a128b75c0d40c89e5b87f91a843292de6}

<MemberDefinition
  prototype={<>SmallVector&lt;unsigned, 32&gt; llvm::RAGreedy::BundleCand</>}>
Candidate map.

Each edge bundle is assigned to a GlobalCand entry, or to NoCand which indicates the stack interval.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00266">266</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### Bundles {#aa970f0cb50b0c60d47bb1a1288712ba7}

<MemberDefinition
  prototype={<>EdgeBundles&#42; llvm::RAGreedy::Bundles = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00179">179</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### CSRCost {#a88a37ccee06633c4e89967dce1a8568e}

<MemberDefinition
  prototype="BlockFrequency llvm::RAGreedy::CSRCost">
Callee-save register cost, calculated once per machine function.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00269">269</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### CutOffInfo {#a9a6439c5942f97229fd5091ab7a2f46a}

<MemberDefinition
  prototype={<>uint8&#95;t llvm::RAGreedy::CutOffInfo = CutOffStage::CO&#95;None</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00206">206</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### DebugVars {#ae32e2c0f184ead36f1c132a975ec76cc}

<MemberDefinition
  prototype={<>LiveDebugVariables&#42; llvm::RAGreedy::DebugVars = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00181">181</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### DomTree {#a5b0051f55729437208758c9b9168c29d}

<MemberDefinition
  prototype={<>MachineDominatorTree&#42; llvm::RAGreedy::DomTree = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00176">176</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### EvictAdvisor {#aa614f9d2b23051bfc1dbb2c029175226}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;RegAllocEvictionAdvisor&gt; llvm::RAGreedy::EvictAdvisor</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00188">188</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### ExtraInfo {#a040160998a56a7aca1d9f768dc91414c}

<MemberDefinition
  prototype={<>std::optional&lt;ExtraRegInfo&gt; llvm::RAGreedy::ExtraInfo</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00187">187</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### GlobalCand {#aa53cf7488bedd62988bc02084a0e74bc}

<MemberDefinition
  prototype={<>SmallVector&lt;GlobalSplitCandidate, 32&gt; llvm::RAGreedy::GlobalCand</>}>
Candidate info for each PhysReg in <a href="/docs/api/classes/llvm/allocationorder">AllocationOrder</a>.

This vector never shrinks, but grows to the size of the largest register class.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00260">260</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### Indexes {#abfc7d9931c89ee721fe4205f4d1b75ec}

<MemberDefinition
  prototype={<>SlotIndexes&#42; llvm::RAGreedy::Indexes = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00174">174</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### IntfCache {#aae24326d9c0488808f067ae003df2720}

<MemberDefinition
  prototype="InterferenceCache llvm::RAGreedy::IntfCache">
Cached per-block interference maps.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00217">217</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### Loops {#af8a4f829070f028240bf15ffc22edce7}

<MemberDefinition
  prototype={<>MachineLoopInfo&#42; llvm::RAGreedy::Loops = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00177">177</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### MBFI {#ac0b6b0ddab681d0fb4ca736f23f8769a}

<MemberDefinition
  prototype={<>MachineBlockFrequencyInfo&#42; llvm::RAGreedy::MBFI = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00175">175</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### MF {#ae740923c145d21fee28f5fd833c88316}

<MemberDefinition
  prototype={<>MachineFunction&#42; llvm::RAGreedy::MF = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00168">168</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### ORE {#aa4146be245e8fb552bcfb168808f7884}

<MemberDefinition
  prototype={<>MachineOptimizationRemarkEmitter&#42; llvm::RAGreedy::ORE = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00178">178</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### PriorityAdvisor {#a58c6d2e74ecdbaa31c939d4340a9f454}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;RegAllocPriorityAdvisor&gt; llvm::RAGreedy::PriorityAdvisor</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### Queue {#a6538b17ea400426cfdcd477960fef7ae}

<MemberDefinition
  prototype="PQueue llvm::RAGreedy::Queue">

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00185">185</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### RegClassPriorityTrumpsGlobalness {#a21f25350939d2d89183b4e96e3f5a12a}

<MemberDefinition
  prototype="bool llvm::RAGreedy::RegClassPriorityTrumpsGlobalness = false">
Flags for the live range priority calculation, determined once per machine function.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00280">280</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### RegCosts {#a1e4dff8edfc06ff34a53ef6f679d1662}

<MemberDefinition
  prototype={<>ArrayRef&lt;uint8&#95;t&gt; llvm::RAGreedy::RegCosts</>}>
The register cost values.

This list will be recreated for each Machine <a href="/docs/api/classes/llvm/function">Function</a>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00276">276</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### ReverseLocalAssignment {#a3b81de0420a7e67a9642f51ed19bc653}

<MemberDefinition
  prototype="bool llvm::RAGreedy::ReverseLocalAssignment = false">

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00282">282</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SA {#a223c21c6c93360b5f4461b3e0af2a85e}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;SplitAnalysis&gt; llvm::RAGreedy::SA</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00213">213</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SE {#ac78a46a02148fc3b6c31cd1bacfc7546}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;SplitEditor&gt; llvm::RAGreedy::SE</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00214">214</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SetOfBrokenHints {#a6ea97d5085ea163b14da0a15f24d4047}

<MemberDefinition
  prototype={<>SmallSetVector&lt;const LiveInterval &#42;, 8&gt; llvm::RAGreedy::SetOfBrokenHints</>}>
Set of broken hints that may be reconciled later because of eviction.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00272">272</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SpillerInstance {#a7aa9d39514774ae077f35e02ad1a1030}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;Spiller&gt; llvm::RAGreedy::SpillerInstance</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00184">184</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SpillPlacer {#aca3322707cfb26dd9c57234bb0111d92}

<MemberDefinition
  prototype={<>SpillPlacement&#42; llvm::RAGreedy::SpillPlacer = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00180">180</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### SplitConstraints {#a644f631cb3b2d9510c397d2b76d8fbe3}

<MemberDefinition
  prototype={<>SmallVector&lt;SpillPlacement::BlockConstraint, 8&gt; llvm::RAGreedy::SplitConstraints</>}>
All basic blocks where the current register has uses.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00220">220</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### TII {#a853123c7c53cbc65566b1c4af0dcf19b}

<MemberDefinition
  prototype={<>const TargetInstrInfo&#42; llvm::RAGreedy::TII = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00171">171</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

### VRAI {#a5bb4eea876b59167bdafbe5206a8c991}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;VirtRegAuxInfo&gt; llvm::RAGreedy::VRAI</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00186">186</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Attributes

### ID {#acc1010755cb4b7307ca310cc6d86167f}

<MemberDefinition
  prototype="char RAGreedy::ID = 0"
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00313">313</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Static Attributes

### StageName {#a72b20e4a4d7fbe89fc10903cab1fca26}

<MemberDefinition
  prototype={<>Greedy Register false const char &#42;const RAGreedy::StageName = &#123;
    &quot;RS&#95;New&quot;,
    &quot;RS&#95;Assign&quot;,
    &quot;RS&#95;Split&quot;,
    &quot;RS&#95;Split2&quot;,
    &quot;RS&#95;Spill&quot;,
    &quot;RS&#95;Memory&quot;,
    &quot;RS&#95;Done&quot;
&#125;</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h/#l00209">209</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/codegen/regallocgreedy-cpp">RegAllocGreedy.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/regallocgreedy-h">RegAllocGreedy.h</a></li>
</ul>

</DoxygenPage>
