// Seed: 2906183201
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  specify
    (id_4 => id_5) = 1;
    (negedge id_6 => (id_7 +: id_3)) = (id_6  : 1  : id_2, id_7  : 1  : 1);
    (id_8 => id_9) = (1 * id_8);
    (id_10 => id_11) = 1;
  endspecify
endmodule
