// Seed: 3264549822
module module_0 (
    output logic id_0,
    output wor   id_1
);
  assign id_1 = -1;
  initial begin : LABEL_0
    id_0 = 1'h0 - -1;
  end
  assign module_1.id_2 = 0;
endmodule
module continuous #(
    parameter id_1 = 32'd99,
    parameter id_5 = 32'd24
) (
    output uwire id_0,
    output supply0 _id_1[1 : id_5],
    input uwire id_2,
    input wor id_3[1 : {  -1  ,  id_1  ,  -1  }],
    input uwire id_4,
    input wor _id_5,
    output tri0 id_6,
    input tri1 id_7,
    output logic id_8,
    output wor id_9
    , module_1 = 1,
    output tri1 id_10
);
  assign id_0 = -1;
  always id_8 = 1;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
endmodule
