<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GPGPU-Sim: gpgpu-sim_distribution/src/gpgpu-sim/dram.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GPGPU-Sim
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_830cc407e05c708e28666d5aeb7ab7b2.html">gpgpu-sim_distribution</a></li><li class="navelem"><a class="el" href="dir_98ff0be3d42d550f74c8520ebad9814c.html">src</a></li><li class="navelem"><a class="el" href="dir_9761cdc3ee9277c57a018bca4e13ae19.html">gpgpu-sim</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dram.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dram_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright (c) 2009-2011, Tor M. Aamodt, Wilson W.L. Fung, Ali Bakhoda,</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Ivan Sham, George L. Yuan,</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// The University of British Columbia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Redistributions of source code must retain the above copyright notice, this</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// other materials provided with the distribution.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// Neither the name of The University of British Columbia nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpu-sim_8h.html">gpu-sim.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpu-misc_8h.html">gpu-misc.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dram_8h.html">dram.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem__latency__stat_8h.html">mem_latency_stat.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dram__sched_8h.html">dram_sched.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem__fetch_8h.html">mem_fetch.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="l2cache_8h.html">l2cache.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifdef DRAM_VERIFY</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="dram_8cc.html#aa09b914b1091a1f3003a3be55ae3d15a">   38</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="dram_8cc.html#aa09b914b1091a1f3003a3be55ae3d15a">PRINT_CYCLE</a> = 0;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classfifo__pipeline.html">fifo_pipeline&lt;mem_fetch&gt;</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classfifo__pipeline.html">fifo_pipeline&lt;dram_req_t&gt;</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classdram__t.html#a1d0599bea2f64bb733171210b1c28c6f">   44</a></span>&#160;<a class="code" href="classdram__t.html#a1d0599bea2f64bb733171210b1c28c6f">dram_t::dram_t</a>( <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> partition_id, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structmemory__config.html">memory_config</a> *config, <a class="code" href="classmemory__stats__t.html">memory_stats_t</a> *stats,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                <a class="code" href="classmemory__partition__unit.html">memory_partition_unit</a> *mp )</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;   <span class="keywordtype">id</span> = partition_id;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;   <a class="code" href="classdram__t.html#a4be2027f5499ee182708dd9c0336890e">m_memory_partition_unit</a> = mp;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;   <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a> = stats;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;   <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a> = config;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;   <a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a> = 0;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;   <a class="code" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">RRDc</a> = 0;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;   <a class="code" href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">RTWc</a> = 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;   <a class="code" href="classdram__t.html#a34a02953da3e45bb86afee0a5efb0484">WTRc</a> = 0;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;   <a class="code" href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">rw</a> = READ; <span class="comment">//read mode is default</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a> = (<a class="code" href="structbankgrp__t.html">bankgrp_t</a>**) calloc(<span class="keyword">sizeof</span>(<a class="code" href="structbankgrp__t.html">bankgrp_t</a>*), <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">nbkgrp</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[0] = (<a class="code" href="structbankgrp__t.html">bankgrp_t</a>*) calloc(<span class="keyword">sizeof</span>(<a class="code" href="structbank__t.html">bank_t</a>), <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">nbkgrp</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=1; i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">nbkgrp</a>; i++) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[i] = <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[0] + i;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    }</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0; i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">nbkgrp</a>; i++) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[i]-&gt;<a class="code" href="structbankgrp__t.html#ace2501e6e411388dc9e1a046465c3bf7">CCDLc</a> = 0;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[i]-&gt;<a class="code" href="structbankgrp__t.html#a31c3f61330fdb61b46899a63e474960d">RTPLc</a> = 0;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;   <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a> = (<a class="code" href="structbank__t.html">bank_t</a>**) calloc(<span class="keyword">sizeof</span>(<a class="code" href="structbank__t.html">bank_t</a>*),<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;   <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[0] = (<a class="code" href="structbank__t.html">bank_t</a>*) calloc(<span class="keyword">sizeof</span>(<a class="code" href="structbank__t.html">bank_t</a>),<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=1;i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;i++) </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i] = <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[0] + i;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0;i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;i++) {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;<a class="code" href="structbank__t.html#a4271d0d2473be94d749771817d03e62e">state</a> = BANK_IDLE;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;<a class="code" href="structbank__t.html#a0e8b3025e17377feb0e1a81c3a79f003">bkgrpindex</a> = i/(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>/<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">nbkgrp</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;   }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;   <a class="code" href="classdram__t.html#aebe0ae69b84b5ee1665ae11117348b2a">prio</a> = 0;  </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;   <a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a> = <span class="keyword">new</span> <a class="code" href="classfifo__pipeline.html">fifo_pipeline&lt;dram_req_t&gt;</a>(<span class="stringliteral">&quot;rwq&quot;</span>,<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6398ae70b92a141ceefbdadb3092fa90">CL</a>,<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6398ae70b92a141ceefbdadb3092fa90">CL</a>+1);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;   <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a> = <span class="keyword">new</span> <a class="code" href="classfifo__pipeline.html">fifo_pipeline&lt;dram_req_t&gt;</a>(<span class="stringliteral">&quot;mrqq&quot;</span>,0,2);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   <a class="code" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">returnq</a> = <span class="keyword">new</span> <a class="code" href="classfifo__pipeline.html">fifo_pipeline&lt;mem_fetch&gt;</a>(<span class="stringliteral">&quot;dramreturnq&quot;</span>,0,<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a7adb7ff206e0a67d9d5a6c37562c3d0b">gpgpu_dram_return_queue_size</a>==0?1024:<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a7adb7ff206e0a67d9d5a6c37562c3d0b">gpgpu_dram_return_queue_size</a>); </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;   <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a> = NULL;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;   <span class="keywordflow">if</span> ( <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a> == <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a> )</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      m_frfcfs_scheduler = <span class="keyword">new</span> <a class="code" href="classdram__t.html#a00f7f7e83a6295d2fd05c528c8134d9f">frfcfs_scheduler</a>(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>,<span class="keyword">this</span>,stats);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;   <a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a> = 0;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;   <a class="code" href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">n_activity</a> = 0;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   <a class="code" href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">n_nop</a> = 0; </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   <a class="code" href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">n_act</a> = 0; </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;   <a class="code" href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">n_pre</a> = 0; </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;   <a class="code" href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">n_rd</a> = 0;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;   <a class="code" href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">n_wr</a> = 0;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   <a class="code" href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">n_req</a> = 0;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;   <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a> = 0;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   <a class="code" href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">bwutil</a> = 0;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;   <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a> = 0;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;   <a class="code" href="classdram__t.html#a78c6b5af2da939c91f605355223db592">ave_mrqs</a> = 0;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0;i&lt;10;i++) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <a class="code" href="classdram__t.html#a37b132f685ee61531a0a2725341007d9">dram_util_bins</a>[i]=0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <a class="code" href="classdram__t.html#a8b725a9bf37a9d9973c5386e2ab258e8">dram_eff_bins</a>[i]=0;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;   }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   <a class="code" href="classdram__t.html#a710d791f9abdd245523fa7940c28ea7b">last_n_cmd</a> = <a class="code" href="classdram__t.html#a15328646656aee71cddd4d2319b1791b">last_n_activity</a> = <a class="code" href="classdram__t.html#ac6bf22f0f97bf719042dea465074e72e">last_bwutil</a> = 0;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;   <a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a> = 0;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;   <a class="code" href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">n_activity_partial</a> = 0;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;   <a class="code" href="classdram__t.html#a4c9eec005e028644c30d5aeef0ad78eb">n_nop_partial</a> = 0;  </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   <a class="code" href="classdram__t.html#a4d2733626a32b05eae69ca49da91791f">n_act_partial</a> = 0;  </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   <a class="code" href="classdram__t.html#afa1a0ee6ba3a83314992dba753a179e4">n_pre_partial</a> = 0;  </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;   <a class="code" href="classdram__t.html#aa71aa891be3c4feba96242aa4fbbd5b0">n_req_partial</a> = 0;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   <a class="code" href="classdram__t.html#ab5e75ab051a2ee58c466ae451cccb503">ave_mrqs_partial</a> = 0;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;   <a class="code" href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">bwutil_partial</a> = 0;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   <span class="keywordflow">if</span> ( <a class="code" href="classdram__t.html#a58d3d594a7c483b7228c09576e955450">queue_limit</a>() )</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <a class="code" href="classdram__t.html#a6519ad1fe753290b6d00ef63b6a88397">mrqq_Dist</a> = <a class="code" href="statwrapper_8cc.html#a115c8e995d9b6b135865e09cd9e2975c">StatCreate</a>(<span class="stringliteral">&quot;mrqq_length&quot;</span>,1, <a class="code" href="classdram__t.html#a58d3d594a7c483b7228c09576e955450">queue_limit</a>());</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   <span class="keywordflow">else</span> <span class="comment">//queue length is unlimited; </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <a class="code" href="classdram__t.html#a6519ad1fe753290b6d00ef63b6a88397">mrqq_Dist</a> = <a class="code" href="statwrapper_8cc.html#a115c8e995d9b6b135865e09cd9e2975c">StatCreate</a>(<span class="stringliteral">&quot;mrqq_length&quot;</span>,1,64); <span class="comment">//track up to 64 entries</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classdram__t.html#a8a60f47de012d1093dbbd57425bf1819">  118</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classdram__t.html#a8a60f47de012d1093dbbd57425bf1819">dram_t::full</a>()<span class="keyword"> const </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a> == <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a> ){</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">if</span>(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ac79cf2200f52166c66c75d5a055a84d7">gpgpu_frfcfs_dram_sched_queue_size</a> == 0 ) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a>-&gt;<a class="code" href="classfrfcfs__scheduler.html#a5ba84b9d3c5261f6006c0e8c092499ce">num_pending</a>() &gt;= <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ac79cf2200f52166c66c75d5a055a84d7">gpgpu_frfcfs_dram_sched_queue_size</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;   <span class="keywordflow">else</span> <span class="keywordflow">return</span> <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a79fa4226ee7bc622caf9c9a510269721">full</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classdram__t.html#a125d478f6cb2a3068da8fb7d0009f775">  127</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classdram__t.html#a125d478f6cb2a3068da8fb7d0009f775">dram_t::que_length</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;   <span class="keywordtype">unsigned</span> nreqs = 0;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;   <span class="keywordflow">if</span> (<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a> == <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a> ) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      nreqs = <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a>-&gt;<a class="code" href="classfrfcfs__scheduler.html#a5ba84b9d3c5261f6006c0e8c092499ce">num_pending</a>();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;   } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      nreqs = <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>();</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;   }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;   <span class="keywordflow">return</span> nreqs;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classdram__t.html#ac02b2a892b999da2bb1d543f7732741d">  138</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classdram__t.html#ac02b2a892b999da2bb1d543f7732741d">dram_t::returnq_full</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">returnq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a79fa4226ee7bc622caf9c9a510269721">full</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classdram__t.html#a58d3d594a7c483b7228c09576e955450">  143</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classdram__t.html#a58d3d594a7c483b7228c09576e955450">dram_t::queue_limit</a>()<span class="keyword"> const </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword"></span>{ </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ac79cf2200f52166c66c75d5a055a84d7">gpgpu_frfcfs_dram_sched_queue_size</a>; </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classdram__req__t.html#ac61bf9dd0f1b6e52b8d9b285c46a6270">  149</a></span>&#160;<a class="code" href="classdram__req__t.html#ac61bf9dd0f1b6e52b8d9b285c46a6270">dram_req_t::dram_req_t</a>( <span class="keyword">class</span> <a class="code" href="classmem__fetch.html">mem_fetch</a> *mf )</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;   <a class="code" href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">txbytes</a> = 0;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;   <a class="code" href="classdram__req__t.html#a95536c1f6ae510adf57e20646a78003e">dqbytes</a> = 0;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;   <a class="code" href="classdram__req__t.html#ac52de71274033b5f255314c64bdbcf4b">data</a> = mf;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;   <span class="keyword">const</span> <a class="code" href="structaddrdec__t.html">addrdec_t</a> &amp;tlx = mf-&gt;<a class="code" href="classmem__fetch.html#ac7cfd5690be3921b74fbcc223189d7ce">get_tlx_addr</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;   <a class="code" href="classdram__req__t.html#a18e712f85faeeb5cb20d3ea96e7f5d09">bk</a>  = tlx.<a class="code" href="structaddrdec__t.html#a981a30d1fe07455b428c1ca0f5ae3d7b">bk</a>; </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;   <a class="code" href="classdram__req__t.html#aa37cd939f5031135ba03a6a9bcd7d5de">row</a> = tlx.<a class="code" href="structaddrdec__t.html#a0bec5eaf244bce7ab5b3951cf00c7dc0">row</a>; </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;   <a class="code" href="classdram__req__t.html#af57caaddc5017853b4ba475117b5af50">col</a> = tlx.<a class="code" href="structaddrdec__t.html#ad93fc9f1694ae22afe3a24903f38e02c">col</a>; </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;   <a class="code" href="classdram__req__t.html#a27176065b6590b5847838c0745734abc">nbytes</a> = mf-&gt;<a class="code" href="classmem__fetch.html#a93c9e652aaf0c5713a117216c6e67d10">get_data_size</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;   <a class="code" href="classdram__req__t.html#aff4597d02410d514556e0e80d00200a9">timestamp</a> = <a class="code" href="gpu-sim_8cc.html#acef6bbfd6ec09fe29e2641cace785058">gpu_tot_sim_cycle</a> + <a class="code" href="gpu-sim_8cc.html#a659fec271553d05e676c52314c8fcfe1">gpu_sim_cycle</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;   <a class="code" href="classdram__req__t.html#a5b54e449d8ae3235a11847c84f2e250c">addr</a> = mf-&gt;<a class="code" href="classmem__fetch.html#a72dda11d058e6095cb67f53f92ac5c03">get_addr</a>();</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;   <a class="code" href="classdram__req__t.html#a9aa00113002daf5759951af6265174d6">insertion_time</a> = (unsigned) gpu_sim_cycle;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;   <a class="code" href="classdram__req__t.html#ab9e55ac03c519c639f49a19bf7f000de">rw</a> = <a class="code" href="classdram__req__t.html#ac52de71274033b5f255314c64bdbcf4b">data</a>-&gt;<a class="code" href="classmem__fetch.html#aeb2ca4bfad7bc380cce7cb656794be9c">get_is_write</a>()?WRITE:READ;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classdram__t.html#a6378a7199225458f4bab20f32133ee41">  168</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#a6378a7199225458f4bab20f32133ee41">dram_t::push</a>( <span class="keyword">class</span> <a class="code" href="classmem__fetch.html">mem_fetch</a> *data ) </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;   assert(<span class="keywordtype">id</span> == data-&gt;<a class="code" href="classmem__fetch.html#ac7cfd5690be3921b74fbcc223189d7ce">get_tlx_addr</a>().<a class="code" href="structaddrdec__t.html#ad38416978610da35e9c1e97dadcce0ad">chip</a>); <span class="comment">// Ensure request is in correct memory partition</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;   <a class="code" href="classdram__req__t.html">dram_req_t</a> *mrq = <span class="keyword">new</span> <a class="code" href="classdram__req__t.html">dram_req_t</a>(data);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;   data-&gt;<a class="code" href="classmem__fetch.html#acbda50764b3c8d6f79ffa279021253da">set_status</a>(IN_PARTITION_MC_INTERFACE_QUEUE,<a class="code" href="gpu-sim_8cc.html#a659fec271553d05e676c52314c8fcfe1">gpu_sim_cycle</a>+<a class="code" href="gpu-sim_8cc.html#acef6bbfd6ec09fe29e2641cace785058">gpu_tot_sim_cycle</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;   <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a56c3c47193df39f15ebd5ff960d273d0">push</a>(mrq);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   <span class="comment">// stats...</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;   <a class="code" href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">n_req</a> += 1;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;   <a class="code" href="classdram__t.html#aa71aa891be3c4feba96242aa4fbbd5b0">n_req_partial</a> += 1;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;   <span class="keywordflow">if</span> ( <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a> == <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a> ) {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordtype">unsigned</span> nreqs = <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a>-&gt;<a class="code" href="classfrfcfs__scheduler.html#a5ba84b9d3c5261f6006c0e8c092499ce">num_pending</a>();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">if</span> ( nreqs &gt; <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;         <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a> = nreqs;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;   } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a> = (<a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a> &gt; <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>())? <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a> : <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;   }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;   <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#afd991dc39b3376b47100bca893ec8747">memlatstat_dram_access</a>(data);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classdram__t.html#aaba825939737bcb13d520c10efffe564">  189</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#aaba825939737bcb13d520c10efffe564">dram_t::scheduler_fifo</a>()</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;   <span class="keywordflow">if</span> (!<a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a778ca3cd2d1fd30249c2633439393866">empty</a>()) {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bkn;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <a class="code" href="classdram__req__t.html">dram_req_t</a> *head_mrqq = <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#acad0fae60f86692f4f0ea2c34faf9c9a">top</a>();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      head_mrqq-&gt;<a class="code" href="classdram__req__t.html#ac52de71274033b5f255314c64bdbcf4b">data</a>-&gt;<a class="code" href="classmem__fetch.html#acbda50764b3c8d6f79ffa279021253da">set_status</a>(IN_PARTITION_MC_BANK_ARB_QUEUE,<a class="code" href="gpu-sim_8cc.html#a659fec271553d05e676c52314c8fcfe1">gpu_sim_cycle</a>+<a class="code" href="gpu-sim_8cc.html#acef6bbfd6ec09fe29e2641cace785058">gpu_tot_sim_cycle</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      bkn = head_mrqq-&gt;<a class="code" href="classdram__req__t.html#a18e712f85faeeb5cb20d3ea96e7f5d09">bk</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[bkn]-&gt;mrq) </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;         <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[bkn]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a> = <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a88ff57f90f79dc1e7280f8d4d469c949">pop</a>();</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;   }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DEC2ZERO(x) x = (x)? (x-1) : 0;</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SWAP(a,b) a ^= b; b ^= a; a ^= b;</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classdram__t.html#ae0d873cc168b834f9629947bd20841fd">  205</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#ae0d873cc168b834f9629947bd20841fd">dram_t::cycle</a>()</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;   <span class="keywordflow">if</span>( !<a class="code" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">returnq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a79fa4226ee7bc622caf9c9a510269721">full</a>() ) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;       <a class="code" href="classdram__req__t.html">dram_req_t</a> *cmd = <a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a88ff57f90f79dc1e7280f8d4d469c949">pop</a>();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;       <span class="keywordflow">if</span>( cmd ) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#ifdef DRAM_VIEWCMD </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;           printf(<span class="stringliteral">&quot;\tDQ: BK%d Row:%03x Col:%03x&quot;</span>, cmd-&gt;<a class="code" href="classdram__req__t.html#a18e712f85faeeb5cb20d3ea96e7f5d09">bk</a>, cmd-&gt;<a class="code" href="classdram__req__t.html#aa37cd939f5031135ba03a6a9bcd7d5de">row</a>, cmd-&gt;<a class="code" href="classdram__req__t.html#af57caaddc5017853b4ba475117b5af50">col</a> + cmd-&gt;<a class="code" href="classdram__req__t.html#a95536c1f6ae510adf57e20646a78003e">dqbytes</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;           cmd-&gt;<a class="code" href="classdram__req__t.html#a95536c1f6ae510adf57e20646a78003e">dqbytes</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a78b3b9fbac23ea6b1405b68f1ca8046c">dram_atom_size</a>; </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;           <span class="keywordflow">if</span> (cmd-&gt;<a class="code" href="classdram__req__t.html#a95536c1f6ae510adf57e20646a78003e">dqbytes</a> &gt;= cmd-&gt;<a class="code" href="classdram__req__t.html#a27176065b6590b5847838c0745734abc">nbytes</a>) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;              <a class="code" href="classmem__fetch.html">mem_fetch</a> *data = cmd-&gt;<a class="code" href="classdram__req__t.html#ac52de71274033b5f255314c64bdbcf4b">data</a>; </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;              data-&gt;<a class="code" href="classmem__fetch.html#acbda50764b3c8d6f79ffa279021253da">set_status</a>(IN_PARTITION_MC_RETURNQ,<a class="code" href="gpu-sim_8cc.html#a659fec271553d05e676c52314c8fcfe1">gpu_sim_cycle</a>+<a class="code" href="gpu-sim_8cc.html#acef6bbfd6ec09fe29e2641cace785058">gpu_tot_sim_cycle</a>); </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;              <span class="keywordflow">if</span>( data-&gt;<a class="code" href="classmem__fetch.html#af1a282424f7ea2a32c843bef27366d2e">get_access_type</a>() != L1_WRBK_ACC &amp;&amp; data-&gt;<a class="code" href="classmem__fetch.html#af1a282424f7ea2a32c843bef27366d2e">get_access_type</a>() != L2_WRBK_ACC ) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                 data-&gt;<a class="code" href="classmem__fetch.html#a5c0a6de6dafab89a3f4ab7349f1c9e8c">set_reply</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                 <a class="code" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">returnq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a56c3c47193df39f15ebd5ff960d273d0">push</a>(data);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                 <a class="code" href="classdram__t.html#a4be2027f5499ee182708dd9c0336890e">m_memory_partition_unit</a>-&gt;<a class="code" href="classmemory__partition__unit.html#a87922db6dc73514505231f8bae25abd0">set_done</a>(data);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                 <span class="keyword">delete</span> data;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;              }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;              <span class="keyword">delete</span> cmd;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;           }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#ifdef DRAM_VIEWCMD </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;           printf(<span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;       }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;   }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;   <span class="comment">/* check if the upcoming request is on an idle bank */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;   <span class="comment">/* Should we modify this so that multiple requests are checked? */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;   <span class="keywordflow">switch</span> (<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a>) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;   <span class="keywordflow">case</span> <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaa1faffea2ae2e8b66b4ed7e1f077bdce9">DRAM_FIFO</a>: <a class="code" href="classdram__t.html#aaba825939737bcb13d520c10efffe564">scheduler_fifo</a>(); <span class="keywordflow">break</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;   <span class="keywordflow">case</span> <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a>: <a class="code" href="classdram__t.html#a6377597bcb4f634da09a0e5075b17000">scheduler_frfcfs</a>(); <span class="keywordflow">break</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        printf(<span class="stringliteral">&quot;Error: Unknown DRAM scheduler type\n&quot;</span>);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        assert(0);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;   }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   <span class="keywordflow">if</span> ( <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a> == <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a> ) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordtype">unsigned</span> nreqs = <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a>-&gt;<a class="code" href="classfrfcfs__scheduler.html#a5ba84b9d3c5261f6006c0e8c092499ce">num_pending</a>();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">if</span> ( nreqs &gt; <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a>) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;         <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a> = nreqs;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <a class="code" href="classdram__t.html#a78c6b5af2da939c91f605355223db592">ave_mrqs</a> += nreqs;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <a class="code" href="classdram__t.html#ab5e75ab051a2ee58c466ae451cccb503">ave_mrqs_partial</a> += nreqs;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;   } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>() &gt; <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a>) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;         <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a> = <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>();</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <a class="code" href="classdram__t.html#a78c6b5af2da939c91f605355223db592">ave_mrqs</a> += <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <a class="code" href="classdram__t.html#ab5e75ab051a2ee58c466ae451cccb503">ave_mrqs_partial</a> +=  <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>();</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;   }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;   <span class="keywordtype">unsigned</span> k=<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;   <span class="keywordtype">bool</span> issued = <span class="keyword">false</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;   <span class="comment">// check if any bank is ready to issue a new read</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0;i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;i++) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordtype">unsigned</span> j = (i + <a class="code" href="classdram__t.html#aebe0ae69b84b5ee1665ae11117348b2a">prio</a>) % <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordtype">unsigned</span> grp = j&gt;&gt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#aeb015ee8fd0727b64d0d6a9a79dc57b3">bk_tag_length</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <a class="code" href="lex_8yy_8c.html#ad4a65b873df5c05570846b5413b41dfd">if</a> (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq) { <span class="comment">//if currently servicing a memory request</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;          <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ac52de71274033b5f255314c64bdbcf4b">data</a>-&gt;<a class="code" href="classmem__fetch.html#acbda50764b3c8d6f79ffa279021253da">set_status</a>(IN_PARTITION_DRAM,<a class="code" href="gpu-sim_8cc.html#a659fec271553d05e676c52314c8fcfe1">gpu_sim_cycle</a>+<a class="code" href="gpu-sim_8cc.html#acef6bbfd6ec09fe29e2641cace785058">gpu_tot_sim_cycle</a>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;         <span class="comment">// correct row activated for a READ</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;         <span class="keywordflow">if</span> ( !issued &amp;&amp; !<a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCDc &amp;&amp;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;              !(<a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[grp]-&gt;CCDLc) &amp;&amp;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;              (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;curr_row == <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;row) &amp;&amp; </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;              (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ab9e55ac03c519c639f49a19bf7f000de">rw</a> == READ) &amp;&amp; (<a class="code" href="classdram__t.html#a34a02953da3e45bb86afee0a5efb0484">WTRc</a> == 0 )  &amp;&amp;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;              (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a4271d0d2473be94d749771817d03e62e">state</a> == BANK_ACTIVE) &amp;&amp;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;              !<a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a79fa4226ee7bc622caf9c9a510269721">full</a>() ) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">rw</a>==WRITE) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;               <a class="code" href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">rw</a>=READ;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;               <a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a29dc1d590f284487a6c41c73a4bba15c">set_min_length</a>(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6398ae70b92a141ceefbdadb3092fa90">CL</a>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a56c3c47193df39f15ebd5ff960d273d0">push</a>(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">txbytes</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a78b3b9fbac23ea6b1405b68f1ca8046c">dram_atom_size</a>; </div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            <a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#aea4f9503ca5e577eae352f5f9b5f0fe8">tCCD</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[grp]-&gt;<a class="code" href="structbankgrp__t.html#ace2501e6e411388dc9e1a046465c3bf7">CCDLc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a9f698c65b9c0a434b49b37288d78bba8">tCCDL</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            <a class="code" href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">RTWc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a88f558a74355bcbfd393b4419796f751">tRTW</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a6db129e32523cd23c70689b92c599987">RTPc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">BL</a>/<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a8967282309ea18da15a98e32c78688ed">data_command_freq_ratio</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[grp]-&gt;<a class="code" href="structbankgrp__t.html#a31c3f61330fdb61b46899a63e474960d">RTPLc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6430136d0fd9fda5e5d29041d50601fc">tRTPL</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            issued = <span class="keyword">true</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">n_rd</a>++;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <a class="code" href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">bwutil</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">BL</a>/<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a8967282309ea18da15a98e32c78688ed">data_command_freq_ratio</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <a class="code" href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">bwutil_partial</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">BL</a>/<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a8967282309ea18da15a98e32c78688ed">data_command_freq_ratio</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a442b5dd9e64b6be4089cda23978cab53">n_access</a>++;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#ifdef DRAM_VERIFY</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            PRINT_CYCLE=1;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            printf(<span class="stringliteral">&quot;\tRD  Bk:%d Row:%03x Col:%03x \n&quot;</span>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                   j, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;curr_row,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                   <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;col + <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">txbytes</a> - <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a78b3b9fbac23ea6b1405b68f1ca8046c">dram_atom_size</a>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#endif            </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            <span class="comment">// transfer done</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <span class="keywordflow">if</span> ( !(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;txbytes &lt; <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#a27176065b6590b5847838c0745734abc">nbytes</a>) ) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;               <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a> = NULL;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;         } <span class="keywordflow">else</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            <span class="comment">// correct row activated for a WRITE</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            <span class="keywordflow">if</span> ( !issued &amp;&amp; !<a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCDWRc &amp;&amp;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                 !(<a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[grp]-&gt;CCDLc) &amp;&amp;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                 (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;curr_row == <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;row)  &amp;&amp; </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                 (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ab9e55ac03c519c639f49a19bf7f000de">rw</a> == WRITE) &amp;&amp; (<a class="code" href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">RTWc</a> == 0 )  &amp;&amp;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                 (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a4271d0d2473be94d749771817d03e62e">state</a> == BANK_ACTIVE) &amp;&amp;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                 !<a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a79fa4226ee7bc622caf9c9a510269721">full</a>() ) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">rw</a>==READ) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;               <a class="code" href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">rw</a>=WRITE;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;               <a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a29dc1d590f284487a6c41c73a4bba15c">set_min_length</a>(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a48e96cf5ff1f74aa3198d9b635f8e9cd">WL</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a56c3c47193df39f15ebd5ff960d273d0">push</a>(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">txbytes</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a78b3b9fbac23ea6b1405b68f1ca8046c">dram_atom_size</a>; </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            <a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#aea4f9503ca5e577eae352f5f9b5f0fe8">tCCD</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[grp]-&gt;<a class="code" href="structbankgrp__t.html#ace2501e6e411388dc9e1a046465c3bf7">CCDLc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a9f698c65b9c0a434b49b37288d78bba8">tCCDL</a>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <a class="code" href="classdram__t.html#a34a02953da3e45bb86afee0a5efb0484">WTRc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a4ec25c0b4d3dad869314e8573224473f">tWTR</a>; </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a467d22f525616575ceb13ef01e63d8a0">WTPc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ad6a254e02d2b192e27946b6c518ad947">tWTP</a>; </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;            issued = <span class="keyword">true</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            <a class="code" href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">n_wr</a>++;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            <a class="code" href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">bwutil</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">BL</a>/<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a8967282309ea18da15a98e32c78688ed">data_command_freq_ratio</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            <a class="code" href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">bwutil_partial</a> += <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">BL</a>/<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a8967282309ea18da15a98e32c78688ed">data_command_freq_ratio</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#ifdef DRAM_VERIFY</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            PRINT_CYCLE=1;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            printf(<span class="stringliteral">&quot;\tWR  Bk:%d Row:%03x Col:%03x \n&quot;</span>,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                   j, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;curr_row, </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                   <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;col + <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">txbytes</a> - <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a78b3b9fbac23ea6b1405b68f1ca8046c">dram_atom_size</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#endif  </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            <span class="comment">// transfer done </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            <span class="keywordflow">if</span> ( !(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;txbytes &lt; <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#a27176065b6590b5847838c0745734abc">nbytes</a>) ) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;               <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a> = NULL;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;         }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <span class="comment">// bank is idle</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <span class="keywordflow">if</span> ( !issued &amp;&amp; !<a class="code" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">RRDc</a> &amp;&amp; </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                 (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;state == BANK_IDLE) &amp;&amp;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                 !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RPc &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCc ) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#ifdef DRAM_VERIFY</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            PRINT_CYCLE=1;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            printf(<span class="stringliteral">&quot;\tACT BK:%d NewRow:%03x From:%03x \n&quot;</span>,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                   j,<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;mrq-&gt;row,<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a8b98f63dbd2d1e2f1136c7dba4583cd0">curr_row</a>);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            <span class="comment">// activate the row with current memory request </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a8b98f63dbd2d1e2f1136c7dba4583cd0">curr_row</a> = <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#aa37cd939f5031135ba03a6a9bcd7d5de">row</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a4271d0d2473be94d749771817d03e62e">state</a> = BANK_ACTIVE;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <a class="code" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">RRDc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ab723b2fd856475f0e5ce4d79432c6542">tRRD</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ab7278539a6c11579fdb870ff01176576">RCDc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ab8f634ab7d4868cde02dcbd27272ea6a">tRCD</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a4e91eba8aff24c6767c4eb243dfd5a12">RCDWRc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a2951c4f82cd569d99995963634cb1643">tRCDWR</a>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a1b8855659811c6ca1d9de0986bf30827">RASc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6d65848a93f7695b2ca40854e10e5f37">tRAS</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a97f489753fc362377ccf2f00efcf5582">RCc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a31e052a3ea47bb53223417afd69e070a">tRC</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            <a class="code" href="classdram__t.html#aebe0ae69b84b5ee1665ae11117348b2a">prio</a> = (j + 1) % <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            issued = <span class="keyword">true</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            <a class="code" href="classdram__t.html#a4d2733626a32b05eae69ca49da91791f">n_act_partial</a>++;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            <a class="code" href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">n_act</a>++;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;         }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            <span class="comment">// different row activated</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            <span class="keywordflow">if</span> ( (!issued) &amp;&amp; </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                 (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a8b98f63dbd2d1e2f1136c7dba4583cd0">curr_row</a> != <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#aa37cd939f5031135ba03a6a9bcd7d5de">row</a>) &amp;&amp;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                 (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;state == BANK_ACTIVE) &amp;&amp; </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                 (!<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a1b8855659811c6ca1d9de0986bf30827">RASc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a467d22f525616575ceb13ef01e63d8a0">WTPc</a> &amp;&amp; </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                  !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a6db129e32523cd23c70689b92c599987">RTPc</a> &amp;&amp;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                  !<a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[grp]-&gt;<a class="code" href="structbankgrp__t.html#a31c3f61330fdb61b46899a63e474960d">RTPLc</a>) ) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            <span class="comment">// make the bank idle again</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a4271d0d2473be94d749771817d03e62e">state</a> = BANK_IDLE;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a1323cd0652cce6dac9e4e70f7a2bd5b5">RPc</a> = <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a5e1836a07b0b645f4cb192e3b20e7c02">tRP</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            <a class="code" href="classdram__t.html#aebe0ae69b84b5ee1665ae11117348b2a">prio</a> = (j + 1) % <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            issued = <span class="keyword">true</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            <a class="code" href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">n_pre</a>++;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            <a class="code" href="classdram__t.html#afa1a0ee6ba3a83314992dba753a179e4">n_pre_partial</a>++;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;#ifdef DRAM_VERIFY</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            PRINT_CYCLE=1;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            printf(<span class="stringliteral">&quot;\tPRE BK:%d Row:%03x \n&quot;</span>, j,<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;curr_row);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;         }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;         <span class="keywordflow">if</span> (!<a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">RRDc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">RTWc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a34a02953da3e45bb86afee0a5efb0484">WTRc</a> &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCDc &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RASc</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;             &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCc &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RPc  &amp;&amp; !<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCDWRc) k--;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;         <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;<a class="code" href="structbank__t.html#a351751b5a91835d2a3abad6bbeca5961">n_idle</a>++;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;   }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;   <span class="keywordflow">if</span> (!issued) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <a class="code" href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">n_nop</a>++;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <a class="code" href="classdram__t.html#a4c9eec005e028644c30d5aeef0ad78eb">n_nop_partial</a>++;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#ifdef DRAM_VIEWCMD</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      printf(<span class="stringliteral">&quot;\tNOP                        &quot;</span>);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;   }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;   <span class="keywordflow">if</span> (k) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <a class="code" href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">n_activity</a>++;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <a class="code" href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">n_activity_partial</a>++;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;   }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;   <a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>++;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;   <a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a>++;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;   <span class="comment">// decrements counters once for each time dram_issueCMD is called</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;   DEC2ZERO(<a class="code" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">RRDc</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;   DEC2ZERO(<a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;   DEC2ZERO(<a class="code" href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">RTWc</a>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;   DEC2ZERO(<a class="code" href="classdram__t.html#a34a02953da3e45bb86afee0a5efb0484">WTRc</a>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j=0;j&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;j++) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCDc);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RASc);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCc);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RPc);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RCDWRc);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;WTPc);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      DEC2ZERO(<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[j]-&gt;RTPc);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;   }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j=0; j&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">nbkgrp</a>; j++) {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;       DEC2ZERO(<a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[j]-&gt;CCDLc);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;       DEC2ZERO(<a class="code" href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">bkgrp</a>[j]-&gt;RTPLc);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;   }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#ifdef DRAM_VISUALIZE</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;   <a class="code" href="classdram__t.html#ae9f5808786c93d02d1731bfd5d8dded5">visualize</a>();</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//if mrq is being serviced by dram, gets popped after CL latency fulfilled</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classdram__t.html#a9747fffbdae1c6f76fdea438c79ee50b">  424</a></span>&#160;<span class="keyword">class </span><a class="code" href="classmem__fetch.html">mem_fetch</a>* <a class="code" href="classdram__t.html#a9747fffbdae1c6f76fdea438c79ee50b">dram_t::return_queue_pop</a>() </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">returnq</a>-&gt;<a class="code" href="classfifo__pipeline.html#a88ff57f90f79dc1e7280f8d4d469c949">pop</a>();</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="classdram__t.html#ab3d768bb6fbcc2e29413c1f056e74ea5">  429</a></span>&#160;<span class="keyword">class </span><a class="code" href="classmem__fetch.html">mem_fetch</a>* <a class="code" href="classdram__t.html#ab3d768bb6fbcc2e29413c1f056e74ea5">dram_t::return_queue_top</a>() </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">returnq</a>-&gt;<a class="code" href="classfifo__pipeline.html#acad0fae60f86692f4f0ea2c34faf9c9a">top</a>();</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="classdram__t.html#ac4e47413a59ebe72ecd6dfba7715ff63">  434</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#ac4e47413a59ebe72ecd6dfba7715ff63">dram_t::print</a>( FILE* simFile)<span class="keyword"> const</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;   <span class="keywordtype">unsigned</span> i;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;   fprintf(simFile,<span class="stringliteral">&quot;DRAM[%d]: %d bks, busW=%d BL=%d CL=%d, &quot;</span>, </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;           <span class="keywordtype">id</span>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a00e57442129fe1ac62079a5f94c325a5">busW</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">BL</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6398ae70b92a141ceefbdadb3092fa90">CL</a> );</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;   fprintf(simFile,<span class="stringliteral">&quot;tRRD=%d tCCD=%d, tRCD=%d tRAS=%d tRP=%d tRC=%d\n&quot;</span>,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;           <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#aea4f9503ca5e577eae352f5f9b5f0fe8">tCCD</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ab723b2fd856475f0e5ce4d79432c6542">tRRD</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#ab8f634ab7d4868cde02dcbd27272ea6a">tRCD</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a6d65848a93f7695b2ca40854e10e5f37">tRAS</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a5e1836a07b0b645f4cb192e3b20e7c02">tRP</a>, <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a31e052a3ea47bb53223417afd69e070a">tRC</a> );</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;   fprintf(simFile,<span class="stringliteral">&quot;n_cmd=%d n_nop=%d n_act=%d n_pre=%d n_req=%d n_rd=%d n_write=%d bw_util=%.4g\n&quot;</span>,</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;           <a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>, <a class="code" href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">n_nop</a>, <a class="code" href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">n_act</a>, <a class="code" href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">n_pre</a>, <a class="code" href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">n_req</a>, <a class="code" href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">n_rd</a>, <a class="code" href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">n_wr</a>,</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;           (<span class="keywordtype">float</span>)<a class="code" href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">bwutil</a>/<a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;   fprintf(simFile,<span class="stringliteral">&quot;n_activity=%d dram_eff=%.4g\n&quot;</span>,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;           <a class="code" href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">n_activity</a>, (<span class="keywordtype">float</span>)<a class="code" href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">bwutil</a>/<a class="code" href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">n_activity</a>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;   <span class="keywordflow">for</span> (i=0;i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;i++) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      fprintf(simFile, <span class="stringliteral">&quot;bk%d: %da %di &quot;</span>,i,<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;n_access,<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;n_idle);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;   }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;dram_util_bins:&quot;</span>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;   <span class="keywordflow">for</span> (i=0;i&lt;10;i++) fprintf(simFile, <span class="stringliteral">&quot; %d&quot;</span>, <a class="code" href="classdram__t.html#a37b132f685ee61531a0a2725341007d9">dram_util_bins</a>[i]);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;\ndram_eff_bins:&quot;</span>);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;   <span class="keywordflow">for</span> (i=0;i&lt;10;i++) fprintf(simFile, <span class="stringliteral">&quot; %d&quot;</span>, <a class="code" href="classdram__t.html#a8b725a9bf37a9d9973c5386e2ab258e8">dram_eff_bins</a>[i]);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;   <span class="keywordflow">if</span>(<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">scheduler_type</a>== <a class="code" href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a>) </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;       fprintf(simFile, <span class="stringliteral">&quot;mrqq: max=%d avg=%g\n&quot;</span>, <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a>, (<span class="keywordtype">float</span>)<a class="code" href="classdram__t.html#a78c6b5af2da939c91f605355223db592">ave_mrqs</a>/<a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;}</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="classdram__t.html#ae9f5808786c93d02d1731bfd5d8dded5">  459</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#ae9f5808786c93d02d1731bfd5d8dded5">dram_t::visualize</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;   printf(<span class="stringliteral">&quot;RRDc=%d CCDc=%d mrqq.Length=%d rwq.Length=%d\n&quot;</span>, </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;          <a class="code" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">RRDc</a>, <a class="code" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">CCDc</a>, <a class="code" href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">mrqq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>(),<a class="code" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">rwq</a>-&gt;<a class="code" href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">get_length</a>());</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0;i&lt;<a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>;i++) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      printf(<span class="stringliteral">&quot;BK%d: state=%c curr_row=%03x, %2d %2d %2d %2d %p &quot;</span>, </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;             i, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;state, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;curr_row,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;             <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;RCDc, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;RASc,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;             <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;RPc, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;RCc,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;             <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;mrq );</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;mrq)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;         printf(<span class="stringliteral">&quot;txf: %d %d&quot;</span>, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;mrq-&gt;nbytes, <a class="code" href="classdram__t.html#a829507a31216245e6243eaa322cc3819">bk</a>[i]-&gt;<a class="code" href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">mrq</a>-&gt;<a class="code" href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">txbytes</a>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      printf(<span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;   }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;   <span class="keywordflow">if</span> ( <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a> ) </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">m_frfcfs_scheduler</a>-&gt;<a class="code" href="classfrfcfs__scheduler.html#abc8a30a389d6262bce4ef06981bc1f81">print</a>(stdout);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="classdram__t.html#ad273dace86285cea84b41936ad0ca76e">  477</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#ad273dace86285cea84b41936ad0ca76e">dram_t::print_stat</a>( FILE* simFile ) </div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;   fprintf(simFile,<span class="stringliteral">&quot;DRAM (%d): n_cmd=%d n_nop=%d n_act=%d n_pre=%d n_req=%d n_rd=%d n_write=%d bw_util=%.4g &quot;</span>,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;           <span class="keywordtype">id</span>, <a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>, <a class="code" href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">n_nop</a>, <a class="code" href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">n_act</a>, <a class="code" href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">n_pre</a>, <a class="code" href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">n_req</a>, <a class="code" href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">n_rd</a>, <a class="code" href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">n_wr</a>,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;           (<span class="keywordtype">float</span>)<a class="code" href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">bwutil</a>/<a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;mrqq: %d %.4g mrqsmax=%d &quot;</span>, <a class="code" href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">max_mrqs</a>, (<span class="keywordtype">float</span>)<a class="code" href="classdram__t.html#a78c6b5af2da939c91f605355223db592">ave_mrqs</a>/<a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>, <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a>);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;dram_util_bins:&quot;</span>);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0;i&lt;10;i++) fprintf(simFile, <span class="stringliteral">&quot; %d&quot;</span>, <a class="code" href="classdram__t.html#a37b132f685ee61531a0a2725341007d9">dram_util_bins</a>[i]);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;\ndram_eff_bins:&quot;</span>);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i=0;i&lt;10;i++) fprintf(simFile, <span class="stringliteral">&quot; %d&quot;</span>, <a class="code" href="classdram__t.html#a8b725a9bf37a9d9973c5386e2ab258e8">dram_eff_bins</a>[i]);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;   fprintf(simFile, <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;   <a class="code" href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">max_mrqs_temp</a> = 0;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="classdram__t.html#abca0a824f3b569d7714207f79a6191ca">  492</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#abca0a824f3b569d7714207f79a6191ca">dram_t::visualizer_print</a>( gzFile visualizer_file )</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;{</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;   <span class="comment">// dram specific statistics</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramncmd: %u %u\n&quot;</span>,<span class="keywordtype">id</span>, <a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a>);  </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramnop: %u %u\n&quot;</span>,<span class="keywordtype">id</span>,<a class="code" href="classdram__t.html#a4c9eec005e028644c30d5aeef0ad78eb">n_nop_partial</a>);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramnact: %u %u\n&quot;</span>,<span class="keywordtype">id</span>,<a class="code" href="classdram__t.html#a4d2733626a32b05eae69ca49da91791f">n_act_partial</a>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramnpre: %u %u\n&quot;</span>,<span class="keywordtype">id</span>,<a class="code" href="classdram__t.html#afa1a0ee6ba3a83314992dba753a179e4">n_pre_partial</a>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramnreq: %u %u\n&quot;</span>,<span class="keywordtype">id</span>,<a class="code" href="classdram__t.html#aa71aa891be3c4feba96242aa4fbbd5b0">n_req_partial</a>);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramavemrqs: %u %u\n&quot;</span>,<span class="keywordtype">id</span>,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;            <a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a>?(<a class="code" href="classdram__t.html#ab5e75ab051a2ee58c466ae451cccb503">ave_mrqs_partial</a>/<a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a> ):0);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;   <span class="comment">// utilization and efficiency</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;dramutil: %u %u\n&quot;</span>,  </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;            <span class="keywordtype">id</span>,<a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a>?100*<a class="code" href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">bwutil_partial</a>/<a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a>:0);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;   gzprintf(visualizer_file,<span class="stringliteral">&quot;drameff: %u %u\n&quot;</span>, </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;            <span class="keywordtype">id</span>,<a class="code" href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">n_activity_partial</a>?100*<a class="code" href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">bwutil_partial</a>/<a class="code" href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">n_activity_partial</a>:0);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;   <span class="comment">// reset for next interval</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;   <a class="code" href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">bwutil_partial</a> = 0;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;   <a class="code" href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">n_activity_partial</a> = 0;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;   <a class="code" href="classdram__t.html#ab5e75ab051a2ee58c466ae451cccb503">ave_mrqs_partial</a> = 0; </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;   <a class="code" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">n_cmd_partial</a> = 0;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;   <a class="code" href="classdram__t.html#a4c9eec005e028644c30d5aeef0ad78eb">n_nop_partial</a> = 0;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;   <a class="code" href="classdram__t.html#a4d2733626a32b05eae69ca49da91791f">n_act_partial</a> = 0;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;   <a class="code" href="classdram__t.html#afa1a0ee6ba3a83314992dba753a179e4">n_pre_partial</a> = 0;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;   <a class="code" href="classdram__t.html#aa71aa891be3c4feba96242aa4fbbd5b0">n_req_partial</a> = 0;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;   <span class="comment">// dram access type classification</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; <a class="code" href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">m_config</a>-&gt;<a class="code" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">nbk</a>; j++) {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      gzprintf(visualizer_file,<span class="stringliteral">&quot;dramglobal_acc_r: %u %u %u\n&quot;</span>, <span class="keywordtype">id</span>, j, </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;               <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">mem_access_type_stats</a>[GLOBAL_ACC_R][<span class="keywordtype">id</span>][j]);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      gzprintf(visualizer_file,<span class="stringliteral">&quot;dramglobal_acc_w: %u %u %u\n&quot;</span>, <span class="keywordtype">id</span>, j, </div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;               <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">mem_access_type_stats</a>[GLOBAL_ACC_W][<span class="keywordtype">id</span>][j]);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      gzprintf(visualizer_file,<span class="stringliteral">&quot;dramlocal_acc_r: %u %u %u\n&quot;</span>, <span class="keywordtype">id</span>, j, </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;               <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">mem_access_type_stats</a>[LOCAL_ACC_R][<span class="keywordtype">id</span>][j]);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      gzprintf(visualizer_file,<span class="stringliteral">&quot;dramlocal_acc_w: %u %u %u\n&quot;</span>, <span class="keywordtype">id</span>, j, </div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;               <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">mem_access_type_stats</a>[LOCAL_ACC_W][<span class="keywordtype">id</span>][j]);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      gzprintf(visualizer_file,<span class="stringliteral">&quot;dramconst_acc_r: %u %u %u\n&quot;</span>, <span class="keywordtype">id</span>, j, </div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;               <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">mem_access_type_stats</a>[CONST_ACC_R][<span class="keywordtype">id</span>][j]);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      gzprintf(visualizer_file,<span class="stringliteral">&quot;dramtexture_acc_r: %u %u %u\n&quot;</span>, <span class="keywordtype">id</span>, j, </div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;               <a class="code" href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">m_stats</a>-&gt;<a class="code" href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">mem_access_type_stats</a>[TEXTURE_ACC_R][<span class="keywordtype">id</span>][j]);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;   }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;}</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="classdram__t.html#ae913f124c5edefd23f6693362edb0f8f">  537</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classdram__t.html#ae913f124c5edefd23f6693362edb0f8f">dram_t::set_dram_power_stats</a>(  <span class="keywordtype">unsigned</span> &amp;cmd,</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;<a class="code" href="arch__const_8h.html#a239d6875038959e0516bb05d3dd1e8fc">activity</a>,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;nop,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;act,</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;pre,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;rd,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;wr,</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;req)<span class="keyword"> const</span>{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="comment">// Point power performance counters to low-level DRAM counters</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    cmd = <a class="code" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">n_cmd</a>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    activity = <a class="code" href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">n_activity</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    nop = <a class="code" href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">n_nop</a>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    act = <a class="code" href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">n_act</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    pre = <a class="code" href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">n_pre</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    rd = <a class="code" href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">n_rd</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    wr = <a class="code" href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">n_wr</a>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    req = <a class="code" href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">n_req</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;}</div><div class="ttc" id="classfifo__pipeline_html_a88ff57f90f79dc1e7280f8d4d469c949"><div class="ttname"><a href="classfifo__pipeline.html#a88ff57f90f79dc1e7280f8d4d469c949">fifo_pipeline::pop</a></div><div class="ttdeci">T * pop()</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00089">delayqueue.h:89</a></div></div>
<div class="ttc" id="classmem__fetch_html_a72dda11d058e6095cb67f53f92ac5c03"><div class="ttname"><a href="classmem__fetch.html#a72dda11d058e6095cb67f53f92ac5c03">mem_fetch::get_addr</a></div><div class="ttdeci">new_addr_type get_addr() const</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00084">mem_fetch.h:84</a></div></div>
<div class="ttc" id="mem__latency__stat_8h_html"><div class="ttname"><a href="mem__latency__stat_8h.html">mem_latency_stat.h</a></div></div>
<div class="ttc" id="classdram__req__t_html"><div class="ttname"><a href="classdram__req__t.html">dram_req_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00043">dram.h:43</a></div></div>
<div class="ttc" id="classdram__t_html_abca0a824f3b569d7714207f79a6191ca"><div class="ttname"><a href="classdram__t.html#abca0a824f3b569d7714207f79a6191ca">dram_t::visualizer_print</a></div><div class="ttdeci">void visualizer_print(gzFile visualizer_file)</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00492">dram.cc:492</a></div></div>
<div class="ttc" id="classdram__req__t_html_a95536c1f6ae510adf57e20646a78003e"><div class="ttname"><a href="classdram__req__t.html#a95536c1f6ae510adf57e20646a78003e">dram_req_t::dqbytes</a></div><div class="ttdeci">unsigned int dqbytes</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00052">dram.h:52</a></div></div>
<div class="ttc" id="structaddrdec__t_html_ad38416978610da35e9c1e97dadcce0ad"><div class="ttname"><a href="structaddrdec__t.html#ad38416978610da35e9c1e97dadcce0ad">addrdec_t::chip</a></div><div class="ttdeci">unsigned chip</div><div class="ttdef"><b>Definition:</b> <a href="addrdec_8h_source.html#l00041">addrdec.h:41</a></div></div>
<div class="ttc" id="gpu-sim_8h_html_ad4d27d098cea5019101194f61d306ebaa1faffea2ae2e8b66b4ed7e1f077bdce9"><div class="ttname"><a href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaa1faffea2ae2e8b66b4ed7e1f077bdce9">DRAM_FIFO</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00070">gpu-sim.h:70</a></div></div>
<div class="ttc" id="structbank__t_html_a442b5dd9e64b6be4089cda23978cab53"><div class="ttname"><a href="structbank__t.html#a442b5dd9e64b6be4089cda23978cab53">bank_t::n_access</a></div><div class="ttdeci">unsigned int n_access</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00083">dram.h:83</a></div></div>
<div class="ttc" id="classdram__req__t_html_a9aa00113002daf5759951af6265174d6"><div class="ttname"><a href="classdram__req__t.html#a9aa00113002daf5759951af6265174d6">dram_req_t::insertion_time</a></div><div class="ttdeci">unsigned int insertion_time</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00057">dram.h:57</a></div></div>
<div class="ttc" id="classdram__t_html_a6519ad1fe753290b6d00ef63b6a88397"><div class="ttname"><a href="classdram__t.html#a6519ad1fe753290b6d00ef63b6a88397">dram_t::mrqq_Dist</a></div><div class="ttdeci">class Stats * mrqq_Dist</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00182">dram.h:182</a></div></div>
<div class="ttc" id="structmemory__config_html_a1e2790f6b96fbfefc8bbc32617671cf3"><div class="ttname"><a href="structmemory__config.html#a1e2790f6b96fbfefc8bbc32617671cf3">memory_config::BL</a></div><div class="ttdeci">unsigned BL</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00256">gpu-sim.h:256</a></div></div>
<div class="ttc" id="classmem__fetch_html_aeb2ca4bfad7bc380cce7cb656794be9c"><div class="ttname"><a href="classmem__fetch.html#aeb2ca4bfad7bc380cce7cb656794be9c">mem_fetch::get_is_write</a></div><div class="ttdeci">bool get_is_write() const</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00087">mem_fetch.h:87</a></div></div>
<div class="ttc" id="classdram__req__t_html_ac52de71274033b5f255314c64bdbcf4b"><div class="ttname"><a href="classdram__req__t.html#ac52de71274033b5f255314c64bdbcf4b">dram_req_t::data</a></div><div class="ttdeci">class mem_fetch * data</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00058">dram.h:58</a></div></div>
<div class="ttc" id="classdram__t_html_ae9f5808786c93d02d1731bfd5d8dded5"><div class="ttname"><a href="classdram__t.html#ae9f5808786c93d02d1731bfd5d8dded5">dram_t::visualize</a></div><div class="ttdeci">void visualize() const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00459">dram.cc:459</a></div></div>
<div class="ttc" id="structmemory__config_html_a7adb7ff206e0a67d9d5a6c37562c3d0b"><div class="ttname"><a href="structmemory__config.html#a7adb7ff206e0a67d9d5a6c37562c3d0b">memory_config::gpgpu_dram_return_queue_size</a></div><div class="ttdeci">unsigned gpgpu_dram_return_queue_size</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00228">gpu-sim.h:228</a></div></div>
<div class="ttc" id="lex_8yy_8c_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="lex_8yy_8c.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="lex_8yy_8c_source.html#l00692">lex.yy.c:692</a></div></div>
<div class="ttc" id="gpu-misc_8h_html"><div class="ttname"><a href="gpu-misc_8h.html">gpu-misc.h</a></div></div>
<div class="ttc" id="dram_8h_html"><div class="ttname"><a href="dram_8h.html">dram.h</a></div></div>
<div class="ttc" id="structmemory__config_html_a4ec25c0b4d3dad869314e8573224473f"><div class="ttname"><a href="structmemory__config.html#a4ec25c0b4d3dad869314e8573224473f">memory_config::tWTR</a></div><div class="ttdeci">unsigned tWTR</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00258">gpu-sim.h:258</a></div></div>
<div class="ttc" id="classdram__t_html_ab3d768bb6fbcc2e29413c1f056e74ea5"><div class="ttname"><a href="classdram__t.html#ab3d768bb6fbcc2e29413c1f056e74ea5">dram_t::return_queue_top</a></div><div class="ttdeci">class mem_fetch * return_queue_top()</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00429">dram.cc:429</a></div></div>
<div class="ttc" id="classdram__t_html_a4d4dc5cc2088ac90ffbb1b450ad34559"><div class="ttname"><a href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">dram_t::n_pre</a></div><div class="ttdeci">unsigned int n_pre</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00160">dram.h:160</a></div></div>
<div class="ttc" id="classdram__t_html_a61d276d9bc31582b916ee271d6b41bbb"><div class="ttname"><a href="classdram__t.html#a61d276d9bc31582b916ee271d6b41bbb">dram_t::m_stats</a></div><div class="ttdeci">struct memory_stats_t * m_stats</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00181">dram.h:181</a></div></div>
<div class="ttc" id="structmemory__config_html_a00e57442129fe1ac62079a5f94c325a5"><div class="ttname"><a href="structmemory__config.html#a00e57442129fe1ac62079a5f94c325a5">memory_config::busW</a></div><div class="ttdeci">unsigned busW</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00260">gpu-sim.h:260</a></div></div>
<div class="ttc" id="structbank__t_html_a4271d0d2473be94d749771817d03e62e"><div class="ttname"><a href="structbank__t.html#a4271d0d2473be94d749771817d03e62e">bank_t::state</a></div><div class="ttdeci">unsigned char state</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00078">dram.h:78</a></div></div>
<div class="ttc" id="gpu-sim_8cc_html_acef6bbfd6ec09fe29e2641cace785058"><div class="ttname"><a href="gpu-sim_8cc.html#acef6bbfd6ec09fe29e2641cace785058">gpu_tot_sim_cycle</a></div><div class="ttdeci">unsigned long long gpu_tot_sim_cycle</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8cc_source.html#l00083">gpu-sim.cc:83</a></div></div>
<div class="ttc" id="classdram__t_html_a87960e2058638c0fecd71b6bbfcd3abd"><div class="ttname"><a href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">dram_t::RRDc</a></div><div class="ttdeci">unsigned int RRDc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00137">dram.h:137</a></div></div>
<div class="ttc" id="structmemory__config_html_a6398ae70b92a141ceefbdadb3092fa90"><div class="ttname"><a href="structmemory__config.html#a6398ae70b92a141ceefbdadb3092fa90">memory_config::CL</a></div><div class="ttdeci">unsigned CL</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00254">gpu-sim.h:254</a></div></div>
<div class="ttc" id="structmemory__config_html_a2951c4f82cd569d99995963634cb1643"><div class="ttname"><a href="structmemory__config.html#a2951c4f82cd569d99995963634cb1643">memory_config::tRCDWR</a></div><div class="ttdeci">unsigned tRCDWR</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00247">gpu-sim.h:247</a></div></div>
<div class="ttc" id="classdram__t_html_ae913f124c5edefd23f6693362edb0f8f"><div class="ttname"><a href="classdram__t.html#ae913f124c5edefd23f6693362edb0f8f">dram_t::set_dram_power_stats</a></div><div class="ttdeci">void set_dram_power_stats(unsigned &amp;cmd, unsigned &amp;activity, unsigned &amp;nop, unsigned &amp;act, unsigned &amp;pre, unsigned &amp;rd, unsigned &amp;wr, unsigned &amp;req) const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00537">dram.cc:537</a></div></div>
<div class="ttc" id="classdram__t_html_aaba825939737bcb13d520c10efffe564"><div class="ttname"><a href="classdram__t.html#aaba825939737bcb13d520c10efffe564">dram_t::scheduler_fifo</a></div><div class="ttdeci">void scheduler_fifo()</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00189">dram.cc:189</a></div></div>
<div class="ttc" id="classdram__t_html_a15328646656aee71cddd4d2319b1791b"><div class="ttname"><a href="classdram__t.html#a15328646656aee71cddd4d2319b1791b">dram_t::last_n_activity</a></div><div class="ttdeci">unsigned int last_n_activity</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00154">dram.h:154</a></div></div>
<div class="ttc" id="classdram__t_html_a58d3d594a7c483b7228c09576e955450"><div class="ttname"><a href="classdram__t.html#a58d3d594a7c483b7228c09576e955450">dram_t::queue_limit</a></div><div class="ttdeci">unsigned int queue_limit() const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00143">dram.cc:143</a></div></div>
<div class="ttc" id="classdram__t_html_a0b754f0cc29b2921ff9dac08ef57f6bf"><div class="ttname"><a href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">dram_t::n_wr</a></div><div class="ttdeci">unsigned int n_wr</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00162">dram.h:162</a></div></div>
<div class="ttc" id="structmemory__config_html_a48e96cf5ff1f74aa3198d9b635f8e9cd"><div class="ttname"><a href="structmemory__config.html#a48e96cf5ff1f74aa3198d9b635f8e9cd">memory_config::WL</a></div><div class="ttdeci">unsigned WL</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00255">gpu-sim.h:255</a></div></div>
<div class="ttc" id="classdram__t_html_a6378a7199225458f4bab20f32133ee41"><div class="ttname"><a href="classdram__t.html#a6378a7199225458f4bab20f32133ee41">dram_t::push</a></div><div class="ttdeci">void push(class mem_fetch *data)</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00168">dram.cc:168</a></div></div>
<div class="ttc" id="classdram__t_html_a8a60f47de012d1093dbbd57425bf1819"><div class="ttname"><a href="classdram__t.html#a8a60f47de012d1093dbbd57425bf1819">dram_t::full</a></div><div class="ttdeci">bool full() const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00118">dram.cc:118</a></div></div>
<div class="ttc" id="classdram__t_html_ac6bf22f0f97bf719042dea465074e72e"><div class="ttname"><a href="classdram__t.html#ac6bf22f0f97bf719042dea465074e72e">dram_t::last_bwutil</a></div><div class="ttdeci">unsigned int last_bwutil</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00154">dram.h:154</a></div></div>
<div class="ttc" id="classdram__t_html_ae0d873cc168b834f9629947bd20841fd"><div class="ttname"><a href="classdram__t.html#ae0d873cc168b834f9629947bd20841fd">dram_t::cycle</a></div><div class="ttdeci">void cycle()</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00205">dram.cc:205</a></div></div>
<div class="ttc" id="structbank__t_html_ab7278539a6c11579fdb870ff01176576"><div class="ttname"><a href="structbank__t.html#ab7278539a6c11579fdb870ff01176576">bank_t::RCDc</a></div><div class="ttdeci">unsigned int RCDc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00069">dram.h:69</a></div></div>
<div class="ttc" id="structaddrdec__t_html_a981a30d1fe07455b428c1ca0f5ae3d7b"><div class="ttname"><a href="structaddrdec__t.html#a981a30d1fe07455b428c1ca0f5ae3d7b">addrdec_t::bk</a></div><div class="ttdeci">unsigned bk</div><div class="ttdef"><b>Definition:</b> <a href="addrdec_8h_source.html#l00042">addrdec.h:42</a></div></div>
<div class="ttc" id="structbank__t_html_ace226be8fbfe86157a88cd3df817eea2"><div class="ttname"><a href="structbank__t.html#ace226be8fbfe86157a88cd3df817eea2">bank_t::mrq</a></div><div class="ttdeci">dram_req_t * mrq</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00081">dram.h:81</a></div></div>
<div class="ttc" id="structbank__t_html_a8b98f63dbd2d1e2f1136c7dba4583cd0"><div class="ttname"><a href="structbank__t.html#a8b98f63dbd2d1e2f1136c7dba4583cd0">bank_t::curr_row</a></div><div class="ttdeci">unsigned int curr_row</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00079">dram.h:79</a></div></div>
<div class="ttc" id="classdram__t_html_af35797990631e1ea450e8abf4e2a4b63"><div class="ttname"><a href="classdram__t.html#af35797990631e1ea450e8abf4e2a4b63">dram_t::bwutil_partial</a></div><div class="ttdeci">unsigned int bwutil_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00179">dram.h:179</a></div></div>
<div class="ttc" id="classfifo__pipeline_html_a56c3c47193df39f15ebd5ff960d273d0"><div class="ttname"><a href="classfifo__pipeline.html#a56c3c47193df39f15ebd5ff960d273d0">fifo_pipeline::push</a></div><div class="ttdeci">void push(T *data)</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00070">delayqueue.h:70</a></div></div>
<div class="ttc" id="classdram__t_html_a6ddc1b9fe4783019a4ac155a0b4814b3"><div class="ttname"><a href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">dram_t::rwq</a></div><div class="ttdeci">fifo_pipeline&lt; dram_req_t &gt; * rwq</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00146">dram.h:146</a></div></div>
<div class="ttc" id="l2cache_8h_html"><div class="ttname"><a href="l2cache_8h.html">l2cache.h</a></div></div>
<div class="ttc" id="structaddrdec__t_html_a0bec5eaf244bce7ab5b3951cf00c7dc0"><div class="ttname"><a href="structaddrdec__t.html#a0bec5eaf244bce7ab5b3951cf00c7dc0">addrdec_t::row</a></div><div class="ttdeci">unsigned row</div><div class="ttdef"><b>Definition:</b> <a href="addrdec_8h_source.html#l00043">addrdec.h:43</a></div></div>
<div class="ttc" id="classdram__req__t_html_aff4597d02410d514556e0e80d00200a9"><div class="ttname"><a href="classdram__req__t.html#aff4597d02410d514556e0e80d00200a9">dram_req_t::timestamp</a></div><div class="ttdeci">unsigned int timestamp</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00054">dram.h:54</a></div></div>
<div class="ttc" id="structbank__t_html_a97f489753fc362377ccf2f00efcf5582"><div class="ttname"><a href="structbank__t.html#a97f489753fc362377ccf2f00efcf5582">bank_t::RCc</a></div><div class="ttdeci">unsigned int RCc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00073">dram.h:73</a></div></div>
<div class="ttc" id="classdram__t_html_a1e74a7d93bd4c33f2226ad7eae943973"><div class="ttname"><a href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">dram_t::n_nop</a></div><div class="ttdeci">unsigned int n_nop</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00158">dram.h:158</a></div></div>
<div class="ttc" id="structbank__t_html_a0e8b3025e17377feb0e1a81c3a79f003"><div class="ttname"><a href="structbank__t.html#a0e8b3025e17377feb0e1a81c3a79f003">bank_t::bkgrpindex</a></div><div class="ttdeci">unsigned int bkgrpindex</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00087">dram.h:87</a></div></div>
<div class="ttc" id="classdram__t_html_a6377597bcb4f634da09a0e5075b17000"><div class="ttname"><a href="classdram__t.html#a6377597bcb4f634da09a0e5075b17000">dram_t::scheduler_frfcfs</a></div><div class="ttdeci">void scheduler_frfcfs()</div><div class="ttdef"><b>Definition:</b> <a href="dram__sched_8cc_source.html#l00128">dram_sched.cc:128</a></div></div>
<div class="ttc" id="classdram__t_html_ac6eeb6558590765774602553cc50cf6a"><div class="ttname"><a href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">dram_t::returnq</a></div><div class="ttdeci">fifo_pipeline&lt; mem_fetch &gt; * returnq</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00150">dram.h:150</a></div></div>
<div class="ttc" id="classdram__t_html_ac4350f48689ae17a943d2ef6207a8b77"><div class="ttname"><a href="classdram__t.html#ac4350f48689ae17a943d2ef6207a8b77">dram_t::m_config</a></div><div class="ttdeci">const struct memory_config * m_config</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00130">dram.h:130</a></div></div>
<div class="ttc" id="structbankgrp__t_html_ace2501e6e411388dc9e1a046465c3bf7"><div class="ttname"><a href="structbankgrp__t.html#ace2501e6e411388dc9e1a046465c3bf7">bankgrp_t::CCDLc</a></div><div class="ttdeci">unsigned int CCDLc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00063">dram.h:63</a></div></div>
<div class="ttc" id="classdram__t_html_a4c9eec005e028644c30d5aeef0ad78eb"><div class="ttname"><a href="classdram__t.html#a4c9eec005e028644c30d5aeef0ad78eb">dram_t::n_nop_partial</a></div><div class="ttdeci">unsigned int n_nop_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00174">dram.h:174</a></div></div>
<div class="ttc" id="classdram__t_html_ab5e75ab051a2ee58c466ae451cccb503"><div class="ttname"><a href="classdram__t.html#ab5e75ab051a2ee58c466ae451cccb503">dram_t::ave_mrqs_partial</a></div><div class="ttdeci">unsigned int ave_mrqs_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00178">dram.h:178</a></div></div>
<div class="ttc" id="structmemory__config_html_aea4f9503ca5e577eae352f5f9b5f0fe8"><div class="ttname"><a href="structmemory__config.html#aea4f9503ca5e577eae352f5f9b5f0fe8">memory_config::tCCD</a></div><div class="ttdeci">unsigned tCCD</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00244">gpu-sim.h:244</a></div></div>
<div class="ttc" id="structmemory__config_html_ac79cf2200f52166c66c75d5a055a84d7"><div class="ttname"><a href="structmemory__config.html#ac79cf2200f52166c66c75d5a055a84d7">memory_config::gpgpu_frfcfs_dram_sched_queue_size</a></div><div class="ttdeci">unsigned gpgpu_frfcfs_dram_sched_queue_size</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00227">gpu-sim.h:227</a></div></div>
<div class="ttc" id="statwrapper_8cc_html_a115c8e995d9b6b135865e09cd9e2975c"><div class="ttname"><a href="statwrapper_8cc.html#a115c8e995d9b6b135865e09cd9e2975c">StatCreate</a></div><div class="ttdeci">Stats * StatCreate(const char *name, double bin_size, int num_bins)</div><div class="ttdef"><b>Definition:</b> <a href="statwrapper_8cc_source.html#l00005">statwrapper.cc:5</a></div></div>
<div class="ttc" id="structmemory__config_html_aeb015ee8fd0727b64d0d6a9a79dc57b3"><div class="ttname"><a href="structmemory__config.html#aeb015ee8fd0727b64d0d6a9a79dc57b3">memory_config::bk_tag_length</a></div><div class="ttdeci">unsigned bk_tag_length</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00263">gpu-sim.h:263</a></div></div>
<div class="ttc" id="classdram__t_html_ad273dace86285cea84b41936ad0ca76e"><div class="ttname"><a href="classdram__t.html#ad273dace86285cea84b41936ad0ca76e">dram_t::print_stat</a></div><div class="ttdeci">void print_stat(FILE *simFile)</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00477">dram.cc:477</a></div></div>
<div class="ttc" id="classdram__t_html_ab5a63523ee0f4452547e052ff05d1145"><div class="ttname"><a href="classdram__t.html#ab5a63523ee0f4452547e052ff05d1145">dram_t::mrqq</a></div><div class="ttdeci">fifo_pipeline&lt; dram_req_t &gt; * mrqq</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00147">dram.h:147</a></div></div>
<div class="ttc" id="classdram__t_html_a7b177711f409f7dcb30793599e7a944b"><div class="ttname"><a href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">dram_t::CCDc</a></div><div class="ttdeci">unsigned int CCDc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00138">dram.h:138</a></div></div>
<div class="ttc" id="classdram__req__t_html_ac61bf9dd0f1b6e52b8d9b285c46a6270"><div class="ttname"><a href="classdram__req__t.html#ac61bf9dd0f1b6e52b8d9b285c46a6270">dram_req_t::dram_req_t</a></div><div class="ttdeci">dram_req_t(class mem_fetch *data)</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00149">dram.cc:149</a></div></div>
<div class="ttc" id="structbank__t_html_a351751b5a91835d2a3abad6bbeca5961"><div class="ttname"><a href="structbank__t.html#a351751b5a91835d2a3abad6bbeca5961">bank_t::n_idle</a></div><div class="ttdeci">unsigned int n_idle</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00085">dram.h:85</a></div></div>
<div class="ttc" id="gpu-sim_8h_html_ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a"><div class="ttname"><a href="gpu-sim_8h.html#ad4d27d098cea5019101194f61d306ebaaa71a147cbd849f25be0765d23d7b020a">DRAM_FRFCFS</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00071">gpu-sim.h:71</a></div></div>
<div class="ttc" id="classdram__t_html_ae6962c3874d36f252d7dab64973bc774"><div class="ttname"><a href="classdram__t.html#ae6962c3874d36f252d7dab64973bc774">dram_t::max_mrqs</a></div><div class="ttdeci">unsigned int max_mrqs</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00167">dram.h:167</a></div></div>
<div class="ttc" id="classfrfcfs__scheduler_html_abc8a30a389d6262bce4ef06981bc1f81"><div class="ttname"><a href="classfrfcfs__scheduler.html#abc8a30a389d6262bce4ef06981bc1f81">frfcfs_scheduler::print</a></div><div class="ttdeci">void print(FILE *fp)</div><div class="ttdef"><b>Definition:</b> <a href="dram__sched_8cc_source.html#l00121">dram_sched.cc:121</a></div></div>
<div class="ttc" id="classdram__t_html_afa1a0ee6ba3a83314992dba753a179e4"><div class="ttname"><a href="classdram__t.html#afa1a0ee6ba3a83314992dba753a179e4">dram_t::n_pre_partial</a></div><div class="ttdeci">unsigned int n_pre_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00176">dram.h:176</a></div></div>
<div class="ttc" id="structbank__t_html"><div class="ttname"><a href="structbank__t.html">bank_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00067">dram.h:67</a></div></div>
<div class="ttc" id="classfifo__pipeline_html_a778ca3cd2d1fd30249c2633439393866"><div class="ttname"><a href="classfifo__pipeline.html#a778ca3cd2d1fd30249c2633439393866">fifo_pipeline::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00164">delayqueue.h:164</a></div></div>
<div class="ttc" id="structmemory__config_html_ab8f634ab7d4868cde02dcbd27272ea6a"><div class="ttname"><a href="structmemory__config.html#ab8f634ab7d4868cde02dcbd27272ea6a">memory_config::tRCD</a></div><div class="ttdeci">unsigned tRCD</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00246">gpu-sim.h:246</a></div></div>
<div class="ttc" id="classmem__fetch_html"><div class="ttname"><a href="classmem__fetch.html">mem_fetch</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00050">mem_fetch.h:50</a></div></div>
<div class="ttc" id="structmemory__config_html_a31e052a3ea47bb53223417afd69e070a"><div class="ttname"><a href="structmemory__config.html#a31e052a3ea47bb53223417afd69e070a">memory_config::tRC</a></div><div class="ttdeci">unsigned tRC</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00250">gpu-sim.h:250</a></div></div>
<div class="ttc" id="structmemory__config_html_a8967282309ea18da15a98e32c78688ed"><div class="ttname"><a href="structmemory__config.html#a8967282309ea18da15a98e32c78688ed">memory_config::data_command_freq_ratio</a></div><div class="ttdeci">unsigned data_command_freq_ratio</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00267">gpu-sim.h:267</a></div></div>
<div class="ttc" id="classmemory__stats__t_html_afd991dc39b3376b47100bca893ec8747"><div class="ttname"><a href="classmemory__stats__t.html#afd991dc39b3376b47100bca893ec8747">memory_stats_t::memlatstat_dram_access</a></div><div class="ttdeci">void memlatstat_dram_access(class mem_fetch *mf)</div><div class="ttdef"><b>Definition:</b> <a href="mem__latency__stat_8cc_source.html#l00167">mem_latency_stat.cc:167</a></div></div>
<div class="ttc" id="dram__sched_8h_html"><div class="ttname"><a href="dram__sched_8h.html">dram_sched.h</a></div></div>
<div class="ttc" id="classdram__t_html_a78c6b5af2da939c91f605355223db592"><div class="ttname"><a href="classdram__t.html#a78c6b5af2da939c91f605355223db592">dram_t::ave_mrqs</a></div><div class="ttdeci">unsigned int ave_mrqs</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00168">dram.h:168</a></div></div>
<div class="ttc" id="classmemory__stats__t_html_a1fde485bbebfa67dbf134e687291834a"><div class="ttname"><a href="classmemory__stats__t.html#a1fde485bbebfa67dbf134e687291834a">memory_stats_t::mem_access_type_stats</a></div><div class="ttdeci">unsigned *** mem_access_type_stats</div><div class="ttdef"><b>Definition:</b> <a href="mem__latency__stat_8h_source.html#l00081">mem_latency_stat.h:81</a></div></div>
<div class="ttc" id="classmem__fetch_html_acbda50764b3c8d6f79ffa279021253da"><div class="ttname"><a href="classmem__fetch.html#acbda50764b3c8d6f79ffa279021253da">mem_fetch::set_status</a></div><div class="ttdeci">void set_status(enum mem_fetch_status status, unsigned long long cycle)</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8cc_source.html#l00095">mem_fetch.cc:95</a></div></div>
<div class="ttc" id="classdram__req__t_html_a18e712f85faeeb5cb20d3ea96e7f5d09"><div class="ttname"><a href="classdram__req__t.html#a18e712f85faeeb5cb20d3ea96e7f5d09">dram_req_t::bk</a></div><div class="ttdeci">unsigned int bk</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00049">dram.h:49</a></div></div>
<div class="ttc" id="structmemory__config_html_ab723b2fd856475f0e5ce4d79432c6542"><div class="ttname"><a href="structmemory__config.html#ab723b2fd856475f0e5ce4d79432c6542">memory_config::tRRD</a></div><div class="ttdeci">unsigned tRRD</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00245">gpu-sim.h:245</a></div></div>
<div class="ttc" id="structmemory__config_html_a09eed581d308d1b934c8f92a914297b5"><div class="ttname"><a href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">memory_config::nbkgrp</a></div><div class="ttdeci">unsigned nbkgrp</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00262">gpu-sim.h:262</a></div></div>
<div class="ttc" id="classdram__req__t_html_ab9e55ac03c519c639f49a19bf7f000de"><div class="ttname"><a href="classdram__req__t.html#ab9e55ac03c519c639f49a19bf7f000de">dram_req_t::rw</a></div><div class="ttdeci">unsigned char rw</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00055">dram.h:55</a></div></div>
<div class="ttc" id="structmemory__config_html_a6430136d0fd9fda5e5d29041d50601fc"><div class="ttname"><a href="structmemory__config.html#a6430136d0fd9fda5e5d29041d50601fc">memory_config::tRTPL</a></div><div class="ttdeci">unsigned tRTPL</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00242">gpu-sim.h:242</a></div></div>
<div class="ttc" id="classdram__t_html_a129e90fd7a1141cbad2c6f25139610b8"><div class="ttname"><a href="classdram__t.html#a129e90fd7a1141cbad2c6f25139610b8">dram_t::m_frfcfs_scheduler</a></div><div class="ttdeci">class frfcfs_scheduler * m_frfcfs_scheduler</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00170">dram.h:170</a></div></div>
<div class="ttc" id="classmem__fetch_html_a5c0a6de6dafab89a3f4ab7349f1c9e8c"><div class="ttname"><a href="classmem__fetch.html#a5c0a6de6dafab89a3f4ab7349f1c9e8c">mem_fetch::set_reply</a></div><div class="ttdeci">void set_reply()</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00062">mem_fetch.h:62</a></div></div>
<div class="ttc" id="classfifo__pipeline_html"><div class="ttname"><a href="classfifo__pipeline.html">fifo_pipeline&lt; mem_fetch &gt;</a></div></div>
<div class="ttc" id="classdram__t_html_a34a02953da3e45bb86afee0a5efb0484"><div class="ttname"><a href="classdram__t.html#a34a02953da3e45bb86afee0a5efb0484">dram_t::WTRc</a></div><div class="ttdeci">unsigned int WTRc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00140">dram.h:140</a></div></div>
<div class="ttc" id="classdram__t_html_abf19a1f7be3d99008258f90c530daf73"><div class="ttname"><a href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">dram_t::n_activity</a></div><div class="ttdeci">unsigned int n_activity</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00157">dram.h:157</a></div></div>
<div class="ttc" id="classmem__fetch_html_a93c9e652aaf0c5713a117216c6e67d10"><div class="ttname"><a href="classmem__fetch.html#a93c9e652aaf0c5713a117216c6e67d10">mem_fetch::get_data_size</a></div><div class="ttdeci">unsigned get_data_size() const</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00078">mem_fetch.h:78</a></div></div>
<div class="ttc" id="classdram__t_html_af7599fc4cc513e4a7a376afccb5800f2"><div class="ttname"><a href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">dram_t::n_rd</a></div><div class="ttdeci">unsigned int n_rd</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00161">dram.h:161</a></div></div>
<div class="ttc" id="structaddrdec__t_html"><div class="ttname"><a href="structaddrdec__t.html">addrdec_t</a></div><div class="ttdef"><b>Definition:</b> <a href="addrdec_8h_source.html#l00038">addrdec.h:38</a></div></div>
<div class="ttc" id="classdram__t_html_a829507a31216245e6243eaa322cc3819"><div class="ttname"><a href="classdram__t.html#a829507a31216245e6243eaa322cc3819">dram_t::bk</a></div><div class="ttdeci">bank_t ** bk</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00134">dram.h:134</a></div></div>
<div class="ttc" id="classdram__t_html_a1c405d567c45fcbebbabff64b803af18"><div class="ttname"><a href="classdram__t.html#a1c405d567c45fcbebbabff64b803af18">dram_t::bwutil</a></div><div class="ttdeci">unsigned int bwutil</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00166">dram.h:166</a></div></div>
<div class="ttc" id="classdram__t_html_a37b132f685ee61531a0a2725341007d9"><div class="ttname"><a href="classdram__t.html#a37b132f685ee61531a0a2725341007d9">dram_t::dram_util_bins</a></div><div class="ttdeci">unsigned int dram_util_bins[10]</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00152">dram.h:152</a></div></div>
<div class="ttc" id="classdram__t_html_a710d791f9abdd245523fa7940c28ea7b"><div class="ttname"><a href="classdram__t.html#a710d791f9abdd245523fa7940c28ea7b">dram_t::last_n_cmd</a></div><div class="ttdeci">unsigned int last_n_cmd</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00154">dram.h:154</a></div></div>
<div class="ttc" id="classdram__t_html_aa71aa891be3c4feba96242aa4fbbd5b0"><div class="ttname"><a href="classdram__t.html#aa71aa891be3c4feba96242aa4fbbd5b0">dram_t::n_req_partial</a></div><div class="ttdeci">unsigned int n_req_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00177">dram.h:177</a></div></div>
<div class="ttc" id="classfifo__pipeline_html_a29dc1d590f284487a6c41c73a4bba15c"><div class="ttname"><a href="classfifo__pipeline.html#a29dc1d590f284487a6c41c73a4bba15c">fifo_pipeline::set_min_length</a></div><div class="ttdeci">void set_min_length(unsigned int new_min_len)</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00127">delayqueue.h:127</a></div></div>
<div class="ttc" id="structmemory__config_html_a9f698c65b9c0a434b49b37288d78bba8"><div class="ttname"><a href="structmemory__config.html#a9f698c65b9c0a434b49b37288d78bba8">memory_config::tCCDL</a></div><div class="ttdeci">unsigned tCCDL</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00241">gpu-sim.h:241</a></div></div>
<div class="ttc" id="classmem__fetch_html_ac7cfd5690be3921b74fbcc223189d7ce"><div class="ttname"><a href="classmem__fetch.html#ac7cfd5690be3921b74fbcc223189d7ce">mem_fetch::get_tlx_addr</a></div><div class="ttdeci">const addrdec_t &amp; get_tlx_addr() const</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00077">mem_fetch.h:77</a></div></div>
<div class="ttc" id="classdram__t_html_a53febc1cad0d446b079a2ff94f021a5a"><div class="ttname"><a href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">dram_t::n_act</a></div><div class="ttdeci">unsigned int n_act</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00159">dram.h:159</a></div></div>
<div class="ttc" id="structbankgrp__t_html"><div class="ttname"><a href="structbankgrp__t.html">bankgrp_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00061">dram.h:61</a></div></div>
<div class="ttc" id="classfifo__pipeline_html_a79fa4226ee7bc622caf9c9a510269721"><div class="ttname"><a href="classfifo__pipeline.html#a79fa4226ee7bc622caf9c9a510269721">fifo_pipeline::full</a></div><div class="ttdeci">bool full() const</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00163">delayqueue.h:163</a></div></div>
<div class="ttc" id="classdram__t_html_ac4e47413a59ebe72ecd6dfba7715ff63"><div class="ttname"><a href="classdram__t.html#ac4e47413a59ebe72ecd6dfba7715ff63">dram_t::print</a></div><div class="ttdeci">void print(FILE *simFile) const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00434">dram.cc:434</a></div></div>
<div class="ttc" id="structbank__t_html_a1323cd0652cce6dac9e4e70f7a2bd5b5"><div class="ttname"><a href="structbank__t.html#a1323cd0652cce6dac9e4e70f7a2bd5b5">bank_t::RPc</a></div><div class="ttdeci">unsigned int RPc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00072">dram.h:72</a></div></div>
<div class="ttc" id="structbank__t_html_a1b8855659811c6ca1d9de0986bf30827"><div class="ttname"><a href="structbank__t.html#a1b8855659811c6ca1d9de0986bf30827">bank_t::RASc</a></div><div class="ttdeci">unsigned int RASc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00071">dram.h:71</a></div></div>
<div class="ttc" id="classdram__t_html_adef44f6ee22aef220ff8b563a3fc3422"><div class="ttname"><a href="classdram__t.html#adef44f6ee22aef220ff8b563a3fc3422">dram_t::bkgrp</a></div><div class="ttdeci">bankgrp_t ** bkgrp</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00132">dram.h:132</a></div></div>
<div class="ttc" id="classdram__t_html_a936cd29e518a0e1a704e85c06df20168"><div class="ttname"><a href="classdram__t.html#a936cd29e518a0e1a704e85c06df20168">dram_t::max_mrqs_temp</a></div><div class="ttdeci">unsigned int max_mrqs_temp</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00164">dram.h:164</a></div></div>
<div class="ttc" id="structmemory__config_html_a421670cf616901c81fb4635b08f95906"><div class="ttname"><a href="structmemory__config.html#a421670cf616901c81fb4635b08f95906">memory_config::scheduler_type</a></div><div class="ttdeci">enum dram_ctrl_t scheduler_type</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00229">gpu-sim.h:229</a></div></div>
<div class="ttc" id="structmemory__config_html_a6d65848a93f7695b2ca40854e10e5f37"><div class="ttname"><a href="structmemory__config.html#a6d65848a93f7695b2ca40854e10e5f37">memory_config::tRAS</a></div><div class="ttdeci">unsigned tRAS</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00248">gpu-sim.h:248</a></div></div>
<div class="ttc" id="classdram__t_html_a1d0599bea2f64bb733171210b1c28c6f"><div class="ttname"><a href="classdram__t.html#a1d0599bea2f64bb733171210b1c28c6f">dram_t::dram_t</a></div><div class="ttdeci">dram_t(unsigned int parition_id, const struct memory_config *config, class memory_stats_t *stats, class memory_partition_unit *mp)</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00044">dram.cc:44</a></div></div>
<div class="ttc" id="structmemory__config_html"><div class="ttname"><a href="structmemory__config.html">memory_config</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00147">gpu-sim.h:147</a></div></div>
<div class="ttc" id="structbankgrp__t_html_a31c3f61330fdb61b46899a63e474960d"><div class="ttname"><a href="structbankgrp__t.html#a31c3f61330fdb61b46899a63e474960d">bankgrp_t::RTPLc</a></div><div class="ttdeci">unsigned int RTPLc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00064">dram.h:64</a></div></div>
<div class="ttc" id="classfifo__pipeline_html_afa61a30c5594c5ce44508b287fc25e00"><div class="ttname"><a href="classfifo__pipeline.html#afa61a30c5594c5ce44508b287fc25e00">fifo_pipeline::get_length</a></div><div class="ttdeci">unsigned get_length() const</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00166">delayqueue.h:166</a></div></div>
<div class="ttc" id="classdram__t_html_aac2886407cdd226b50e04a09273802c5"><div class="ttname"><a href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">dram_t::n_req</a></div><div class="ttdeci">unsigned int n_req</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00163">dram.h:163</a></div></div>
<div class="ttc" id="classdram__req__t_html_ade161f34c32816ff4ae162ce9d588e03"><div class="ttname"><a href="classdram__req__t.html#ade161f34c32816ff4ae162ce9d588e03">dram_req_t::txbytes</a></div><div class="ttdeci">unsigned int txbytes</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00051">dram.h:51</a></div></div>
<div class="ttc" id="classdram__t_html_a59994dd82c5dcb5ca07d8b2e2b55d0c6"><div class="ttname"><a href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">dram_t::rw</a></div><div class="ttdeci">unsigned char rw</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00142">dram.h:142</a></div></div>
<div class="ttc" id="classmemory__stats__t_html"><div class="ttname"><a href="classmemory__stats__t.html">memory_stats_t</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__latency__stat_8h_source.html#l00035">mem_latency_stat.h:35</a></div></div>
<div class="ttc" id="arch__const_8h_html_a239d6875038959e0516bb05d3dd1e8fc"><div class="ttname"><a href="arch__const_8h.html#a239d6875038959e0516bb05d3dd1e8fc">activity</a></div><div class="ttdeci">const int activity</div><div class="ttdef"><b>Definition:</b> <a href="arch__const_8h_source.html#l00199">arch_const.h:199</a></div></div>
<div class="ttc" id="classdram__t_html_a3e278766b76f641a2b82562e874dde76"><div class="ttname"><a href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">dram_t::n_cmd</a></div><div class="ttdeci">unsigned int n_cmd</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00156">dram.h:156</a></div></div>
<div class="ttc" id="classdram__req__t_html_a5b54e449d8ae3235a11847c84f2e250c"><div class="ttname"><a href="classdram__req__t.html#a5b54e449d8ae3235a11847c84f2e250c">dram_req_t::addr</a></div><div class="ttdeci">unsigned long long int addr</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00056">dram.h:56</a></div></div>
<div class="ttc" id="structbank__t_html_a4e91eba8aff24c6767c4eb243dfd5a12"><div class="ttname"><a href="structbank__t.html#a4e91eba8aff24c6767c4eb243dfd5a12">bank_t::RCDWRc</a></div><div class="ttdeci">unsigned int RCDWRc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00070">dram.h:70</a></div></div>
<div class="ttc" id="classdram__t_html_a8f7a7c13800554ff7b922dc322ee8fac"><div class="ttname"><a href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">dram_t::n_cmd_partial</a></div><div class="ttdeci">unsigned int n_cmd_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00172">dram.h:172</a></div></div>
<div class="ttc" id="classmemory__partition__unit_html"><div class="ttname"><a href="classmemory__partition__unit.html">memory_partition_unit</a></div><div class="ttdef"><b>Definition:</b> <a href="l2cache_8h_source.html#l00058">l2cache.h:58</a></div></div>
<div class="ttc" id="classdram__t_html_a00f7f7e83a6295d2fd05c528c8134d9f"><div class="ttname"><a href="classdram__t.html#a00f7f7e83a6295d2fd05c528c8134d9f">dram_t::frfcfs_scheduler</a></div><div class="ttdeci">friend class frfcfs_scheduler</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00184">dram.h:184</a></div></div>
<div class="ttc" id="structmemory__config_html_a88f558a74355bcbfd393b4419796f751"><div class="ttname"><a href="structmemory__config.html#a88f558a74355bcbfd393b4419796f751">memory_config::tRTW</a></div><div class="ttdeci">unsigned tRTW</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00257">gpu-sim.h:257</a></div></div>
<div class="ttc" id="classfrfcfs__scheduler_html_a5ba84b9d3c5261f6006c0e8c092499ce"><div class="ttname"><a href="classfrfcfs__scheduler.html#a5ba84b9d3c5261f6006c0e8c092499ce">frfcfs_scheduler::num_pending</a></div><div class="ttdeci">unsigned num_pending() const</div><div class="ttdef"><b>Definition:</b> <a href="dram__sched_8h_source.html#l00045">dram_sched.h:45</a></div></div>
<div class="ttc" id="classdram__t_html_a9747fffbdae1c6f76fdea438c79ee50b"><div class="ttname"><a href="classdram__t.html#a9747fffbdae1c6f76fdea438c79ee50b">dram_t::return_queue_pop</a></div><div class="ttdeci">class mem_fetch * return_queue_pop()</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00424">dram.cc:424</a></div></div>
<div class="ttc" id="classdram__req__t_html_af57caaddc5017853b4ba475117b5af50"><div class="ttname"><a href="classdram__req__t.html#af57caaddc5017853b4ba475117b5af50">dram_req_t::col</a></div><div class="ttdeci">unsigned int col</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00048">dram.h:48</a></div></div>
<div class="ttc" id="classmem__fetch_html_af1a282424f7ea2a32c843bef27366d2e"><div class="ttname"><a href="classmem__fetch.html#af1a282424f7ea2a32c843bef27366d2e">mem_fetch::get_access_type</a></div><div class="ttdeci">enum mem_access_type get_access_type() const</div><div class="ttdef"><b>Definition:</b> <a href="mem__fetch_8h_source.html#l00103">mem_fetch.h:103</a></div></div>
<div class="ttc" id="structaddrdec__t_html_ad93fc9f1694ae22afe3a24903f38e02c"><div class="ttname"><a href="structaddrdec__t.html#ad93fc9f1694ae22afe3a24903f38e02c">addrdec_t::col</a></div><div class="ttdeci">unsigned col</div><div class="ttdef"><b>Definition:</b> <a href="addrdec_8h_source.html#l00044">addrdec.h:44</a></div></div>
<div class="ttc" id="classdram__t_html_a60c19905c01f3ba73853b10033b61fd8"><div class="ttname"><a href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">dram_t::RTWc</a></div><div class="ttdeci">unsigned int RTWc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00139">dram.h:139</a></div></div>
<div class="ttc" id="structmemory__config_html_ad6a254e02d2b192e27946b6c518ad947"><div class="ttname"><a href="structmemory__config.html#ad6a254e02d2b192e27946b6c518ad947">memory_config::tWTP</a></div><div class="ttdeci">unsigned tWTP</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00259">gpu-sim.h:259</a></div></div>
<div class="ttc" id="classdram__req__t_html_aa37cd939f5031135ba03a6a9bcd7d5de"><div class="ttname"><a href="classdram__req__t.html#aa37cd939f5031135ba03a6a9bcd7d5de">dram_req_t::row</a></div><div class="ttdeci">unsigned int row</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00047">dram.h:47</a></div></div>
<div class="ttc" id="structbank__t_html_a6db129e32523cd23c70689b92c599987"><div class="ttname"><a href="structbank__t.html#a6db129e32523cd23c70689b92c599987">bank_t::RTPc</a></div><div class="ttdeci">unsigned int RTPc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00075">dram.h:75</a></div></div>
<div class="ttc" id="classdram__t_html_a8b725a9bf37a9d9973c5386e2ab258e8"><div class="ttname"><a href="classdram__t.html#a8b725a9bf37a9d9973c5386e2ab258e8">dram_t::dram_eff_bins</a></div><div class="ttdeci">unsigned int dram_eff_bins[10]</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00153">dram.h:153</a></div></div>
<div class="ttc" id="mem__fetch_8h_html"><div class="ttname"><a href="mem__fetch_8h.html">mem_fetch.h</a></div></div>
<div class="ttc" id="classdram__t_html_aeb3e2780e5b4c56d07173036acc35c9d"><div class="ttname"><a href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">dram_t::n_activity_partial</a></div><div class="ttdeci">unsigned int n_activity_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00173">dram.h:173</a></div></div>
<div class="ttc" id="classdram__req__t_html_a27176065b6590b5847838c0745734abc"><div class="ttname"><a href="classdram__req__t.html#a27176065b6590b5847838c0745734abc">dram_req_t::nbytes</a></div><div class="ttdeci">unsigned int nbytes</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00050">dram.h:50</a></div></div>
<div class="ttc" id="structmemory__config_html_af343882efa10cbb359bfbc759a745770"><div class="ttname"><a href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">memory_config::nbk</a></div><div class="ttdeci">unsigned nbk</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00265">gpu-sim.h:265</a></div></div>
<div class="ttc" id="gpu-sim_8cc_html_a659fec271553d05e676c52314c8fcfe1"><div class="ttname"><a href="gpu-sim_8cc.html#a659fec271553d05e676c52314c8fcfe1">gpu_sim_cycle</a></div><div class="ttdeci">unsigned long long gpu_sim_cycle</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8cc_source.html#l00082">gpu-sim.cc:82</a></div></div>
<div class="ttc" id="classdram__t_html_a4be2027f5499ee182708dd9c0336890e"><div class="ttname"><a href="classdram__t.html#a4be2027f5499ee182708dd9c0336890e">dram_t::m_memory_partition_unit</a></div><div class="ttdeci">class memory_partition_unit * m_memory_partition_unit</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00113">dram.h:113</a></div></div>
<div class="ttc" id="classdram__t_html_ac02b2a892b999da2bb1d543f7732741d"><div class="ttname"><a href="classdram__t.html#ac02b2a892b999da2bb1d543f7732741d">dram_t::returnq_full</a></div><div class="ttdeci">bool returnq_full() const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00138">dram.cc:138</a></div></div>
<div class="ttc" id="classfifo__pipeline_html_acad0fae60f86692f4f0ea2c34faf9c9a"><div class="ttname"><a href="classfifo__pipeline.html#acad0fae60f86692f4f0ea2c34faf9c9a">fifo_pipeline::top</a></div><div class="ttdeci">T * top() const</div><div class="ttdef"><b>Definition:</b> <a href="delayqueue_8h_source.html#l00118">delayqueue.h:118</a></div></div>
<div class="ttc" id="classdram__t_html_aebe0ae69b84b5ee1665ae11117348b2a"><div class="ttname"><a href="classdram__t.html#aebe0ae69b84b5ee1665ae11117348b2a">dram_t::prio</a></div><div class="ttdeci">unsigned int prio</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00135">dram.h:135</a></div></div>
<div class="ttc" id="structbank__t_html_a467d22f525616575ceb13ef01e63d8a0"><div class="ttname"><a href="structbank__t.html#a467d22f525616575ceb13ef01e63d8a0">bank_t::WTPc</a></div><div class="ttdeci">unsigned int WTPc</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00074">dram.h:74</a></div></div>
<div class="ttc" id="gpu-sim_8h_html"><div class="ttname"><a href="gpu-sim_8h.html">gpu-sim.h</a></div></div>
<div class="ttc" id="classdram__t_html_a4d2733626a32b05eae69ca49da91791f"><div class="ttname"><a href="classdram__t.html#a4d2733626a32b05eae69ca49da91791f">dram_t::n_act_partial</a></div><div class="ttdeci">unsigned int n_act_partial</div><div class="ttdef"><b>Definition:</b> <a href="dram_8h_source.html#l00175">dram.h:175</a></div></div>
<div class="ttc" id="classmemory__partition__unit_html_a87922db6dc73514505231f8bae25abd0"><div class="ttname"><a href="classmemory__partition__unit.html#a87922db6dc73514505231f8bae25abd0">memory_partition_unit::set_done</a></div><div class="ttdeci">void set_done(mem_fetch *mf)</div><div class="ttdef"><b>Definition:</b> <a href="l2cache_8cc_source.html#l00252">l2cache.cc:252</a></div></div>
<div class="ttc" id="classdram__t_html_a125d478f6cb2a3068da8fb7d0009f775"><div class="ttname"><a href="classdram__t.html#a125d478f6cb2a3068da8fb7d0009f775">dram_t::que_length</a></div><div class="ttdeci">unsigned que_length() const</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00127">dram.cc:127</a></div></div>
<div class="ttc" id="dram_8cc_html_aa09b914b1091a1f3003a3be55ae3d15a"><div class="ttname"><a href="dram_8cc.html#aa09b914b1091a1f3003a3be55ae3d15a">PRINT_CYCLE</a></div><div class="ttdeci">int PRINT_CYCLE</div><div class="ttdef"><b>Definition:</b> <a href="dram_8cc_source.html#l00038">dram.cc:38</a></div></div>
<div class="ttc" id="structmemory__config_html_a5e1836a07b0b645f4cb192e3b20e7c02"><div class="ttname"><a href="structmemory__config.html#a5e1836a07b0b645f4cb192e3b20e7c02">memory_config::tRP</a></div><div class="ttdeci">unsigned tRP</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00249">gpu-sim.h:249</a></div></div>
<div class="ttc" id="structmemory__config_html_a78b3b9fbac23ea6b1405b68f1ca8046c"><div class="ttname"><a href="structmemory__config.html#a78b3b9fbac23ea6b1405b68f1ca8046c">memory_config::dram_atom_size</a></div><div class="ttdeci">unsigned dram_atom_size</div><div class="ttdef"><b>Definition:</b> <a href="gpu-sim_8h_source.html#l00268">gpu-sim.h:268</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
