// Seed: 3719860019
`default_nettype wire
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5
);
  tri id_6;
  assign id_6[1] = 1;
endmodule
