|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED
O_IR_LOAD <= T0.DB_MAX_OUTPUT_PORT_TYPE
MASTER_CLOCK => register11bit:INSTRUCTION_REGISTER.clock
MASTER_CLOCK => FLAG:inst73.clock
MASTER_CLOCK => register4bit:REGISTER_0.clock
MASTER_CLOCK => register4bit:ADDRESS_REGISTER.clock
MASTER_CLOCK => register4bit:REGISTER_1.clock
MASTER_CLOCK => register4bit:REGISTER_2.clock
MASTER_CLOCK => register4bit:INPUT_REGISTER.clock
MASTER_CLOCK => register4bit:STACK_POINTER.clock
MASTER_CLOCK => FLAG:inst31.clock
MASTER_CLOCK => FLAG:inst34.clock
MASTER_CLOCK => register5bit:PROGRAM_COUNTER.clock
MASTER_CLOCK => SC:inst5.clock
MASTER_CLOCK => register4bit:OUTPUT_REGISTER.clock
MEMORY_CLOCK => instruction_memory:INS_MEM.clock
MEMORY_CLOCK => data_memory:DATA_MEM.clock
MEMORY_CLOCK => stack_memory:STACK_MEM.clock
INP_LOAD => register4bit:INPUT_REGISTER.sload
INP_DATA[0] => register4bit:INPUT_REGISTER.data[0]
INP_DATA[1] => register4bit:INPUT_REGISTER.data[1]
INP_DATA[2] => register4bit:INPUT_REGISTER.data[2]
INP_DATA[3] => register4bit:INPUT_REGISTER.data[3]
O_PC_COUNT <= T1.DB_MAX_OUTPUT_PORT_TYPE
O_PC_LOAD <= inst63.DB_MAX_OUTPUT_PORT_TYPE
O_AR_LOAD <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O_SP_COUNT <= inst46.DB_MAX_OUTPUT_PORT_TYPE
O_DATA_MEM_WREN <= inst69.DB_MAX_OUTPUT_PORT_TYPE
O_STACK_MEM_WREN <= inst55.DB_MAX_OUTPUT_PORT_TYPE
O_R0_LOAD <= inst7.DB_MAX_OUTPUT_PORT_TYPE
O_R1_LOAD <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O_R2_LOAD <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O_Q <= inst72.DB_MAX_OUTPUT_PORT_TYPE
O_SC_CLEAR <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O_S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O_F <= F.DB_MAX_OUTPUT_PORT_TYPE
O_E <= inst47.DB_MAX_OUTPUT_PORT_TYPE
O_OUT_LOAD <= inst76.DB_MAX_OUTPUT_PORT_TYPE
O_V <= V.DB_MAX_OUTPUT_PORT_TYPE
O_AR[0] <= AR[0].DB_MAX_OUTPUT_PORT_TYPE
O_AR[1] <= AR[1].DB_MAX_OUTPUT_PORT_TYPE
O_AR[2] <= AR[2].DB_MAX_OUTPUT_PORT_TYPE
O_AR[3] <= AR[3].DB_MAX_OUTPUT_PORT_TYPE
O_D[0] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
O_D[1] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
O_D[2] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
O_D[3] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
O_INP[0] <= INP[0].DB_MAX_OUTPUT_PORT_TYPE
O_INP[1] <= INP[1].DB_MAX_OUTPUT_PORT_TYPE
O_INP[2] <= INP[2].DB_MAX_OUTPUT_PORT_TYPE
O_INP[3] <= INP[3].DB_MAX_OUTPUT_PORT_TYPE
O_IR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
O_IR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
O_IR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
O_IR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
O_IR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
O_IR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
O_IR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
O_IR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
O_IR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
O_IR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
O_IR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
O_OUT[0] <= OUT[0].DB_MAX_OUTPUT_PORT_TYPE
O_OUT[1] <= OUT[1].DB_MAX_OUTPUT_PORT_TYPE
O_OUT[2] <= OUT[2].DB_MAX_OUTPUT_PORT_TYPE
O_OUT[3] <= OUT[3].DB_MAX_OUTPUT_PORT_TYPE
O_PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
O_R0[0] <= R0[0].DB_MAX_OUTPUT_PORT_TYPE
O_R0[1] <= R0[1].DB_MAX_OUTPUT_PORT_TYPE
O_R0[2] <= R0[2].DB_MAX_OUTPUT_PORT_TYPE
O_R0[3] <= R0[3].DB_MAX_OUTPUT_PORT_TYPE
O_R1[0] <= R1[0].DB_MAX_OUTPUT_PORT_TYPE
O_R1[1] <= R1[1].DB_MAX_OUTPUT_PORT_TYPE
O_R1[2] <= R1[2].DB_MAX_OUTPUT_PORT_TYPE
O_R1[3] <= R1[3].DB_MAX_OUTPUT_PORT_TYPE
O_R2[0] <= R2[0].DB_MAX_OUTPUT_PORT_TYPE
O_R2[1] <= R2[1].DB_MAX_OUTPUT_PORT_TYPE
O_R2[2] <= R2[2].DB_MAX_OUTPUT_PORT_TYPE
O_R2[3] <= R2[3].DB_MAX_OUTPUT_PORT_TYPE
O_Rd[0] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
O_Rd[1] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
O_S1[0] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
O_S1[1] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
O_S2[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
O_S2[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
O_T[0] <= SC[0].DB_MAX_OUTPUT_PORT_TYPE
O_T[1] <= SC[1].DB_MAX_OUTPUT_PORT_TYPE
O_T[2] <= SC[2].DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|T_DECODE:inst3
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|T_DECODE:inst3|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|T_DECODE:inst3|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|SC:inst5
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|SC:inst5|lpm_counter:LPM_COUNTER_component
clock => cntr_bri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_bri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_bri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bri:auto_generated.q[0]
q[1] <= cntr_bri:auto_generated.q[1]
q[2] <= cntr_bri:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~11.IN0
sclr => _~14.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|INSTRUCTION_DECODER:inst6
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|INSTRUCTION_DECODER:inst6|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|INSTRUCTION_DECODER:inst6|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register11bit:INSTRUCTION_REGISTER
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
data[10] => lpm_counter:LPM_COUNTER_component.data[10]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component
clock => cntr_7sj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7sj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7sj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_7sj:auto_generated.sload
data[0] => cntr_7sj:auto_generated.data[0]
data[1] => cntr_7sj:auto_generated.data[1]
data[2] => cntr_7sj:auto_generated.data[2]
data[3] => cntr_7sj:auto_generated.data[3]
data[4] => cntr_7sj:auto_generated.data[4]
data[5] => cntr_7sj:auto_generated.data[5]
data[6] => cntr_7sj:auto_generated.data[6]
data[7] => cntr_7sj:auto_generated.data[7]
data[8] => cntr_7sj:auto_generated.data[8]
data[9] => cntr_7sj:auto_generated.data[9]
data[10] => cntr_7sj:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_7sj:auto_generated.q[0]
q[1] <= cntr_7sj:auto_generated.q[1]
q[2] <= cntr_7sj:auto_generated.q[2]
q[3] <= cntr_7sj:auto_generated.q[3]
q[4] <= cntr_7sj:auto_generated.q[4]
q[5] <= cntr_7sj:auto_generated.q[5]
q[6] <= cntr_7sj:auto_generated.q[6]
q[7] <= cntr_7sj:auto_generated.q[7]
q[8] <= cntr_7sj:auto_generated.q[8]
q[9] <= cntr_7sj:auto_generated.q[9]
q[10] <= cntr_7sj:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~37.IN1
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~35.IN0
sclr => _~38.IN0
sload => _~36.IN1
sload => counter_reg_bit[10]~13.IN1


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|instruction_memory:INS_MEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|instruction_memory:INS_MEM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lle1:auto_generated.address_a[0]
address_a[1] => altsyncram_lle1:auto_generated.address_a[1]
address_a[2] => altsyncram_lle1:auto_generated.address_a[2]
address_a[3] => altsyncram_lle1:auto_generated.address_a[3]
address_a[4] => altsyncram_lle1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lle1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lle1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lle1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lle1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lle1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lle1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lle1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lle1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lle1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lle1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lle1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lle1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register5bit:PROGRAM_COUNTER
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component
clock => cntr_5ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5ii:auto_generated.cnt_en
updown => cntr_5ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5ii:auto_generated.sload
data[0] => cntr_5ii:auto_generated.data[0]
data[1] => cntr_5ii:auto_generated.data[1]
data[2] => cntr_5ii:auto_generated.data[2]
data[3] => cntr_5ii:auto_generated.data[3]
data[4] => cntr_5ii:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_5ii:auto_generated.q[0]
q[1] <= cntr_5ii:auto_generated.q[1]
q[2] <= cntr_5ii:auto_generated.q[2]
q[3] <= cntr_5ii:auto_generated.q[3]
q[4] <= cntr_5ii:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~19.IN1
data[0] => _~11.IN1
data[1] => _~10.IN1
data[2] => _~9.IN1
data[3] => _~8.IN1
data[4] => _~7.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~17.IN0
sclr => _~20.IN0
sload => _~18.IN1
sload => counter_reg_bit[4]~7.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst73
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst73|lpm_counter:LPM_COUNTER_component
clock => cntr_2cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2cj:auto_generated.sload
data[0] => cntr_2cj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_2cj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst73|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10
V <= OVERFLOW_MUX:inst1.result
Rs[0] => ADDER:inst8.dataa[0]
Rs[0] => ADDER:inst12.dataa[0]
Rs[0] => SHIFT_MUX:inst16.data0
Rs[0] => inst99[0].IN1
Rs[0] => inst3[0].IN0
Rs[0] => inst2[0].IN1
Rs[1] => ADDER:inst8.dataa[1]
Rs[1] => ADDER:inst12.dataa[1]
Rs[1] => SHIFT_MUX:inst18.data0
Rs[1] => SHIFT_MUX:inst19.data1
Rs[1] => inst99[1].IN1
Rs[1] => inst3[1].IN0
Rs[1] => inst2[1].IN1
Rs[2] => ADDER:inst8.dataa[2]
Rs[2] => ADDER:inst12.dataa[2]
Rs[2] => SHIFT_MUX:inst15.data0
Rs[2] => SHIFT_MUX:inst16.data1
Rs[2] => inst99[2].IN1
Rs[2] => inst3[2].IN0
Rs[2] => inst2[2].IN1
Rs[3] => ADDER:inst8.dataa[3]
Rs[3] => ADDER:inst12.dataa[3]
Rs[3] => inst98.IN1
Rs[3] => SHIFT_MUX:inst18.data1
Rs[3] => inst99[3].IN1
Rs[3] => inst3[3].IN0
Rs[3] => inst2[3].IN1
S2[0] => ADDER:inst12.datab[0]
S2[0] => inst99[0].IN0
S2[0] => inst2[0].IN0
S2[1] => ADDER:inst12.datab[1]
S2[1] => inst99[1].IN0
S2[1] => inst2[1].IN0
S2[2] => ADDER:inst12.datab[2]
S2[2] => inst99[2].IN0
S2[2] => inst2[2].IN0
S2[3] => ADDER:inst12.datab[3]
S2[3] => inst99[3].IN0
S2[3] => inst2[3].IN0
X[0] => inst97.IN0
X[0] => OVERFLOW_MUX:inst1.sel[0]
X[0] => SHIFT_MUX:inst15.sel
X[0] => SHIFT_MUX:inst16.sel
X[0] => SHIFT_MUX:inst18.sel
X[0] => SHIFT_MUX:inst19.sel
X[0] => OUTPUT_MUX:inst.sel[0]
X[1] => OVERFLOW_MUX:inst1.sel[1]
X[1] => OUTPUT_MUX:inst.sel[1]
X[2] => OVERFLOW_MUX:inst1.sel[2]
X[2] => OUTPUT_MUX:inst.sel[2]
X[3] => ~NO_FANOUT~
Rd[0] <= OUTPUT_MUX:inst.result[0]
Rd[1] <= OUTPUT_MUX:inst.result[1]
Rd[2] <= OUTPUT_MUX:inst.result[2]
Rd[3] <= OUTPUT_MUX:inst.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|OVERFLOW_MUX:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
data5 => LPM_MUX:LPM_MUX_component.DATA[5][0]
data6 => LPM_MUX:LPM_MUX_component.DATA[6][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|OVERFLOW_MUX:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_g6e:auto_generated.data[0]
data[1][0] => mux_g6e:auto_generated.data[1]
data[2][0] => mux_g6e:auto_generated.data[2]
data[3][0] => mux_g6e:auto_generated.data[3]
data[4][0] => mux_g6e:auto_generated.data[4]
data[5][0] => mux_g6e:auto_generated.data[5]
data[6][0] => mux_g6e:auto_generated.data[6]
sel[0] => mux_g6e:auto_generated.sel[0]
sel[1] => mux_g6e:auto_generated.sel[1]
sel[2] => mux_g6e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g6e:auto_generated.result[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|OVERFLOW_MUX:inst1|LPM_MUX:LPM_MUX_component|mux_g6e:auto_generated
data[0] => _~24.IN0
data[0] => _~33.IN0
data[1] => _~22.IN0
data[2] => _~27.IN1
data[2] => _~36.IN1
data[3] => _~40.IN0
data[4] => _~2.IN0
data[4] => _~11.IN0
data[5] => _~0.IN0
data[6] => _~5.IN1
data[6] => _~14.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[0]~0.IN0
sel[2] => _~21.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|ADDER:inst8
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|ADDER:inst8|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vui:auto_generated.dataa[0]
dataa[1] => add_sub_vui:auto_generated.dataa[1]
dataa[2] => add_sub_vui:auto_generated.dataa[2]
dataa[3] => add_sub_vui:auto_generated.dataa[3]
datab[0] => add_sub_vui:auto_generated.datab[0]
datab[1] => add_sub_vui:auto_generated.datab[1]
datab[2] => add_sub_vui:auto_generated.datab[2]
datab[3] => add_sub_vui:auto_generated.datab[3]
cin => add_sub_vui:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vui:auto_generated.result[0]
result[1] <= add_sub_vui:auto_generated.result[1]
result[2] <= add_sub_vui:auto_generated.result[2]
result[3] <= add_sub_vui:auto_generated.result[3]
cout <= <GND>
overflow <= add_sub_vui:auto_generated.overflow


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|ADDER:inst8|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated
cin => op_1.IN10
cin => op_1.IN11
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|ADDER:inst12
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|ADDER:inst12|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vui:auto_generated.dataa[0]
dataa[1] => add_sub_vui:auto_generated.dataa[1]
dataa[2] => add_sub_vui:auto_generated.dataa[2]
dataa[3] => add_sub_vui:auto_generated.dataa[3]
datab[0] => add_sub_vui:auto_generated.datab[0]
datab[1] => add_sub_vui:auto_generated.datab[1]
datab[2] => add_sub_vui:auto_generated.datab[2]
datab[3] => add_sub_vui:auto_generated.datab[3]
cin => add_sub_vui:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vui:auto_generated.result[0]
result[1] <= add_sub_vui:auto_generated.result[1]
result[2] <= add_sub_vui:auto_generated.result[2]
result[3] <= add_sub_vui:auto_generated.result[3]
cout <= <GND>
overflow <= add_sub_vui:auto_generated.overflow


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|ADDER:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated
cin => op_1.IN10
cin => op_1.IN11
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|OUTPUT_MUX:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|OUTPUT_MUX:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_j6e:auto_generated.data[0]
data[0][1] => mux_j6e:auto_generated.data[1]
data[0][2] => mux_j6e:auto_generated.data[2]
data[0][3] => mux_j6e:auto_generated.data[3]
data[1][0] => mux_j6e:auto_generated.data[4]
data[1][1] => mux_j6e:auto_generated.data[5]
data[1][2] => mux_j6e:auto_generated.data[6]
data[1][3] => mux_j6e:auto_generated.data[7]
data[2][0] => mux_j6e:auto_generated.data[8]
data[2][1] => mux_j6e:auto_generated.data[9]
data[2][2] => mux_j6e:auto_generated.data[10]
data[2][3] => mux_j6e:auto_generated.data[11]
data[3][0] => mux_j6e:auto_generated.data[12]
data[3][1] => mux_j6e:auto_generated.data[13]
data[3][2] => mux_j6e:auto_generated.data[14]
data[3][3] => mux_j6e:auto_generated.data[15]
data[4][0] => mux_j6e:auto_generated.data[16]
data[4][1] => mux_j6e:auto_generated.data[17]
data[4][2] => mux_j6e:auto_generated.data[18]
data[4][3] => mux_j6e:auto_generated.data[19]
data[5][0] => mux_j6e:auto_generated.data[20]
data[5][1] => mux_j6e:auto_generated.data[21]
data[5][2] => mux_j6e:auto_generated.data[22]
data[5][3] => mux_j6e:auto_generated.data[23]
data[6][0] => mux_j6e:auto_generated.data[24]
data[6][1] => mux_j6e:auto_generated.data[25]
data[6][2] => mux_j6e:auto_generated.data[26]
data[6][3] => mux_j6e:auto_generated.data[27]
sel[0] => mux_j6e:auto_generated.sel[0]
sel[1] => mux_j6e:auto_generated.sel[1]
sel[2] => mux_j6e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j6e:auto_generated.result[0]
result[1] <= mux_j6e:auto_generated.result[1]
result[2] <= mux_j6e:auto_generated.result[2]
result[3] <= mux_j6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|OUTPUT_MUX:inst|LPM_MUX:LPM_MUX_component|mux_j6e:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
data[24] => _~134.IN1
data[24] => _~143.IN1
data[25] => _~91.IN1
data[25] => _~100.IN1
data[26] => _~48.IN1
data[26] => _~57.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst15
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst15|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst15|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst16
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst16|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst16|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst18
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst18|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst18|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst19
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst19|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|2020510034_Yusuf_group19_ALU:inst10|SHIFT_MUX:inst19|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S1|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_0
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|DECODER2x4:inst1
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|DECODER2x4:inst1|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0af:auto_generated.eq[0]
eq[1] <= decode_0af:auto_generated.eq[1]
eq[2] <= decode_0af:auto_generated.eq[2]
eq[3] <= decode_0af:auto_generated.eq[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|DECODER2x4:inst1|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst43
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst43|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst43|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst42
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst42|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst42|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst41
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst41|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst41|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst40
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst40|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst40|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|data_memory:DATA_MEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|data_memory:DATA_MEM|altsyncram:altsyncram_component
wren_a => altsyncram_g3m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g3m1:auto_generated.data_a[0]
data_a[1] => altsyncram_g3m1:auto_generated.data_a[1]
data_a[2] => altsyncram_g3m1:auto_generated.data_a[2]
data_a[3] => altsyncram_g3m1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g3m1:auto_generated.address_a[0]
address_a[1] => altsyncram_g3m1:auto_generated.address_a[1]
address_a[2] => altsyncram_g3m1:auto_generated.address_a[2]
address_a[3] => altsyncram_g3m1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g3m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g3m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g3m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g3m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_g3m1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:ADDRESS_REGISTER
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst32
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst32|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst32|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst33
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst33|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst33|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S3|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_1
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:INPUT_REGISTER
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst71
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst71|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst71|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL2:MUX_SEL_S2|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst34
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst34|lpm_counter:LPM_COUNTER_component
clock => cntr_2cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2cj:auto_generated.sload
data[0] => cntr_2cj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_2cj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|SP_ZERO_DECODER:inst2
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|SP_ZERO_DECODER:inst2|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|SP_ZERO_DECODER:inst2|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:STACK_POINTER
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst31
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst31|lpm_counter:LPM_COUNTER_component
clock => cntr_2cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2cj:auto_generated.sload
data[0] => cntr_2cj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_2cj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA5_SEL1:inst65
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA5_SEL1:inst65|LPM_MUX:LPM_MUX_component
data[0][0] => mux_e6e:auto_generated.data[0]
data[0][1] => mux_e6e:auto_generated.data[1]
data[0][2] => mux_e6e:auto_generated.data[2]
data[0][3] => mux_e6e:auto_generated.data[3]
data[0][4] => mux_e6e:auto_generated.data[4]
data[1][0] => mux_e6e:auto_generated.data[5]
data[1][1] => mux_e6e:auto_generated.data[6]
data[1][2] => mux_e6e:auto_generated.data[7]
data[1][3] => mux_e6e:auto_generated.data[8]
data[1][4] => mux_e6e:auto_generated.data[9]
sel[0] => mux_e6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e6e:auto_generated.result[0]
result[1] <= mux_e6e:auto_generated.result[1]
result[2] <= mux_e6e:auto_generated.result[2]
result[3] <= mux_e6e:auto_generated.result[3]
result[4] <= mux_e6e:auto_generated.result[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA5_SEL1:inst65|LPM_MUX:LPM_MUX_component|mux_e6e:auto_generated
data[0] => result_node[0]~9.IN1
data[1] => result_node[1]~7.IN1
data[2] => result_node[2]~5.IN1
data[3] => result_node[3]~3.IN1
data[4] => result_node[4]~1.IN1
data[5] => result_node[0]~8.IN1
data[6] => result_node[1]~6.IN1
data[7] => result_node[2]~4.IN1
data[8] => result_node[3]~2.IN1
data[9] => result_node[4]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[3]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[2]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[1]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[0]~8.IN0
sel[0] => _~4.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA5_SEL1:inst64
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA5_SEL1:inst64|LPM_MUX:LPM_MUX_component
data[0][0] => mux_e6e:auto_generated.data[0]
data[0][1] => mux_e6e:auto_generated.data[1]
data[0][2] => mux_e6e:auto_generated.data[2]
data[0][3] => mux_e6e:auto_generated.data[3]
data[0][4] => mux_e6e:auto_generated.data[4]
data[1][0] => mux_e6e:auto_generated.data[5]
data[1][1] => mux_e6e:auto_generated.data[6]
data[1][2] => mux_e6e:auto_generated.data[7]
data[1][3] => mux_e6e:auto_generated.data[8]
data[1][4] => mux_e6e:auto_generated.data[9]
sel[0] => mux_e6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e6e:auto_generated.result[0]
result[1] <= mux_e6e:auto_generated.result[1]
result[2] <= mux_e6e:auto_generated.result[2]
result[3] <= mux_e6e:auto_generated.result[3]
result[4] <= mux_e6e:auto_generated.result[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA5_SEL1:inst64|LPM_MUX:LPM_MUX_component|mux_e6e:auto_generated
data[0] => result_node[0]~9.IN1
data[1] => result_node[1]~7.IN1
data[2] => result_node[2]~5.IN1
data[3] => result_node[3]~3.IN1
data[4] => result_node[4]~1.IN1
data[5] => result_node[0]~8.IN1
data[6] => result_node[1]~6.IN1
data[7] => result_node[2]~4.IN1
data[8] => result_node[3]~2.IN1
data[9] => result_node[4]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[3]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[2]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[1]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[0]~8.IN0
sel[0] => _~4.IN0


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|lpm_add_sub0:inst59
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|lpm_add_sub0:inst59|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_hlg:auto_generated.dataa[0]
dataa[1] => add_sub_hlg:auto_generated.dataa[1]
dataa[2] => add_sub_hlg:auto_generated.dataa[2]
dataa[3] => add_sub_hlg:auto_generated.dataa[3]
dataa[4] => add_sub_hlg:auto_generated.dataa[4]
datab[0] => add_sub_hlg:auto_generated.datab[0]
datab[1] => add_sub_hlg:auto_generated.datab[1]
datab[2] => add_sub_hlg:auto_generated.datab[2]
datab[3] => add_sub_hlg:auto_generated.datab[3]
datab[4] => add_sub_hlg:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => add_sub_hlg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hlg:auto_generated.result[0]
result[1] <= add_sub_hlg:auto_generated.result[1]
result[2] <= add_sub_hlg:auto_generated.result[2]
result[3] <= add_sub_hlg:auto_generated.result[3]
result[4] <= add_sub_hlg:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|lpm_add_sub0:inst59|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated
add_sub => _~0.IN0
add_sub => _~1.IN0
add_sub => _~7.IN0
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => _~6.IN1
datab[1] => _~5.IN1
datab[2] => _~4.IN1
datab[3] => _~3.IN1
datab[4] => _~2.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|lpm_constant0:inst66
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|lpm_constant0:inst66|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|stack_memory:STACK_MEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|stack_memory:STACK_MEM|altsyncram:altsyncram_component
wren_a => altsyncram_cbf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cbf1:auto_generated.data_a[0]
data_a[1] => altsyncram_cbf1:auto_generated.data_a[1]
data_a[2] => altsyncram_cbf1:auto_generated.data_a[2]
data_a[3] => altsyncram_cbf1:auto_generated.data_a[3]
data_a[4] => altsyncram_cbf1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cbf1:auto_generated.address_a[0]
address_a[1] => altsyncram_cbf1:auto_generated.address_a[1]
address_a[2] => altsyncram_cbf1:auto_generated.address_a[2]
address_a[3] => altsyncram_cbf1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cbf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cbf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cbf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cbf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cbf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cbf1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:OUTPUT_REGISTER
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst70
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst70|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[1][0] => mux_d6e:auto_generated.data[4]
data[1][1] => mux_d6e:auto_generated.data[5]
data[1][2] => mux_d6e:auto_generated.data[6]
data[1][3] => mux_d6e:auto_generated.data[7]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]


|2021510008_Alperen_Aydin_Group19_Lab14_Project_DEUARC_COMBINED|MUX_DATA4_SEL1:inst70|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


