// Seed: 3052480470
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wand id_3,
    input  tri0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input wor id_9
);
  assign id_5 = 1;
  wire id_11;
  logic [7:0] id_12;
  always
  fork
    fork
      id_13;
      id_14;
    join : id_15
    @(negedge id_14);
  join : id_16
  assign id_12[1] = 1'h0;
  module_0(
      id_5, id_9, id_2, id_5, id_9
  );
  assign id_13 = id_9 == id_6;
  uwire id_17 = 1;
  wire  id_18;
endmodule
