
bin/modem.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 50 00 20 a1 1f 00 08 79 03 00 08 7b 03 00 08     .P. ....y...{...
 8000010:	7d 03 00 08 7f 03 00 08 81 03 00 08 00 00 00 00     }...............
	...
 800002c:	83 03 00 08 85 03 00 08 00 00 00 00 87 03 00 08     ................
 800003c:	89 03 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 800004c:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 15 1e 00 08     ................
 800005c:	23 19 00 08 59 1e 00 08 e5 1f 00 08 e5 1f 00 08     #...Y...........
 800006c:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 800007c:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 800008c:	e5 1f 00 08 8b 03 00 08 e5 1f 00 08 e5 1f 00 08     ................
 800009c:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 80000ac:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 80000bc:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 80000cc:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 e5 1f 00 08     ................
 80000dc:	e5 1f 00 08 e5 1f 00 08 e5 1f 00 08 8f 03 00 08     ................
	...
 8000108:	5f f8 08 f1                                         _...

0800010c <SetSysClockTo72>:



void SetSysClockTo72()
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800010c:	2300      	movs	r3, #0
{
 800010e:	b082      	sub	sp, #8
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000110:	9300      	str	r3, [sp, #0]
 8000112:	9301      	str	r3, [sp, #4]

  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON | RCC_CR_HSEBYP);
 8000114:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000118:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800011c:	681a      	ldr	r2, [r3, #0]
 800011e:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8000122:	601a      	str	r2, [r3, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000124:	681a      	ldr	r2, [r3, #0]
 8000126:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800012a:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 800012c:	9a00      	ldr	r2, [sp, #0]
 800012e:	3201      	adds	r2, #1
 8000130:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000132:	9a01      	ldr	r2, [sp, #4]
 8000134:	b91a      	cbnz	r2, 800013e <SetSysClockTo72+0x32>
 8000136:	9a00      	ldr	r2, [sp, #0]
 8000138:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800013c:	d1f2      	bne.n	8000124 <SetSysClockTo72+0x18>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800013e:	681a      	ldr	r2, [r3, #0]
 8000140:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8000144:	bf18      	it	ne
 8000146:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000148:	9201      	str	r2, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 800014a:	9a01      	ldr	r2, [sp, #4]
 800014c:	2a01      	cmp	r2, #1
 800014e:	d130      	bne.n	80001b2 <SetSysClockTo72+0xa6>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000150:	4a19      	ldr	r2, [pc, #100]	; (80001b8 <SetSysClockTo72+0xac>)
 8000152:	6811      	ldr	r1, [r2, #0]
 8000154:	f041 0110 	orr.w	r1, r1, #16
 8000158:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800015a:	6811      	ldr	r1, [r2, #0]
 800015c:	f021 0103 	bic.w	r1, r1, #3
 8000160:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;
 8000162:	6811      	ldr	r1, [r2, #0]
 8000164:	f041 0102 	orr.w	r1, r1, #2
 8000168:	6011      	str	r1, [r2, #0]


    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800016a:	685a      	ldr	r2, [r3, #4]
 800016c:	605a      	str	r2, [r3, #4]

    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800016e:	685a      	ldr	r2, [r3, #4]
 8000170:	605a      	str	r2, [r3, #4]

    /* PCLK1 = HCLK/2 */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000172:	685a      	ldr	r2, [r3, #4]
 8000174:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000178:	605a      	str	r2, [r3, #4]


    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800017a:	685a      	ldr	r2, [r3, #4]
 800017c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8000180:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000182:	685a      	ldr	r2, [r3, #4]
 8000184:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 8000188:	605a      	str	r2, [r3, #4]
//    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL9);


    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800018a:	681a      	ldr	r2, [r3, #0]
 800018c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000190:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000192:	681a      	ldr	r2, [r3, #0]
 8000194:	0192      	lsls	r2, r2, #6
 8000196:	d5fc      	bpl.n	8000192 <SetSysClockTo72+0x86>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000198:	685a      	ldr	r2, [r3, #4]
 800019a:	f022 0203 	bic.w	r2, r2, #3
 800019e:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80001a0:	685a      	ldr	r2, [r3, #4]
 80001a2:	f042 0202 	orr.w	r2, r2, #2
 80001a6:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80001a8:	685a      	ldr	r2, [r3, #4]
 80001aa:	f002 020c 	and.w	r2, r2, #12
 80001ae:	2a08      	cmp	r2, #8
 80001b0:	d1fa      	bne.n	80001a8 <SetSysClockTo72+0x9c>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
 80001b2:	b002      	add	sp, #8
 80001b4:	4770      	bx	lr
 80001b6:	bf00      	nop
 80001b8:	40022000 	.word	0x40022000

080001bc <main>:



int main(void)
{
 80001bc:	b508      	push	{r3, lr}
    int i;

	RCC->CR |= RCC_CR_HSION;            // set system clock from internal oscillator
 80001be:	4b0d      	ldr	r3, [pc, #52]	; (80001f4 <main+0x38>)
 80001c0:	681a      	ldr	r2, [r3, #0]
 80001c2:	f042 0201 	orr.w	r2, r2, #1
 80001c6:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_HSIRDY));
 80001c8:	681a      	ldr	r2, [r3, #0]
 80001ca:	0792      	lsls	r2, r2, #30
 80001cc:	d5fc      	bpl.n	80001c8 <main+0xc>
	RCC->CFGR &= ~RCC_CFGR_SW;
 80001ce:	685a      	ldr	r2, [r3, #4]
 80001d0:	f022 0203 	bic.w	r2, r2, #3
 80001d4:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_HSI;
 80001d6:	685a      	ldr	r2, [r3, #4]
 80001d8:	605a      	str	r2, [r3, #4]

	for(i=0 ; i<99999 ; ++i);
	rfm69_init();
 80001da:	f001 fd2d 	bl	8001c38 <rfm69_init>

	SetSysClockTo72();                  // set sys clock from RFM69
 80001de:	f7ff ff95 	bl	800010c <SetSysClockTo72>

	Set_System();
 80001e2:	f000 f81f 	bl	8000224 <Set_System>
	Set_USBClock();
 80001e6:	f000 f831 	bl	800024c <Set_USBClock>
	USB_Interrupts_Config();
 80001ea:	f000 f849 	bl	8000280 <USB_Interrupts_Config>
	USB_Init();
 80001ee:	f000 ffd9 	bl	80011a4 <USB_Init>

	while(1)
 80001f2:	e7fe      	b.n	80001f2 <main+0x36>
 80001f4:	40021000 	.word	0x40021000

080001f8 <IntToUnicode>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80001f8:	2300      	movs	r3, #0
 80001fa:	b570      	push	{r4, r5, r6, lr}
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 80001fc:	461e      	mov	r6, r3
 80001fe:	1c4d      	adds	r5, r1, #1
      pbuf[ 2* idx] = (value >> 28) + '0';
 8000200:	0f04      	lsrs	r4, r0, #28
    if( ((value >> 28)) < 0xA )
 8000202:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
      pbuf[ 2* idx] = (value >> 28) + '0';
 8000206:	bf34      	ite	cc
 8000208:	3430      	addcc	r4, #48	; 0x30
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 800020a:	3437      	addcs	r4, #55	; 0x37
 800020c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[ 2* idx + 1] = 0;
 8000210:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for( idx = 0 ; idx < len ; idx ++)
 8000214:	3301      	adds	r3, #1
 8000216:	b2dc      	uxtb	r4, r3
 8000218:	42a2      	cmp	r2, r4
    value = value << 4;
 800021a:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for( idx = 0 ; idx < len ; idx ++)
 800021e:	d8ef      	bhi.n	8000200 <IntToUnicode+0x8>
  }
}
 8000220:	bd70      	pop	{r4, r5, r6, pc}
	...

08000224 <Set_System>:
{
 8000224:	b508      	push	{r3, lr}
  EXTI_ClearITPendingBit(EXTI_Line18);
 8000226:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800022a:	f001 fb17 	bl	800185c <EXTI_ClearITPendingBit>
  EXTI_InitStructure.EXTI_Line = EXTI_Line18;
 800022e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000232:	4805      	ldr	r0, [pc, #20]	; (8000248 <Set_System+0x24>)
 8000234:	6003      	str	r3, [r0, #0]
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8000236:	2308      	movs	r3, #8
 8000238:	7143      	strb	r3, [r0, #5]
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800023a:	2301      	movs	r3, #1
 800023c:	7183      	strb	r3, [r0, #6]
}
 800023e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  EXTI_Init(&EXTI_InitStructure);
 8000242:	f001 bacd 	b.w	80017e0 <EXTI_Init>
 8000246:	bf00      	nop
 8000248:	2000012c 	.word	0x2000012c

0800024c <Set_USBClock>:
{
 800024c:	b508      	push	{r3, lr}
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 800024e:	2000      	movs	r0, #0
 8000250:	f001 faa8 	bl	80017a4 <RCC_USBCLKConfig>
}
 8000254:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 8000258:	2101      	movs	r1, #1
 800025a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800025e:	f001 bab3 	b.w	80017c8 <RCC_APB1PeriphClockCmd>
	...

08000264 <Leave_LowPowerMode>:
  if (pInfo->Current_Configuration != 0)
 8000264:	4b04      	ldr	r3, [pc, #16]	; (8000278 <Leave_LowPowerMode+0x14>)
 8000266:	7a9a      	ldrb	r2, [r3, #10]
 8000268:	4b04      	ldr	r3, [pc, #16]	; (800027c <Leave_LowPowerMode+0x18>)
 800026a:	b11a      	cbz	r2, 8000274 <Leave_LowPowerMode+0x10>
    bDeviceState = CONFIGURED;
 800026c:	2205      	movs	r2, #5
    bDeviceState = ATTACHED;
 800026e:	601a      	str	r2, [r3, #0]
  SystemInit();
 8000270:	f001 be1e 	b.w	8001eb0 <SystemInit>
    bDeviceState = ATTACHED;
 8000274:	2201      	movs	r2, #1
 8000276:	e7fa      	b.n	800026e <Leave_LowPowerMode+0xa>
 8000278:	2000017c 	.word	0x2000017c
 800027c:	20000170 	.word	0x20000170

08000280 <USB_Interrupts_Config>:
{
 8000280:	b513      	push	{r0, r1, r4, lr}
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000282:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000286:	f001 f9e5 	bl	8001654 <NVIC_PriorityGroupConfig>
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 800028a:	2314      	movs	r3, #20
 800028c:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8000290:	2302      	movs	r3, #2
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000292:	2400      	movs	r4, #0
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8000294:	f88d 3005 	strb.w	r3, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000298:	2301      	movs	r3, #1
  NVIC_Init(&NVIC_InitStructure);
 800029a:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800029c:	f88d 3007 	strb.w	r3, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80002a0:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_Init(&NVIC_InitStructure);
 80002a4:	f001 f9e0 	bl	8001668 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_IRQn;
 80002a8:	232a      	movs	r3, #42	; 0x2a
  NVIC_Init(&NVIC_InitStructure);
 80002aa:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_IRQn;
 80002ac:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80002b0:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_Init(&NVIC_InitStructure);
 80002b4:	f001 f9d8 	bl	8001668 <NVIC_Init>
}
 80002b8:	b002      	add	sp, #8
 80002ba:	bd10      	pop	{r4, pc}

080002bc <USB_Cable_Config>:
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80002bc:	f44f 7100 	mov.w	r1, #512	; 0x200
  if (NewState != DISABLE)
 80002c0:	b110      	cbz	r0, 80002c8 <USB_Cable_Config+0xc>
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80002c2:	4803      	ldr	r0, [pc, #12]	; (80002d0 <USB_Cable_Config+0x14>)
 80002c4:	f001 ba56 	b.w	8001774 <GPIO_ResetBits>
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80002c8:	4801      	ldr	r0, [pc, #4]	; (80002d0 <USB_Cable_Config+0x14>)
 80002ca:	f001 ba51 	b.w	8001770 <GPIO_SetBits>
 80002ce:	bf00      	nop
 80002d0:	40011400 	.word	0x40011400

080002d4 <Handle_USBAsynchXfer>:
{
 80002d4:	b538      	push	{r3, r4, r5, lr}
	if(USB_Tx_State == 0)	return;
 80002d6:	4d15      	ldr	r5, [pc, #84]	; (800032c <Handle_USBAsynchXfer+0x58>)
 80002d8:	782b      	ldrb	r3, [r5, #0]
 80002da:	b1a3      	cbz	r3, 8000306 <Handle_USBAsynchXfer+0x32>
	if(rfm69_condition == RFM69_NEW_PACK)
 80002dc:	4b14      	ldr	r3, [pc, #80]	; (8000330 <Handle_USBAsynchXfer+0x5c>)
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	2b06      	cmp	r3, #6
 80002e2:	d111      	bne.n	8000308 <Handle_USBAsynchXfer+0x34>
		UserToPMABufferCopy(packet_buffer, ENDP1_TXADDR, packet_size);
 80002e4:	4c13      	ldr	r4, [pc, #76]	; (8000334 <Handle_USBAsynchXfer+0x60>)
 80002e6:	21c0      	movs	r1, #192	; 0xc0
 80002e8:	7822      	ldrb	r2, [r4, #0]
 80002ea:	4813      	ldr	r0, [pc, #76]	; (8000338 <Handle_USBAsynchXfer+0x64>)
 80002ec:	f001 f83e 	bl	800136c <UserToPMABufferCopy>
		SetEPTxCount(ENDP1, packet_size);
 80002f0:	2001      	movs	r0, #1
 80002f2:	7821      	ldrb	r1, [r4, #0]
 80002f4:	f001 f944 	bl	8001580 <SetEPTxCount>
		rfm69_receive_start();
 80002f8:	f001 fc94 	bl	8001c24 <rfm69_receive_start>
		SetEPTxValid(ENDP1);
 80002fc:	2001      	movs	r0, #1
 80002fe:	f001 f89d 	bl	800143c <SetEPTxValid>
    USB_Tx_State = 0;
 8000302:	2300      	movs	r3, #0
 8000304:	702b      	strb	r3, [r5, #0]
}
 8000306:	bd38      	pop	{r3, r4, r5, pc}
	else if (internal_pack_size)
 8000308:	4c0c      	ldr	r4, [pc, #48]	; (800033c <Handle_USBAsynchXfer+0x68>)
 800030a:	7822      	ldrb	r2, [r4, #0]
 800030c:	2a00      	cmp	r2, #0
 800030e:	d0f8      	beq.n	8000302 <Handle_USBAsynchXfer+0x2e>
        UserToPMABufferCopy(internal_packet_buffer, ENDP1_TXADDR, internal_pack_size);
 8000310:	21c0      	movs	r1, #192	; 0xc0
 8000312:	480b      	ldr	r0, [pc, #44]	; (8000340 <Handle_USBAsynchXfer+0x6c>)
 8000314:	f001 f82a 	bl	800136c <UserToPMABufferCopy>
        SetEPTxCount(ENDP1, internal_pack_size);
 8000318:	2001      	movs	r0, #1
 800031a:	7821      	ldrb	r1, [r4, #0]
 800031c:	f001 f930 	bl	8001580 <SetEPTxCount>
        SetEPTxValid(ENDP1);
 8000320:	2001      	movs	r0, #1
 8000322:	f001 f88b 	bl	800143c <SetEPTxValid>
        internal_pack_size = 0;
 8000326:	2300      	movs	r3, #0
 8000328:	7023      	strb	r3, [r4, #0]
 800032a:	e7ea      	b.n	8000302 <Handle_USBAsynchXfer+0x2e>
 800032c:	20000134 	.word	0x20000134
 8000330:	200001ef 	.word	0x200001ef
 8000334:	200001ee 	.word	0x200001ee
 8000338:	200001ae 	.word	0x200001ae
 800033c:	200000e8 	.word	0x200000e8
 8000340:	200000e9 	.word	0x200000e9

08000344 <Get_SerialNum>:
  Device_Serial0 = *(uint32_t*)ID1;
 8000344:	4b0a      	ldr	r3, [pc, #40]	; (8000370 <Get_SerialNum+0x2c>)
{
 8000346:	b510      	push	{r4, lr}
  Device_Serial0 = *(uint32_t*)ID1;
 8000348:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	; 0x7e8
  Device_Serial0 += Device_Serial2;
 800034c:	f8d3 27f0 	ldr.w	r2, [r3, #2032]	; 0x7f0
  if (Device_Serial0 != 0)
 8000350:	1880      	adds	r0, r0, r2
 8000352:	d00c      	beq.n	800036e <Get_SerialNum+0x2a>
  Device_Serial1 = *(uint32_t*)ID2;
 8000354:	f8d3 47ec 	ldr.w	r4, [r3, #2028]	; 0x7ec
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 8000358:	4906      	ldr	r1, [pc, #24]	; (8000374 <Get_SerialNum+0x30>)
 800035a:	2208      	movs	r2, #8
 800035c:	f7ff ff4c 	bl	80001f8 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8000360:	4620      	mov	r0, r4
}
 8000362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8000366:	2204      	movs	r2, #4
 8000368:	3110      	adds	r1, #16
 800036a:	f7ff bf45 	b.w	80001f8 <IntToUnicode>
}
 800036e:	bd10      	pop	{r4, pc}
 8000370:	1ffff000 	.word	0x1ffff000
 8000374:	20000002 	.word	0x20000002

08000378 <NMI_Handler>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
}
 8000378:	4770      	bx	lr

0800037a <HardFault_Handler>:
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800037a:	e7fe      	b.n	800037a <HardFault_Handler>

0800037c <MemManage_Handler>:
* Return         : None
*******************************************************************************/
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800037c:	e7fe      	b.n	800037c <MemManage_Handler>

0800037e <BusFault_Handler>:
* Return         : None
*******************************************************************************/
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800037e:	e7fe      	b.n	800037e <BusFault_Handler>

08000380 <UsageFault_Handler>:
* Return         : None
*******************************************************************************/
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000380:	e7fe      	b.n	8000380 <UsageFault_Handler>

08000382 <SVC_Handler>:
 8000382:	4770      	bx	lr

08000384 <DebugMon_Handler>:
 8000384:	4770      	bx	lr

08000386 <PendSV_Handler>:
 8000386:	4770      	bx	lr

08000388 <SysTick_Handler>:
 8000388:	4770      	bx	lr

0800038a <USB_LP_CAN1_RX0_IRQHandler>:
* Return         : None
*******************************************************************************/

void USB_LP_CAN1_RX0_IRQHandler(void)
{
  USB_Istr();
 800038a:	f000 b835 	b.w	80003f8 <USB_Istr>

0800038e <USBWakeUp_IRQHandler>:
*******************************************************************************/


void USBWakeUp_IRQHandler(void)
{
  EXTI_ClearITPendingBit(EXTI_Line18);
 800038e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000392:	f001 ba63 	b.w	800185c <EXTI_ClearITPendingBit>

08000396 <EP1_IN_Callback>:
      SetEPTxCount(ENDP1, USB_Tx_length);
      SetEPTxValid(ENDP1);
    }
  }
*/
	Handle_USBAsynchXfer();
 8000396:	f7ff bf9d 	b.w	80002d4 <Handle_USBAsynchXfer>
	...

0800039c <EP3_OUT_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP3_OUT_Callback(void)
{
 800039c:	b508      	push	{r3, lr}
  /* Get the received data buffer and update the counter */
  packet_size = USB_SIL_Read(EP3_OUT, packet_buffer);
 800039e:	4907      	ldr	r1, [pc, #28]	; (80003bc <EP3_OUT_Callback+0x20>)
 80003a0:	2003      	movs	r0, #3
 80003a2:	f001 f945 	bl	8001630 <USB_SIL_Read>
 80003a6:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <EP3_OUT_Callback+0x24>)
 80003a8:	b2c0      	uxtb	r0, r0

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the USART Xfer */

  rfm69_transmit_start(packet_size, 0x05);
 80003aa:	2105      	movs	r1, #5
  packet_size = USB_SIL_Read(EP3_OUT, packet_buffer);
 80003ac:	7018      	strb	r0, [r3, #0]
  rfm69_transmit_start(packet_size, 0x05);
 80003ae:	f001 fc0b 	bl	8001bc8 <rfm69_transmit_start>
//  USB_To_USART_Send_Data(USB_Rx_Buffer, USB_Rx_Cnt);

  /* Enable the receive of data on EP3 */
  SetEPRxValid(ENDP3);
}
 80003b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SetEPRxValid(ENDP3);
 80003b6:	2003      	movs	r0, #3
 80003b8:	f001 b853 	b.w	8001462 <SetEPRxValid>
 80003bc:	200001ae 	.word	0x200001ae
 80003c0:	200001ee 	.word	0x200001ee

080003c4 <SOF_Callback>:
*******************************************************************************/
void SOF_Callback(void)
{
  static uint32_t FrameCount = 0;

  if(bDeviceState == CONFIGURED)
 80003c4:	4b09      	ldr	r3, [pc, #36]	; (80003ec <SOF_Callback+0x28>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b05      	cmp	r3, #5
 80003ca:	d10e      	bne.n	80003ea <SOF_Callback+0x26>
  {
    if (FrameCount++ == VCOMPORT_IN_FRAME_INTERVAL)
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <SOF_Callback+0x2c>)
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	2a05      	cmp	r2, #5
 80003d2:	f102 0101 	add.w	r1, r2, #1
 80003d6:	d001      	beq.n	80003dc <SOF_Callback+0x18>
 80003d8:	6019      	str	r1, [r3, #0]
 80003da:	4770      	bx	lr
    {
      /* Reset the frame counter */
      FrameCount = 0;
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]

      /* Check the data to be sent through IN pipe */
      USB_Tx_State = 1;
 80003e0:	2201      	movs	r2, #1
 80003e2:	4b04      	ldr	r3, [pc, #16]	; (80003f4 <SOF_Callback+0x30>)
 80003e4:	701a      	strb	r2, [r3, #0]
      Handle_USBAsynchXfer();
 80003e6:	f7ff bf75 	b.w	80002d4 <Handle_USBAsynchXfer>
    }
  }
}
 80003ea:	4770      	bx	lr
 80003ec:	20000170 	.word	0x20000170
 80003f0:	20000138 	.word	0x20000138
 80003f4:	20000134 	.word	0x20000134

080003f8 <USB_Istr>:
void USB_Istr(void)
{
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 80003f8:	4a5b      	ldr	r2, [pc, #364]	; (8000568 <USB_Istr+0x170>)
{
 80003fa:	b530      	push	{r4, r5, lr}
  wIstr = _GetISTR();
 80003fc:	f8d2 3c44 	ldr.w	r3, [r2, #3140]	; 0xc44
 8000400:	4c5a      	ldr	r4, [pc, #360]	; (800056c <USB_Istr+0x174>)
 8000402:	b29b      	uxth	r3, r3

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8000404:	4d5a      	ldr	r5, [pc, #360]	; (8000570 <USB_Istr+0x178>)
  wIstr = _GetISTR();
 8000406:	8023      	strh	r3, [r4, #0]
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8000408:	8823      	ldrh	r3, [r4, #0]
 800040a:	8829      	ldrh	r1, [r5, #0]
{
 800040c:	b089      	sub	sp, #36	; 0x24
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 800040e:	400b      	ands	r3, r1
 8000410:	059b      	lsls	r3, r3, #22
 8000412:	d50a      	bpl.n	800042a <USB_Istr+0x32>
  {
    _SetISTR((uint16_t)CLR_SOF);
 8000414:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 8000418:	f8c2 3c44 	str.w	r3, [r2, #3140]	; 0xc44
    bIntPackSOF++;
 800041c:	4a55      	ldr	r2, [pc, #340]	; (8000574 <USB_Istr+0x17c>)
 800041e:	7813      	ldrb	r3, [r2, #0]
 8000420:	3301      	adds	r3, #1
 8000422:	b2db      	uxtb	r3, r3
 8000424:	7013      	strb	r3, [r2, #0]

#ifdef SOF_CALLBACK
    SOF_Callback();
 8000426:	f7ff ffcd 	bl	80003c4 <SOF_Callback>
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 800042a:	8823      	ldrh	r3, [r4, #0]
 800042c:	882a      	ldrh	r2, [r5, #0]
 800042e:	4013      	ands	r3, r2
 8000430:	0418      	lsls	r0, r3, #16
 8000432:	d501      	bpl.n	8000438 <USB_Istr+0x40>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8000434:	f000 fed0 	bl	80011d8 <CTR_LP>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8000438:	8823      	ldrh	r3, [r4, #0]
 800043a:	882a      	ldrh	r2, [r5, #0]
 800043c:	4013      	ands	r3, r2
 800043e:	0559      	lsls	r1, r3, #21
 8000440:	d507      	bpl.n	8000452 <USB_Istr+0x5a>
  {
    _SetISTR((uint16_t)CLR_RESET);
 8000442:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8000446:	4b48      	ldr	r3, [pc, #288]	; (8000568 <USB_Istr+0x170>)
 8000448:	f8c3 2c44 	str.w	r2, [r3, #3140]	; 0xc44
    Device_Property.Reset();
 800044c:	4b4a      	ldr	r3, [pc, #296]	; (8000578 <USB_Istr+0x180>)
 800044e:	685b      	ldr	r3, [r3, #4]
 8000450:	4798      	blx	r3
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 8000452:	8822      	ldrh	r2, [r4, #0]
 8000454:	882b      	ldrh	r3, [r5, #0]
 8000456:	401a      	ands	r2, r3
 8000458:	0492      	lsls	r2, r2, #18
  {
    _SetISTR((uint16_t)CLR_ERR);
 800045a:	bf42      	ittt	mi
 800045c:	f64d 71ff 	movwmi	r1, #57343	; 0xdfff
 8000460:	4a41      	ldrmi	r2, [pc, #260]	; (8000568 <USB_Istr+0x170>)
 8000462:	f8c2 1c44 	strmi.w	r1, [r2, #3140]	; 0xc44
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 8000466:	8822      	ldrh	r2, [r4, #0]
 8000468:	4013      	ands	r3, r2
 800046a:	04db      	lsls	r3, r3, #19
 800046c:	d507      	bpl.n	800047e <USB_Istr+0x86>
  {
    _SetISTR((uint16_t)CLR_WKUP);
 800046e:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8000472:	4b3d      	ldr	r3, [pc, #244]	; (8000568 <USB_Istr+0x170>)
    Resume(RESUME_EXTERNAL);
 8000474:	2000      	movs	r0, #0
    _SetISTR((uint16_t)CLR_WKUP);
 8000476:	f8c3 2c44 	str.w	r2, [r3, #3140]	; 0xc44
    Resume(RESUME_EXTERNAL);
 800047a:	f000 fa35 	bl	80008e8 <Resume>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SUSP)
  if (wIstr & ISTR_SUSP & wInterrupt_Mask)
 800047e:	8823      	ldrh	r3, [r4, #0]
 8000480:	882a      	ldrh	r2, [r5, #0]
 8000482:	4013      	ands	r3, r2
 8000484:	0518      	lsls	r0, r3, #20
 8000486:	d50a      	bpl.n	800049e <USB_Istr+0xa6>
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
 8000488:	4b3c      	ldr	r3, [pc, #240]	; (800057c <USB_Istr+0x184>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d065      	beq.n	800055c <USB_Istr+0x164>
    {
      Suspend();
 8000490:	f000 f9a4 	bl	80007dc <Suspend>
    {
      /* if not possible then resume after xx ms */
      Resume(RESUME_LATER);
    }
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    _SetISTR((uint16_t)CLR_SUSP);
 8000494:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8000498:	4b33      	ldr	r3, [pc, #204]	; (8000568 <USB_Istr+0x170>)
 800049a:	f8c3 2c44 	str.w	r2, [r3, #3140]	; 0xc44
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/

#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 800049e:	8823      	ldrh	r3, [r4, #0]
 80004a0:	882a      	ldrh	r2, [r5, #0]
 80004a2:	4013      	ands	r3, r2
 80004a4:	05d9      	lsls	r1, r3, #23
 80004a6:	d55d      	bpl.n	8000564 <USB_Istr+0x16c>
  {
    /* clear ESOF flag in ISTR */
    _SetISTR((uint16_t)CLR_ESOF);
 80004a8:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80004ac:	4a2e      	ldr	r2, [pc, #184]	; (8000568 <USB_Istr+0x170>)
 80004ae:	4934      	ldr	r1, [pc, #208]	; (8000580 <USB_Istr+0x188>)
 80004b0:	f8c2 3c44 	str.w	r3, [r2, #3140]	; 0xc44
    
    if ((_GetFNR()&FNR_RXDP)!=0)
 80004b4:	f8d2 3c48 	ldr.w	r3, [r2, #3144]	; 0xc48
 80004b8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80004bc:	d046      	beq.n	800054c <USB_Istr+0x154>
    {
      /* increment ESOF counter */
      esof_counter ++;
 80004be:	680b      	ldr	r3, [r1, #0]
 80004c0:	3301      	adds	r3, #1
 80004c2:	600b      	str	r3, [r1, #0]
      
      /* test if we enter in ESOF more than 3 times with FSUSP =0 and RXDP =1=>> possible missing SUSP flag*/
      if ((esof_counter >3)&&((_GetCNTR()&CNTR_FSUSP)==0))
 80004c4:	680b      	ldr	r3, [r1, #0]
 80004c6:	2b03      	cmp	r3, #3
 80004c8:	d942      	bls.n	8000550 <USB_Istr+0x158>
 80004ca:	f8d2 3c40 	ldr.w	r3, [r2, #3136]	; 0xc40
 80004ce:	f013 0308 	ands.w	r3, r3, #8
 80004d2:	d13d      	bne.n	8000550 <USB_Istr+0x158>
      {           
        /* this a sequence to apply a force RESET*/
      
        /*Store CNTR value */
        wCNTR = _GetCNTR(); 
 80004d4:	f8d2 0c40 	ldr.w	r0, [r2, #3136]	; 0xc40
 80004d8:	4a2a      	ldr	r2, [pc, #168]	; (8000584 <USB_Istr+0x18c>)
 80004da:	b280      	uxth	r0, r0
 80004dc:	6010      	str	r0, [r2, #0]
      
        /*Store endpoints registers status */
        for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 80004de:	0098      	lsls	r0, r3, #2
 80004e0:	f100 4480 	add.w	r4, r0, #1073741824	; 0x40000000
 80004e4:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
 80004e8:	6824      	ldr	r4, [r4, #0]
 80004ea:	3020      	adds	r0, #32
 80004ec:	3301      	adds	r3, #1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	4468      	add	r0, sp
 80004f2:	2b08      	cmp	r3, #8
 80004f4:	f840 4c20 	str.w	r4, [r0, #-32]
 80004f8:	d1f1      	bne.n	80004de <USB_Istr+0xe6>
      
        /*apply FRES */
        wCNTR|=CNTR_FRES;
 80004fa:	6813      	ldr	r3, [r2, #0]
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	6013      	str	r3, [r2, #0]
        _SetCNTR(wCNTR);
 8000502:	6810      	ldr	r0, [r2, #0]
 8000504:	4b18      	ldr	r3, [pc, #96]	; (8000568 <USB_Istr+0x170>)
 8000506:	b280      	uxth	r0, r0
 8000508:	f8c3 0c40 	str.w	r0, [r3, #3136]	; 0xc40
 
        /*clear FRES*/
        wCNTR&=~CNTR_FRES;
 800050c:	6810      	ldr	r0, [r2, #0]
 800050e:	f020 0001 	bic.w	r0, r0, #1
 8000512:	6010      	str	r0, [r2, #0]
        _SetCNTR(wCNTR);
 8000514:	6812      	ldr	r2, [r2, #0]
 8000516:	b292      	uxth	r2, r2
 8000518:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40
      
        /*poll for RESET flag in ISTR*/
        while((_GetISTR()&ISTR_RESET) == 0);
 800051c:	f8d3 2c44 	ldr.w	r2, [r3, #3140]	; 0xc44
 8000520:	0552      	lsls	r2, r2, #21
 8000522:	d5fb      	bpl.n	800051c <USB_Istr+0x124>
  
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
 8000524:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8000528:	f8c3 2c44 	str.w	r2, [r3, #3140]	; 0xc44
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
 800052c:	2300      	movs	r3, #0
        _SetENDPOINT(i, EP[i]);
 800052e:	a808      	add	r0, sp, #32
 8000530:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8000534:	f850 0c20 	ldr.w	r0, [r0, #-32]
 8000538:	009a      	lsls	r2, r3, #2
 800053a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        for (i=0;i<8;i++)
 800053e:	3301      	adds	r3, #1
 8000540:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8000544:	b280      	uxth	r0, r0
 8000546:	2b08      	cmp	r3, #8
        _SetENDPOINT(i, EP[i]);
 8000548:	6010      	str	r0, [r2, #0]
        for (i=0;i<8;i++)
 800054a:	d1f0      	bne.n	800052e <USB_Istr+0x136>
        esof_counter = 0;
      }
    }
    else
    {
        esof_counter = 0;
 800054c:	2300      	movs	r3, #0
 800054e:	600b      	str	r3, [r1, #0]
    }
    
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 8000550:	2007      	movs	r0, #7
#ifdef ESOF_CALLBACK
    ESOF_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8000552:	b009      	add	sp, #36	; 0x24
 8000554:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    Resume(RESUME_ESOF); /* request without change of the machine state */
 8000558:	f000 b9c6 	b.w	80008e8 <Resume>
      Resume(RESUME_LATER);
 800055c:	2002      	movs	r0, #2
 800055e:	f000 f9c3 	bl	80008e8 <Resume>
 8000562:	e797      	b.n	8000494 <USB_Istr+0x9c>
} /* USB_Istr */
 8000564:	b009      	add	sp, #36	; 0x24
 8000566:	bd30      	pop	{r4, r5, pc}
 8000568:	40005000 	.word	0x40005000
 800056c:	20000148 	.word	0x20000148
 8000570:	200001a8 	.word	0x200001a8
 8000574:	2000013c 	.word	0x2000013c
 8000578:	20000064 	.word	0x20000064
 800057c:	200000e4 	.word	0x200000e4
 8000580:	20000140 	.word	0x20000140
 8000584:	20000144 	.word	0x20000144

08000588 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  if (pInfo->Current_Configuration != 0)
 8000588:	4b03      	ldr	r3, [pc, #12]	; (8000598 <Virtual_Com_Port_SetConfiguration+0x10>)
 800058a:	7a9b      	ldrb	r3, [r3, #10]
 800058c:	b113      	cbz	r3, 8000594 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 800058e:	2205      	movs	r2, #5
 8000590:	4b02      	ldr	r3, [pc, #8]	; (800059c <Virtual_Com_Port_SetConfiguration+0x14>)
 8000592:	601a      	str	r2, [r3, #0]
  }
}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	2000017c 	.word	0x2000017c
 800059c:	20000170 	.word	0x20000170

080005a0 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 80005a0:	2204      	movs	r2, #4
 80005a2:	4b01      	ldr	r3, [pc, #4]	; (80005a8 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 80005a4:	601a      	str	r2, [r3, #0]
}
 80005a6:	4770      	bx	lr
 80005a8:	20000170 	.word	0x20000170

080005ac <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 80005ac:	4b03      	ldr	r3, [pc, #12]	; (80005bc <Virtual_Com_Port_Status_In+0x10>)
 80005ae:	781a      	ldrb	r2, [r3, #0]
 80005b0:	2a20      	cmp	r2, #32
  {
    Request = 0;
 80005b2:	bf04      	itt	eq
 80005b4:	2200      	moveq	r2, #0
 80005b6:	701a      	strbeq	r2, [r3, #0]
  }
}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	2000014a 	.word	0x2000014a

080005c0 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{}
 80005c0:	4770      	bx	lr
	...

080005c4 <Virtual_Com_Port_Data_Setup>:
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 80005c4:	2821      	cmp	r0, #33	; 0x21
{
 80005c6:	b510      	push	{r4, lr}
  if (RequestNo == GET_LINE_CODING)
 80005c8:	d108      	bne.n	80005dc <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <Virtual_Com_Port_Data_Setup+0x48>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005d4:	2b21      	cmp	r3, #33	; 0x21
 80005d6:	d016      	beq.n	8000606 <Virtual_Com_Port_Data_Setup+0x42>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 80005d8:	2002      	movs	r0, #2
 80005da:	e013      	b.n	8000604 <Virtual_Com_Port_Data_Setup+0x40>
  else if (RequestNo == SET_LINE_CODING)
 80005dc:	2820      	cmp	r0, #32
 80005de:	d1fb      	bne.n	80005d8 <Virtual_Com_Port_Data_Setup+0x14>
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80005e0:	4b0a      	ldr	r3, [pc, #40]	; (800060c <Virtual_Com_Port_Data_Setup+0x48>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005ea:	2b21      	cmp	r3, #33	; 0x21
 80005ec:	4b08      	ldr	r3, [pc, #32]	; (8000610 <Virtual_Com_Port_Data_Setup+0x4c>)
    Request = SET_LINE_CODING;
 80005ee:	7018      	strb	r0, [r3, #0]
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80005f0:	d1f2      	bne.n	80005d8 <Virtual_Com_Port_Data_Setup+0x14>
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <Virtual_Com_Port_Data_Setup+0x50>)
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 80005f4:	2400      	movs	r4, #0
  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80005f6:	4a05      	ldr	r2, [pc, #20]	; (800060c <Virtual_Com_Port_Data_Setup+0x48>)
  (*CopyRoutine)(0);
 80005f8:	4620      	mov	r0, r4
  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80005fa:	6812      	ldr	r2, [r2, #0]
 80005fc:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 80005fe:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000600:	4798      	blx	r3
  return USB_SUCCESS;
 8000602:	4620      	mov	r0, r4
}
 8000604:	bd10      	pop	{r4, pc}
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000606:	4b04      	ldr	r3, [pc, #16]	; (8000618 <Virtual_Com_Port_Data_Setup+0x54>)
 8000608:	e7f4      	b.n	80005f4 <Virtual_Com_Port_Data_Setup+0x30>
 800060a:	bf00      	nop
 800060c:	2000019c 	.word	0x2000019c
 8000610:	2000014a 	.word	0x2000014a
 8000614:	08000649 	.word	0x08000649
 8000618:	08000631 	.word	0x08000631

0800061c <Virtual_Com_Port_Get_Interface_Setting>:
* Input2         : uint8_t: AlternateSetting : Alternate Setting number.
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
 800061c:	4603      	mov	r3, r0
  if (AlternateSetting > 0)
 800061e:	4608      	mov	r0, r1
 8000620:	b921      	cbnz	r1, 800062c <Virtual_Com_Port_Get_Interface_Setting+0x10>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
 8000622:	2b02      	cmp	r3, #2
 8000624:	bf34      	ite	cc
 8000626:	4608      	movcc	r0, r1
 8000628:	2002      	movcs	r0, #2
 800062a:	4770      	bx	lr
 800062c:	2002      	movs	r0, #2
  }
  return USB_SUCCESS;
}
 800062e:	4770      	bx	lr

08000630 <Virtual_Com_Port_GetLineCoding>:
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8000630:	b920      	cbnz	r0, 800063c <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000632:	2208      	movs	r2, #8
 8000634:	4b02      	ldr	r3, [pc, #8]	; (8000640 <Virtual_Com_Port_GetLineCoding+0x10>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	821a      	strh	r2, [r3, #16]
    return NULL;
 800063a:	4770      	bx	lr
  }
  return(uint8_t *)&linecoding;
 800063c:	4801      	ldr	r0, [pc, #4]	; (8000644 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 800063e:	4770      	bx	lr
 8000640:	2000019c 	.word	0x2000019c
 8000644:	200000dc 	.word	0x200000dc

08000648 <Virtual_Com_Port_SetLineCoding>:
 8000648:	f7ff bff2 	b.w	8000630 <Virtual_Com_Port_GetLineCoding>

0800064c <Virtual_Com_Port_init>:
{
 800064c:	b510      	push	{r4, lr}
  pInformation->Current_Configuration = 0;
 800064e:	2400      	movs	r4, #0
  Get_SerialNum();
 8000650:	f7ff fe78 	bl	8000344 <Get_SerialNum>
  pInformation->Current_Configuration = 0;
 8000654:	4b04      	ldr	r3, [pc, #16]	; (8000668 <Virtual_Com_Port_init+0x1c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	729c      	strb	r4, [r3, #10]
  PowerOn();
 800065a:	f000 f8a7 	bl	80007ac <PowerOn>
  USB_SIL_Init();
 800065e:	f000 ffd7 	bl	8001610 <USB_SIL_Init>
  bDeviceState = UNCONNECTED;
 8000662:	4b02      	ldr	r3, [pc, #8]	; (800066c <Virtual_Com_Port_init+0x20>)
 8000664:	601c      	str	r4, [r3, #0]
}
 8000666:	bd10      	pop	{r4, pc}
 8000668:	2000019c 	.word	0x2000019c
 800066c:	20000170 	.word	0x20000170

08000670 <Virtual_Com_Port_Reset>:
{
 8000670:	b510      	push	{r4, lr}
  pInformation->Current_Configuration = 0;
 8000672:	2400      	movs	r4, #0
 8000674:	4b32      	ldr	r3, [pc, #200]	; (8000740 <Virtual_Com_Port_Reset+0xd0>)
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000676:	4a33      	ldr	r2, [pc, #204]	; (8000744 <Virtual_Com_Port_Reset+0xd4>)
  pInformation->Current_Configuration = 0;
 8000678:	681b      	ldr	r3, [r3, #0]
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 800067a:	79d2      	ldrb	r2, [r2, #7]
  pInformation->Current_Configuration = 0;
 800067c:	815c      	strh	r4, [r3, #10]
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 800067e:	725a      	strb	r2, [r3, #9]
  SetBTABLE(BTABLE_ADDRESS);
 8000680:	4620      	mov	r0, r4
 8000682:	f000 fe91 	bl	80013a8 <SetBTABLE>
  SetEPType(ENDP0, EP_CONTROL);
 8000686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800068a:	4620      	mov	r0, r4
 800068c:	f000 fe96 	bl	80013bc <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000690:	2110      	movs	r1, #16
 8000692:	4620      	mov	r0, r4
 8000694:	f000 fea0 	bl	80013d8 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000698:	2140      	movs	r1, #64	; 0x40
 800069a:	4620      	mov	r0, r4
 800069c:	f000 ff3e 	bl	800151c <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 80006a0:	2180      	movs	r1, #128	; 0x80
 80006a2:	4620      	mov	r0, r4
 80006a4:	f000 ff28 	bl	80014f8 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 80006a8:	4620      	mov	r0, r4
 80006aa:	f000 fefd 	bl	80014a8 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80006ae:	4b26      	ldr	r3, [pc, #152]	; (8000748 <Virtual_Com_Port_Reset+0xd8>)
 80006b0:	4620      	mov	r0, r4
 80006b2:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 80006b6:	f000 ff73 	bl	80015a0 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 80006ba:	4620      	mov	r0, r4
 80006bc:	f000 fed1 	bl	8001462 <SetEPRxValid>
  SetEPType(ENDP1, EP_BULK);
 80006c0:	4621      	mov	r1, r4
 80006c2:	2001      	movs	r0, #1
 80006c4:	f000 fe7a 	bl	80013bc <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 80006c8:	21c0      	movs	r1, #192	; 0xc0
 80006ca:	2001      	movs	r0, #1
 80006cc:	f000 ff14 	bl	80014f8 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 80006d0:	2120      	movs	r1, #32
 80006d2:	2001      	movs	r0, #1
 80006d4:	f000 fe80 	bl	80013d8 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 80006d8:	4621      	mov	r1, r4
 80006da:	2001      	movs	r0, #1
 80006dc:	f000 fe95 	bl	800140a <SetEPRxStatus>
  SetEPType(ENDP2, EP_INTERRUPT);
 80006e0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80006e4:	2002      	movs	r0, #2
 80006e6:	f000 fe69 	bl	80013bc <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 80006ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006ee:	2002      	movs	r0, #2
 80006f0:	f000 ff02 	bl	80014f8 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 80006f4:	4621      	mov	r1, r4
 80006f6:	2002      	movs	r0, #2
 80006f8:	f000 fe87 	bl	800140a <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 80006fc:	2120      	movs	r1, #32
 80006fe:	2002      	movs	r0, #2
 8000700:	f000 fe6a 	bl	80013d8 <SetEPTxStatus>
  SetEPType(ENDP3, EP_BULK);
 8000704:	4621      	mov	r1, r4
 8000706:	2003      	movs	r0, #3
 8000708:	f000 fe58 	bl	80013bc <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 800070c:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000710:	2003      	movs	r0, #3
 8000712:	f000 ff03 	bl	800151c <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000716:	2140      	movs	r1, #64	; 0x40
 8000718:	2003      	movs	r0, #3
 800071a:	f000 ff41 	bl	80015a0 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 800071e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000722:	2003      	movs	r0, #3
 8000724:	f000 fe71 	bl	800140a <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000728:	4621      	mov	r1, r4
 800072a:	2003      	movs	r0, #3
 800072c:	f000 fe54 	bl	80013d8 <SetEPTxStatus>
  SetDeviceAddress(0);
 8000730:	4620      	mov	r0, r4
 8000732:	f000 fce7 	bl	8001104 <SetDeviceAddress>
  bDeviceState = ATTACHED;
 8000736:	2201      	movs	r2, #1
 8000738:	4b04      	ldr	r3, [pc, #16]	; (800074c <Virtual_Com_Port_Reset+0xdc>)
 800073a:	601a      	str	r2, [r3, #0]
}
 800073c:	bd10      	pop	{r4, pc}
 800073e:	bf00      	nop
 8000740:	2000019c 	.word	0x2000019c
 8000744:	08001fe6 	.word	0x08001fe6
 8000748:	20000064 	.word	0x20000064
 800074c:	20000170 	.word	0x20000170

08000750 <Virtual_Com_Port_GetDeviceDescriptor>:
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8000750:	4901      	ldr	r1, [pc, #4]	; (8000758 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8000752:	f000 badd 	b.w	8000d10 <Standard_GetDescriptorData>
 8000756:	bf00      	nop
 8000758:	2000005c 	.word	0x2000005c

0800075c <Virtual_Com_Port_GetConfigDescriptor>:
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 800075c:	4901      	ldr	r1, [pc, #4]	; (8000764 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 800075e:	f000 bad7 	b.w	8000d10 <Standard_GetDescriptorData>
 8000762:	bf00      	nop
 8000764:	20000054 	.word	0x20000054

08000768 <Virtual_Com_Port_GetStringDescriptor>:
  uint8_t wValue0 = pInformation->USBwValue0;
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 800076e:	2b04      	cmp	r3, #4
 8000770:	d804      	bhi.n	800077c <Virtual_Com_Port_GetStringDescriptor+0x14>
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8000772:	4904      	ldr	r1, [pc, #16]	; (8000784 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8000774:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8000778:	f000 baca 	b.w	8000d10 <Standard_GetDescriptorData>
}
 800077c:	2000      	movs	r0, #0
 800077e:	4770      	bx	lr
 8000780:	2000019c 	.word	0x2000019c
 8000784:	20000098 	.word	0x20000098

08000788 <Virtual_Com_Port_NoData_Setup>:
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000788:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <Virtual_Com_Port_NoData_Setup+0x20>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000792:	2b21      	cmp	r3, #33	; 0x21
 8000794:	d106      	bne.n	80007a4 <Virtual_Com_Port_NoData_Setup+0x1c>
    if (RequestNo == SET_COMM_FEATURE)
 8000796:	f000 00df 	and.w	r0, r0, #223	; 0xdf
      return USB_SUCCESS;
 800079a:	2802      	cmp	r0, #2
 800079c:	bf14      	ite	ne
 800079e:	2002      	movne	r0, #2
 80007a0:	2000      	moveq	r0, #0
 80007a2:	4770      	bx	lr
  return USB_UNSUPPORT;
 80007a4:	2002      	movs	r0, #2
}
 80007a6:	4770      	bx	lr
 80007a8:	2000019c 	.word	0x2000019c

080007ac <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 80007ac:	b508      	push	{r3, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);
 80007ae:	2001      	movs	r0, #1
 80007b0:	f7ff fd84 	bl	80002bc <USB_Cable_Config>

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80007b4:	2201      	movs	r2, #1
 80007b6:	4b07      	ldr	r3, [pc, #28]	; (80007d4 <PowerOn+0x28>)

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80007b8:	2000      	movs	r0, #0
  _SetCNTR(wRegVal);
 80007ba:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80007be:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80007c2:	4905      	ldr	r1, [pc, #20]	; (80007d8 <PowerOn+0x2c>)
  _SetCNTR(wInterrupt_Mask);
 80007c4:	f8c3 0c40 	str.w	r0, [r3, #3136]	; 0xc40
  _SetISTR(0);
 80007c8:	f8c3 0c44 	str.w	r0, [r3, #3140]	; 0xc44
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80007cc:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 80007ce:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40

  return USB_SUCCESS;
}
 80007d2:	bd08      	pop	{r3, pc}
 80007d4:	40005000 	.word	0x40005000
 80007d8:	200001a8 	.word	0x200001a8

080007dc <Suspend>:
void Suspend(void)
{
	uint32_t i =0;
	uint16_t wCNTR;
	uint32_t tmpreg = 0;
  __IO uint32_t savePWR_CR=0;
 80007dc:	2200      	movs	r2, #0
{
 80007de:	b513      	push	{r0, r1, r4, lr}
	/* suspend preparation */
	/* ... */

	/*Store CNTR value */
	wCNTR = _GetCNTR();
 80007e0:	4b34      	ldr	r3, [pc, #208]	; (80008b4 <Suspend+0xd8>)
  __IO uint32_t savePWR_CR=0;
 80007e2:	9201      	str	r2, [sp, #4]
	wCNTR = _GetCNTR();
 80007e4:	f8d3 3c40 	ldr.w	r3, [r3, #3136]	; 0xc40

    /* This a sequence to apply a force RESET to handle a robustness case */

	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 80007e8:	4c33      	ldr	r4, [pc, #204]	; (80008b8 <Suspend+0xdc>)
	wCNTR = _GetCNTR();
 80007ea:	b29b      	uxth	r3, r3
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 80007ec:	0091      	lsls	r1, r2, #2
 80007ee:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80007f2:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
 80007f6:	6809      	ldr	r1, [r1, #0]
 80007f8:	b289      	uxth	r1, r1
 80007fa:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80007fe:	3201      	adds	r2, #1
 8000800:	2a08      	cmp	r2, #8
 8000802:	d1f3      	bne.n	80007ec <Suspend+0x10>

	/* unmask RESET flag */
	wCNTR|=CNTR_RESETM;
	_SetCNTR(wCNTR);
 8000804:	4a2b      	ldr	r2, [pc, #172]	; (80008b4 <Suspend+0xd8>)
 8000806:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
 800080a:	f8c2 1c40 	str.w	r1, [r2, #3136]	; 0xc40

	/*apply FRES */
	wCNTR|=CNTR_FRES;
	_SetCNTR(wCNTR);
 800080e:	f023 0301 	bic.w	r3, r3, #1
 8000812:	f041 0101 	orr.w	r1, r1, #1
 8000816:	f8c2 1c40 	str.w	r1, [r2, #3136]	; 0xc40

	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
 800081a:	b299      	uxth	r1, r3
	_SetCNTR(wCNTR);
 800081c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000820:	f8c2 3c40 	str.w	r3, [r2, #3136]	; 0xc40

	/*poll for RESET flag in ISTR*/
	while((_GetISTR()&ISTR_RESET) == 0);
 8000824:	f8d2 3c44 	ldr.w	r3, [r2, #3140]	; 0xc44
 8000828:	055b      	lsls	r3, r3, #21
 800082a:	d5fb      	bpl.n	8000824 <Suspend+0x48>

	/* clear RESET flag in ISTR */
	_SetISTR((uint16_t)CLR_RESET);
 800082c:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000830:	f8c2 3c44 	str.w	r3, [r2, #3140]	; 0xc44

	/*restore Enpoints*/
	for (i=0;i<8;i++)
 8000834:	2300      	movs	r3, #0
	_SetENDPOINT(i, EP[i]);
 8000836:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800083a:	009a      	lsls	r2, r3, #2
 800083c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
	for (i=0;i<8;i++)
 8000840:	3301      	adds	r3, #1
 8000842:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8000846:	b280      	uxth	r0, r0
 8000848:	2b08      	cmp	r3, #8
	_SetENDPOINT(i, EP[i]);
 800084a:	6010      	str	r0, [r2, #0]
	for (i=0;i<8;i++)
 800084c:	d1f3      	bne.n	8000836 <Suspend+0x5a>

	/* Now it is safe to enter macrocell in suspend mode */
	wCNTR |= CNTR_FSUSP;
	_SetCNTR(wCNTR);
 800084e:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <Suspend+0xd8>)
 8000850:	f441 6181 	orr.w	r1, r1, #1032	; 0x408
 8000854:	f8c3 1c40 	str.w	r1, [r3, #3136]	; 0xc40

	/* force low-power mode in the macrocell */
	wCNTR = _GetCNTR();
 8000858:	f8d3 2c40 	ldr.w	r2, [r3, #3136]	; 0xc40
	wCNTR |= CNTR_LPMODE;
	_SetCNTR(wCNTR);

	/*prepare entry in low power mode (STOP mode)*/
	/* Select the regulator state in STOP mode*/
	savePWR_CR = PWR->CR;
 800085c:	4917      	ldr	r1, [pc, #92]	; (80008bc <Suspend+0xe0>)
	wCNTR = _GetCNTR();
 800085e:	b292      	uxth	r2, r2
	_SetCNTR(wCNTR);
 8000860:	f042 0204 	orr.w	r2, r2, #4
 8000864:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40
	savePWR_CR = PWR->CR;
 8000868:	680a      	ldr	r2, [r1, #0]
 800086a:	9201      	str	r2, [sp, #4]
	tmpreg = PWR->CR;
 800086c:	680a      	ldr	r2, [r1, #0]
	/* Clear PDDS and LPDS bits */
	tmpreg &= ((uint32_t)0xFFFFFFFC);
 800086e:	f022 0203 	bic.w	r2, r2, #3
	/* Set LPDS bit according to PWR_Regulator value */
	tmpreg |= PWR_Regulator_LowPower;
 8000872:	f042 0201 	orr.w	r2, r2, #1
	/* Store the new value */
	PWR->CR = tmpreg;
 8000876:	600a      	str	r2, [r1, #0]
	/* Set SLEEPDEEP bit of Cortex System Control Register */
        SCB->SCR |= SCB_SCR_SLEEPDEEP;
 8000878:	4a11      	ldr	r2, [pc, #68]	; (80008c0 <Suspend+0xe4>)
 800087a:	6910      	ldr	r0, [r2, #16]
 800087c:	f040 0004 	orr.w	r0, r0, #4
 8000880:	6110      	str	r0, [r2, #16]

	/* enter system in STOP mode, only when wakeup flag in not set */
	if((_GetISTR()&ISTR_WKUP)==0)
 8000882:	f8d3 0c44 	ldr.w	r0, [r3, #3140]	; 0xc44
 8000886:	04c0      	lsls	r0, r0, #19
 8000888:	d406      	bmi.n	8000898 <Suspend+0xbc>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800088a:	bf30      	wfi
		/*restore sleep mode configuration */
		/* restore Power regulator config in sleep mode*/
		PWR->CR = savePWR_CR;

		/* Reset SLEEPDEEP bit of Cortex System Control Register */
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
 800088c:	6913      	ldr	r3, [r2, #16]
 800088e:	f023 0304 	bic.w	r3, r3, #4
 8000892:	6113      	str	r3, [r2, #16]
    }
}
 8000894:	b002      	add	sp, #8
 8000896:	bd10      	pop	{r4, pc}
		_SetISTR(CLR_WKUP);
 8000898:	f64e 70ff 	movw	r0, #61439	; 0xefff
 800089c:	f8c3 0c44 	str.w	r0, [r3, #3140]	; 0xc44
        _SetCNTR(wCNTR);
 80008a0:	f64f 70f7 	movw	r0, #65527	; 0xfff7
        wCNTR = _GetCNTR();
 80008a4:	f8d3 4c40 	ldr.w	r4, [r3, #3136]	; 0xc40
        _SetCNTR(wCNTR);
 80008a8:	4020      	ands	r0, r4
 80008aa:	f8c3 0c40 	str.w	r0, [r3, #3136]	; 0xc40
		PWR->CR = savePWR_CR;
 80008ae:	9b01      	ldr	r3, [sp, #4]
 80008b0:	600b      	str	r3, [r1, #0]
 80008b2:	e7eb      	b.n	800088c <Suspend+0xb0>
 80008b4:	40005000 	.word	0x40005000
 80008b8:	2000014c 	.word	0x2000014c
 80008bc:	40007000 	.word	0x40007000
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <Resume_Init>:
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 80008c4:	f64f 73fb 	movw	r3, #65531	; 0xfffb
{
 80008c8:	b510      	push	{r4, lr}
  wCNTR = _GetCNTR();
 80008ca:	4c06      	ldr	r4, [pc, #24]	; (80008e4 <Resume_Init+0x20>)
 80008cc:	f8d4 2c40 	ldr.w	r2, [r4, #3136]	; 0xc40
  _SetCNTR(wCNTR);
 80008d0:	4013      	ands	r3, r2
 80008d2:	f8c4 3c40 	str.w	r3, [r4, #3136]	; 0xc40

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80008d6:	f7ff fcc5 	bl	8000264 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 80008da:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80008de:	f8c4 3c40 	str.w	r3, [r4, #3136]	; 0xc40

  /* reverse suspend preparation */
  /* ... */

}
 80008e2:	bd10      	pop	{r4, pc}
 80008e4:	40005000 	.word	0x40005000

080008e8 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 80008e8:	b510      	push	{r4, lr}
 80008ea:	4c27      	ldr	r4, [pc, #156]	; (8000988 <Resume+0xa0>)
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 80008ec:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 80008ee:	bf18      	it	ne
 80008f0:	7020      	strbne	r0, [r4, #0]
  switch (ResumeS.eState)
 80008f2:	7823      	ldrb	r3, [r4, #0]
 80008f4:	2b05      	cmp	r3, #5
 80008f6:	d809      	bhi.n	800090c <Resume+0x24>
 80008f8:	e8df f003 	tbb	[pc, r3]
 80008fc:	19150d03 	.word	0x19150d03
 8000900:	2f22      	.short	0x2f22
  {
    case RESUME_EXTERNAL:
      if (remotewakeupon ==0)
 8000902:	4b22      	ldr	r3, [pc, #136]	; (800098c <Resume+0xa4>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	b91b      	cbnz	r3, 8000910 <Resume+0x28>
      {
        Resume_Init();
 8000908:	f7ff ffdc 	bl	80008c4 <Resume_Init>
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 800090c:	2306      	movs	r3, #6
 800090e:	e000      	b.n	8000912 <Resume+0x2a>
        ResumeS.eState = RESUME_ON;
 8000910:	2305      	movs	r3, #5
      ResumeS.eState = RESUME_OFF;
 8000912:	7023      	strb	r3, [r4, #0]
      break;
  }
}
 8000914:	e006      	b.n	8000924 <Resume+0x3c>
      Resume_Init();
 8000916:	f7ff ffd5 	bl	80008c4 <Resume_Init>
      ResumeS.eState = RESUME_START;
 800091a:	2304      	movs	r3, #4
      remotewakeupon = 1;
 800091c:	2201      	movs	r2, #1
      ResumeS.eState = RESUME_START;
 800091e:	7023      	strb	r3, [r4, #0]
      remotewakeupon = 1;
 8000920:	4b1a      	ldr	r3, [pc, #104]	; (800098c <Resume+0xa4>)
 8000922:	601a      	str	r2, [r3, #0]
}
 8000924:	bd10      	pop	{r4, pc}
      ResumeS.bESOFcnt = 2;
 8000926:	2302      	movs	r3, #2
 8000928:	7063      	strb	r3, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 800092a:	2303      	movs	r3, #3
 800092c:	e7f1      	b.n	8000912 <Resume+0x2a>
      ResumeS.bESOFcnt--;
 800092e:	7863      	ldrb	r3, [r4, #1]
 8000930:	3b01      	subs	r3, #1
 8000932:	b2db      	uxtb	r3, r3
 8000934:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 8000936:	7863      	ldrb	r3, [r4, #1]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d1f3      	bne.n	8000924 <Resume+0x3c>
        ResumeS.eState = RESUME_START;
 800093c:	2304      	movs	r3, #4
 800093e:	e7e8      	b.n	8000912 <Resume+0x2a>
      wCNTR = _GetCNTR();
 8000940:	4a13      	ldr	r2, [pc, #76]	; (8000990 <Resume+0xa8>)
 8000942:	f8d2 3c40 	ldr.w	r3, [r2, #3136]	; 0xc40
 8000946:	b29b      	uxth	r3, r3
      _SetCNTR(wCNTR);
 8000948:	f043 0310 	orr.w	r3, r3, #16
 800094c:	f8c2 3c40 	str.w	r3, [r2, #3136]	; 0xc40
      ResumeS.eState = RESUME_ON;
 8000950:	2305      	movs	r3, #5
 8000952:	7023      	strb	r3, [r4, #0]
      ResumeS.bESOFcnt = 10;
 8000954:	230a      	movs	r3, #10
 8000956:	7063      	strb	r3, [r4, #1]
      break;
 8000958:	e7e4      	b.n	8000924 <Resume+0x3c>
      ResumeS.bESOFcnt--;
 800095a:	7863      	ldrb	r3, [r4, #1]
 800095c:	3b01      	subs	r3, #1
 800095e:	b2db      	uxtb	r3, r3
 8000960:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 8000962:	7863      	ldrb	r3, [r4, #1]
 8000964:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8000968:	2b00      	cmp	r3, #0
 800096a:	d1db      	bne.n	8000924 <Resume+0x3c>
        _SetCNTR(wCNTR);
 800096c:	f64f 73ef 	movw	r3, #65519	; 0xffef
        wCNTR = _GetCNTR();
 8000970:	4a07      	ldr	r2, [pc, #28]	; (8000990 <Resume+0xa8>)
 8000972:	f8d2 0c40 	ldr.w	r0, [r2, #3136]	; 0xc40
        _SetCNTR(wCNTR);
 8000976:	4003      	ands	r3, r0
 8000978:	f8c2 3c40 	str.w	r3, [r2, #3136]	; 0xc40
        ResumeS.eState = RESUME_OFF;
 800097c:	2306      	movs	r3, #6
 800097e:	7023      	strb	r3, [r4, #0]
        remotewakeupon = 0;
 8000980:	4b02      	ldr	r3, [pc, #8]	; (800098c <Resume+0xa4>)
 8000982:	6019      	str	r1, [r3, #0]
 8000984:	e7ce      	b.n	8000924 <Resume+0x3c>
 8000986:	bf00      	nop
 8000988:	2000016c 	.word	0x2000016c
 800098c:	20000174 	.word	0x20000174
 8000990:	40005000 	.word	0x40005000

08000994 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 8000994:	b510      	push	{r4, lr}
 8000996:	4c06      	ldr	r4, [pc, #24]	; (80009b0 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8000998:	b918      	cbnz	r0, 80009a2 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 800099a:	2201      	movs	r2, #1
 800099c:	6823      	ldr	r3, [r4, #0]
 800099e:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
  return (uint8_t *)&pInformation->Current_Configuration;
}
 80009a0:	bd10      	pop	{r4, pc}
  pUser_Standard_Requests->User_GetConfiguration();
 80009a2:	4b04      	ldr	r3, [pc, #16]	; (80009b4 <Standard_GetConfiguration+0x20>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
 80009aa:	6820      	ldr	r0, [r4, #0]
 80009ac:	300a      	adds	r0, #10
 80009ae:	e7f7      	b.n	80009a0 <Standard_GetConfiguration+0xc>
 80009b0:	2000019c 	.word	0x2000019c
 80009b4:	200001a4 	.word	0x200001a4

080009b8 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 80009b8:	b510      	push	{r4, lr}
 80009ba:	4c06      	ldr	r4, [pc, #24]	; (80009d4 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 80009bc:	b918      	cbnz	r0, 80009c6 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80009be:	2201      	movs	r2, #1
 80009c0:	6823      	ldr	r3, [r4, #0]
 80009c2:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
  return (uint8_t *)&pInformation->Current_AlternateSetting;
}
 80009c4:	bd10      	pop	{r4, pc}
  pUser_Standard_Requests->User_GetInterface();
 80009c6:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <Standard_GetInterface+0x20>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 80009ce:	6820      	ldr	r0, [r4, #0]
 80009d0:	300c      	adds	r0, #12
 80009d2:	e7f7      	b.n	80009c4 <Standard_GetInterface+0xc>
 80009d4:	2000019c 	.word	0x2000019c
 80009d8:	200001a4 	.word	0x200001a4

080009dc <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 80009dc:	b508      	push	{r3, lr}
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80009de:	4b1f      	ldr	r3, [pc, #124]	; (8000a5c <Standard_GetStatus+0x80>)
 80009e0:	6819      	ldr	r1, [r3, #0]
  if (Length == 0)
 80009e2:	4603      	mov	r3, r0
 80009e4:	2000      	movs	r0, #0
 80009e6:	b91b      	cbnz	r3, 80009f0 <Standard_GetStatus+0x14>
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80009e8:	2202      	movs	r2, #2
    return 0;
 80009ea:	4618      	mov	r0, r3
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80009ec:	820a      	strh	r2, [r1, #16]
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 80009ee:	bd08      	pop	{r3, pc}
  StatusInfo.w = 0;
 80009f0:	4a1b      	ldr	r2, [pc, #108]	; (8000a60 <Standard_GetStatus+0x84>)
 80009f2:	8010      	strh	r0, [r2, #0]
  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80009f4:	780b      	ldrb	r3, [r1, #0]
 80009f6:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 80009fa:	d112      	bne.n	8000a22 <Standard_GetStatus+0x46>
    uint8_t Feature = pInformation->Current_Feature;
 80009fc:	7a49      	ldrb	r1, [r1, #9]
    if (ValBit(Feature, 5))
 80009fe:	068b      	lsls	r3, r1, #26
      SetBit(StatusInfo0, 1);
 8000a00:	bf44      	itt	mi
 8000a02:	2302      	movmi	r3, #2
 8000a04:	7013      	strbmi	r3, [r2, #0]
      SetBit(StatusInfo0, 0);
 8000a06:	7813      	ldrb	r3, [r2, #0]
    if (ValBit(Feature, 6))
 8000a08:	0648      	lsls	r0, r1, #25
      SetBit(StatusInfo0, 0);
 8000a0a:	bf4c      	ite	mi
 8000a0c:	f043 0301 	orrmi.w	r3, r3, #1
      ClrBit(StatusInfo0, 0);
 8000a10:	f023 0301 	bicpl.w	r3, r3, #1
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8000a14:	7013      	strb	r3, [r2, #0]
  pUser_Standard_Requests->User_GetStatus();
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <Standard_GetStatus+0x88>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	691b      	ldr	r3, [r3, #16]
 8000a1c:	4798      	blx	r3
  return (uint8_t *)&StatusInfo;
 8000a1e:	4810      	ldr	r0, [pc, #64]	; (8000a60 <Standard_GetStatus+0x84>)
 8000a20:	e7e5      	b.n	80009ee <Standard_GetStatus+0x12>
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d017      	beq.n	8000a56 <Standard_GetStatus+0x7a>
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8000a26:	2b02      	cmp	r3, #2
 8000a28:	d1e1      	bne.n	80009ee <Standard_GetStatus+0x12>
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8000a2a:	7949      	ldrb	r1, [r1, #5]
      if (_GetTxStallStatus(Related_Endpoint))
 8000a2c:	f001 030f 	and.w	r3, r1, #15
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a36:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    if (ValBit(wIndex0, 7))
 8000a3a:	0609      	lsls	r1, r1, #24
      if (_GetTxStallStatus(Related_Endpoint))
 8000a3c:	681b      	ldr	r3, [r3, #0]
    if (ValBit(wIndex0, 7))
 8000a3e:	d505      	bpl.n	8000a4c <Standard_GetStatus+0x70>
      if (_GetTxStallStatus(Related_Endpoint))
 8000a40:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000a44:	2b10      	cmp	r3, #16
 8000a46:	d1e6      	bne.n	8000a16 <Standard_GetStatus+0x3a>
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e7e3      	b.n	8000a14 <Standard_GetStatus+0x38>
      if (_GetRxStallStatus(Related_Endpoint))
 8000a4c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8000a50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a54:	e7f7      	b.n	8000a46 <Standard_GetStatus+0x6a>
    return (uint8_t *)&StatusInfo;
 8000a56:	4610      	mov	r0, r2
 8000a58:	e7c9      	b.n	80009ee <Standard_GetStatus+0x12>
 8000a5a:	bf00      	nop
 8000a5c:	2000019c 	.word	0x2000019c
 8000a60:	2000017a 	.word	0x2000017a
 8000a64:	200001a4 	.word	0x200001a4

08000a68 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8000a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8000a6c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8000afc <DataStageIn+0x94>
 8000a70:	4f23      	ldr	r7, [pc, #140]	; (8000b00 <DataStageIn+0x98>)
 8000a72:	f8d8 5000 	ldr.w	r5, [r8]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8000a76:	8a2c      	ldrh	r4, [r5, #16]
  uint32_t ControlState = pInformation->ControlState;

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8000a78:	b9d4      	cbnz	r4, 8000ab0 <DataStageIn+0x48>
 8000a7a:	7a2e      	ldrb	r6, [r5, #8]
 8000a7c:	2e04      	cmp	r6, #4
 8000a7e:	d117      	bne.n	8000ab0 <DataStageIn+0x48>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8000a80:	4920      	ldr	r1, [pc, #128]	; (8000b04 <DataStageIn+0x9c>)
 8000a82:	780b      	ldrb	r3, [r1, #0]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d10f      	bne.n	8000aa8 <DataStageIn+0x40>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8000a88:	4b1f      	ldr	r3, [pc, #124]	; (8000b08 <DataStageIn+0xa0>)
 8000a8a:	f8d3 2c50 	ldr.w	r2, [r3, #3152]	; 0xc50
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <DataStageIn+0xa4>)
 8000a90:	b292      	uxth	r2, r2
 8000a92:	4413      	add	r3, r2
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	601c      	str	r4, [r3, #0]
 8000a98:	2330      	movs	r3, #48	; 0x30
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8000a9a:	700c      	strb	r4, [r1, #0]
      Send0LengthData();
 8000a9c:	803b      	strh	r3, [r7, #0]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8000a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8000aa2:	721e      	strb	r6, [r3, #8]
}
 8000aa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      vSetEPTxStatus(EP_TX_STALL);
 8000aa8:	2310      	movs	r3, #16
      ControlState = WAIT_STATUS_OUT;
 8000aaa:	2607      	movs	r6, #7
      vSetEPTxStatus(EP_TX_STALL);
 8000aac:	803b      	strh	r3, [r7, #0]
 8000aae:	e7f6      	b.n	8000a9e <DataStageIn+0x36>
  Length = pEPinfo->PacketSize;
 8000ab0:	8aaa      	ldrh	r2, [r5, #20]
  DataBuffer = (*pEPinfo->CopyData)(Length);
 8000ab2:	69ab      	ldr	r3, [r5, #24]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8000ab4:	4294      	cmp	r4, r2
 8000ab6:	bf94      	ite	ls
 8000ab8:	2604      	movls	r6, #4
 8000aba:	2602      	movhi	r6, #2
  DataBuffer = (*pEPinfo->CopyData)(Length);
 8000abc:	4294      	cmp	r4, r2
 8000abe:	bf28      	it	cs
 8000ac0:	4614      	movcs	r4, r2
 8000ac2:	4620      	mov	r0, r4
 8000ac4:	4798      	blx	r3
 8000ac6:	4681      	mov	r9, r0
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f000 fd39 	bl	8001540 <GetEPTxAddr>
 8000ace:	4622      	mov	r2, r4
 8000ad0:	4601      	mov	r1, r0
 8000ad2:	4648      	mov	r0, r9
 8000ad4:	f000 fc4a 	bl	800136c <UserToPMABufferCopy>
  SetEPTxCount(ENDP0, Length);
 8000ad8:	4621      	mov	r1, r4
 8000ada:	2000      	movs	r0, #0
 8000adc:	f000 fd50 	bl	8001580 <SetEPTxCount>
  pEPinfo->Usb_wLength -= Length;
 8000ae0:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8000ae2:	8a6a      	ldrh	r2, [r5, #18]
  pEPinfo->Usb_wLength -= Length;
 8000ae4:	1b1b      	subs	r3, r3, r4
 8000ae6:	822b      	strh	r3, [r5, #16]
  vSetEPTxStatus(EP_TX_VALID);
 8000ae8:	2330      	movs	r3, #48	; 0x30
  pEPinfo->Usb_wOffset += Length;
 8000aea:	4414      	add	r4, r2
  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8000aec:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  vSetEPTxStatus(EP_TX_VALID);
 8000af0:	803b      	strh	r3, [r7, #0]
  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8000af2:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <DataStageIn+0xa8>)
  pEPinfo->Usb_wOffset += Length;
 8000af4:	826c      	strh	r4, [r5, #18]
  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8000af6:	801a      	strh	r2, [r3, #0]
 8000af8:	e7d1      	b.n	8000a9e <DataStageIn+0x36>
 8000afa:	bf00      	nop
 8000afc:	2000019c 	.word	0x2000019c
 8000b00:	200001ac 	.word	0x200001ac
 8000b04:	20000178 	.word	0x20000178
 8000b08:	40005000 	.word	0x40005000
 8000b0c:	20003002 	.word	0x20003002
 8000b10:	200001aa 	.word	0x200001aa

08000b14 <Standard_SetConfiguration>:
{
 8000b14:	b510      	push	{r4, lr}
  if ((pInformation->USBwValue0 <=
 8000b16:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8000b18:	490a      	ldr	r1, [pc, #40]	; (8000b44 <Standard_SetConfiguration+0x30>)
  if ((pInformation->USBwValue0 <=
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	7849      	ldrb	r1, [r1, #1]
 8000b1e:	78da      	ldrb	r2, [r3, #3]
 8000b20:	4291      	cmp	r1, r2
 8000b22:	d30a      	bcc.n	8000b3a <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8000b24:	789c      	ldrb	r4, [r3, #2]
 8000b26:	b944      	cbnz	r4, 8000b3a <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8000b28:	8899      	ldrh	r1, [r3, #4]
 8000b2a:	b931      	cbnz	r1, 8000b3a <Standard_SetConfiguration+0x26>
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8000b2c:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8000b2e:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <Standard_SetConfiguration+0x34>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	4798      	blx	r3
}
 8000b36:	4620      	mov	r0, r4
 8000b38:	bd10      	pop	{r4, pc}
    return USB_UNSUPPORT;
 8000b3a:	2402      	movs	r4, #2
 8000b3c:	e7fb      	b.n	8000b36 <Standard_SetConfiguration+0x22>
 8000b3e:	bf00      	nop
 8000b40:	2000019c 	.word	0x2000019c
 8000b44:	20000094 	.word	0x20000094
 8000b48:	200001a4 	.word	0x200001a4

08000b4c <Standard_SetInterface>:
{
 8000b4c:	b538      	push	{r3, r4, r5, lr}
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8000b4e:	4a0e      	ldr	r2, [pc, #56]	; (8000b88 <Standard_SetInterface+0x3c>)
 8000b50:	4d0e      	ldr	r5, [pc, #56]	; (8000b8c <Standard_SetInterface+0x40>)
 8000b52:	6812      	ldr	r2, [r2, #0]
 8000b54:	682b      	ldr	r3, [r5, #0]
 8000b56:	6992      	ldr	r2, [r2, #24]
 8000b58:	78d9      	ldrb	r1, [r3, #3]
 8000b5a:	7958      	ldrb	r0, [r3, #5]
 8000b5c:	4790      	blx	r2
  if (pInformation->Current_Configuration != 0)
 8000b5e:	682b      	ldr	r3, [r5, #0]
 8000b60:	7a9a      	ldrb	r2, [r3, #10]
 8000b62:	b17a      	cbz	r2, 8000b84 <Standard_SetInterface+0x38>
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8000b64:	b970      	cbnz	r0, 8000b84 <Standard_SetInterface+0x38>
 8000b66:	791a      	ldrb	r2, [r3, #4]
 8000b68:	b962      	cbnz	r2, 8000b84 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8000b6a:	789c      	ldrb	r4, [r3, #2]
 8000b6c:	b954      	cbnz	r4, 8000b84 <Standard_SetInterface+0x38>
      pUser_Standard_Requests->User_SetInterface();
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <Standard_SetInterface+0x44>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8000b76:	682b      	ldr	r3, [r5, #0]
 8000b78:	795a      	ldrb	r2, [r3, #5]
 8000b7a:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8000b7c:	78da      	ldrb	r2, [r3, #3]
 8000b7e:	731a      	strb	r2, [r3, #12]
}
 8000b80:	4620      	mov	r0, r4
 8000b82:	bd38      	pop	{r3, r4, r5, pc}
  return USB_UNSUPPORT;
 8000b84:	2402      	movs	r4, #2
 8000b86:	e7fb      	b.n	8000b80 <Standard_SetInterface+0x34>
 8000b88:	200001a0 	.word	0x200001a0
 8000b8c:	2000019c 	.word	0x2000019c
 8000b90:	200001a4 	.word	0x200001a4

08000b94 <Standard_ClearFeature>:
{
 8000b94:	b570      	push	{r4, r5, r6, lr}
  uint32_t     Type_Rec = Type_Recipient;
 8000b96:	4b2f      	ldr	r3, [pc, #188]	; (8000c54 <Standard_ClearFeature+0xc0>)
 8000b98:	681d      	ldr	r5, [r3, #0]
 8000b9a:	782b      	ldrb	r3, [r5, #0]
  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8000b9c:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8000ba0:	d105      	bne.n	8000bae <Standard_ClearFeature+0x1a>
    ClrBit(pInformation->Current_Feature, 5);
 8000ba2:	7a6a      	ldrb	r2, [r5, #9]
 8000ba4:	f022 0220 	bic.w	r2, r2, #32
 8000ba8:	726a      	strb	r2, [r5, #9]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	bd70      	pop	{r4, r5, r6, pc}
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	d14d      	bne.n	8000c4e <Standard_ClearFeature+0xba>
    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8000bb2:	886a      	ldrh	r2, [r5, #2]
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	d1f8      	bne.n	8000baa <Standard_ClearFeature+0x16>
        || (pInformation->USBwIndex1 != 0))
 8000bb8:	792a      	ldrb	r2, [r5, #4]
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	d1f5      	bne.n	8000baa <Standard_ClearFeature+0x16>
    wIndex0 = pInformation->USBwIndex0;
 8000bbe:	7969      	ldrb	r1, [r5, #5]
    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8000bc0:	4e25      	ldr	r6, [pc, #148]	; (8000c58 <Standard_ClearFeature+0xc4>)
    rEP = wIndex0 & ~0x80;
 8000bc2:	f021 0080 	bic.w	r0, r1, #128	; 0x80
      Status = _GetEPTxStatus(Related_Endpoint);
 8000bc6:	0084      	lsls	r4, r0, #2
 8000bc8:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8000bcc:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
 8000bd0:	6822      	ldr	r2, [r4, #0]
    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8000bd2:	7836      	ldrb	r6, [r6, #0]
    if (ValBit(pInformation->USBwIndex0, 7))
 8000bd4:	b249      	sxtb	r1, r1
 8000bd6:	2900      	cmp	r1, #0
      Status = _GetEPTxStatus(Related_Endpoint);
 8000bd8:	bfb4      	ite	lt
 8000bda:	f002 0230 	andlt.w	r2, r2, #48	; 0x30
      Status = _GetEPRxStatus(Related_Endpoint);
 8000bde:	f402 5240 	andge.w	r2, r2, #12288	; 0x3000
    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8000be2:	4286      	cmp	r6, r0
 8000be4:	d9e1      	bls.n	8000baa <Standard_ClearFeature+0x16>
 8000be6:	2a00      	cmp	r2, #0
 8000be8:	d0df      	beq.n	8000baa <Standard_ClearFeature+0x16>
        || (pInformation->Current_Configuration == 0))
 8000bea:	7aaa      	ldrb	r2, [r5, #10]
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	d0dc      	beq.n	8000baa <Standard_ClearFeature+0x16>
    if (wIndex0 & 0x80)
 8000bf0:	2900      	cmp	r1, #0
      if (_GetTxStallStatus(Related_Endpoint ))
 8000bf2:	6823      	ldr	r3, [r4, #0]
    if (wIndex0 & 0x80)
 8000bf4:	da11      	bge.n	8000c1a <Standard_ClearFeature+0x86>
      if (_GetTxStallStatus(Related_Endpoint ))
 8000bf6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000bfa:	2b10      	cmp	r3, #16
 8000bfc:	d107      	bne.n	8000c0e <Standard_ClearFeature+0x7a>
        ClearDTOG_TX(Related_Endpoint);
 8000bfe:	b2c4      	uxtb	r4, r0
 8000c00:	4620      	mov	r0, r4
 8000c02:	f000 fc66 	bl	80014d2 <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8000c06:	2130      	movs	r1, #48	; 0x30
 8000c08:	4620      	mov	r0, r4
 8000c0a:	f000 fbe5 	bl	80013d8 <SetEPTxStatus>
    pUser_Standard_Requests->User_ClearFeature();
 8000c0e:	4b13      	ldr	r3, [pc, #76]	; (8000c5c <Standard_ClearFeature+0xc8>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	695b      	ldr	r3, [r3, #20]
 8000c14:	4798      	blx	r3
    return USB_SUCCESS;
 8000c16:	2300      	movs	r3, #0
 8000c18:	e7c7      	b.n	8000baa <Standard_ClearFeature+0x16>
      if (_GetRxStallStatus(Related_Endpoint))
 8000c1a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8000c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c22:	d1f4      	bne.n	8000c0e <Standard_ClearFeature+0x7a>
        if (Related_Endpoint == ENDP0)
 8000c24:	4d0e      	ldr	r5, [pc, #56]	; (8000c60 <Standard_ClearFeature+0xcc>)
 8000c26:	b978      	cbnz	r0, 8000c48 <Standard_ClearFeature+0xb4>
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8000c28:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <Standard_ClearFeature+0xd0>)
 8000c2a:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8000c2e:	f000 fcb7 	bl	80015a0 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8000c32:	6823      	ldr	r3, [r4, #0]
 8000c34:	402b      	ands	r3, r5
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8000c3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c44:	6023      	str	r3, [r4, #0]
 8000c46:	e7e2      	b.n	8000c0e <Standard_ClearFeature+0x7a>
          ClearDTOG_RX(Related_Endpoint);
 8000c48:	f000 fc30 	bl	80014ac <ClearDTOG_RX>
 8000c4c:	e7f1      	b.n	8000c32 <Standard_ClearFeature+0x9e>
  return USB_UNSUPPORT;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	e7ab      	b.n	8000baa <Standard_ClearFeature+0x16>
 8000c52:	bf00      	nop
 8000c54:	2000019c 	.word	0x2000019c
 8000c58:	20000094 	.word	0x20000094
 8000c5c:	200001a4 	.word	0x200001a4
 8000c60:	ffffbf8f 	.word	0xffffbf8f
 8000c64:	20000064 	.word	0x20000064

08000c68 <Standard_SetEndPointFeature>:
{
 8000c68:	b538      	push	{r3, r4, r5, lr}
  wIndex0 = pInformation->USBwIndex0;
 8000c6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ce0 <Standard_SetEndPointFeature+0x78>)
  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8000c6c:	4d1d      	ldr	r5, [pc, #116]	; (8000ce4 <Standard_SetEndPointFeature+0x7c>)
  wIndex0 = pInformation->USBwIndex0;
 8000c6e:	6818      	ldr	r0, [r3, #0]
  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8000c70:	782d      	ldrb	r5, [r5, #0]
  wIndex0 = pInformation->USBwIndex0;
 8000c72:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8000c74:	f021 0480 	bic.w	r4, r1, #128	; 0x80
    Status = _GetEPTxStatus(Related_Endpoint);
 8000c78:	00a2      	lsls	r2, r4, #2
 8000c7a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000c7e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8000c82:	6813      	ldr	r3, [r2, #0]
  if (ValBit(pInformation->USBwIndex0, 7))
 8000c84:	b249      	sxtb	r1, r1
 8000c86:	2900      	cmp	r1, #0
    Status = _GetEPTxStatus(Related_Endpoint);
 8000c88:	bfb4      	ite	lt
 8000c8a:	f003 0330 	andlt.w	r3, r3, #48	; 0x30
    Status = _GetEPRxStatus(Related_Endpoint);
 8000c8e:	f403 5340 	andge.w	r3, r3, #12288	; 0x3000
  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8000c92:	42a5      	cmp	r5, r4
 8000c94:	d921      	bls.n	8000cda <Standard_SetEndPointFeature+0x72>
      || pInformation->USBwValue != 0 || Status == 0
 8000c96:	8844      	ldrh	r4, [r0, #2]
 8000c98:	b9fc      	cbnz	r4, 8000cda <Standard_SetEndPointFeature+0x72>
 8000c9a:	b1f3      	cbz	r3, 8000cda <Standard_SetEndPointFeature+0x72>
      || pInformation->Current_Configuration == 0)
 8000c9c:	7a83      	ldrb	r3, [r0, #10]
 8000c9e:	b1e3      	cbz	r3, 8000cda <Standard_SetEndPointFeature+0x72>
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8000ca0:	6813      	ldr	r3, [r2, #0]
    if (wIndex0 & 0x80)
 8000ca2:	2900      	cmp	r1, #0
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8000ca4:	bfb5      	itete	lt
 8000ca6:	f423 43e0 	biclt.w	r3, r3, #28672	; 0x7000
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8000caa:	f423 4380 	bicge.w	r3, r3, #16384	; 0x4000
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8000cae:	f023 0340 	biclt.w	r3, r3, #64	; 0x40
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8000cb2:	f023 0370 	bicge.w	r3, r3, #112	; 0x70
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8000cb6:	bfb5      	itete	lt
 8000cb8:	b29b      	uxthlt	r3, r3
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8000cba:	b29b      	uxthge	r3, r3
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8000cbc:	f083 0310 	eorlt.w	r3, r3, #16
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8000cc0:	f483 5380 	eorge.w	r3, r3, #4096	; 0x1000
 8000cc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ccc:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests->User_SetEndPointFeature();
 8000cce:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <Standard_SetEndPointFeature+0x80>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4798      	blx	r3
  return USB_SUCCESS;
 8000cd6:	2000      	movs	r0, #0
}
 8000cd8:	bd38      	pop	{r3, r4, r5, pc}
    return USB_UNSUPPORT;
 8000cda:	2002      	movs	r0, #2
 8000cdc:	e7fc      	b.n	8000cd8 <Standard_SetEndPointFeature+0x70>
 8000cde:	bf00      	nop
 8000ce0:	2000019c 	.word	0x2000019c
 8000ce4:	20000094 	.word	0x20000094
 8000ce8:	200001a4 	.word	0x200001a4

08000cec <Standard_SetDeviceFeature>:
{
 8000cec:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <Standard_SetDeviceFeature+0x1c>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	7a53      	ldrb	r3, [r2, #9]
 8000cf4:	f043 0320 	orr.w	r3, r3, #32
 8000cf8:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8000cfa:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <Standard_SetDeviceFeature+0x20>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	69db      	ldr	r3, [r3, #28]
 8000d00:	4798      	blx	r3
}
 8000d02:	2000      	movs	r0, #0
 8000d04:	bd08      	pop	{r3, pc}
 8000d06:	bf00      	nop
 8000d08:	2000019c 	.word	0x2000019c
 8000d0c:	200001a4 	.word	0x200001a4

08000d10 <Standard_GetDescriptorData>:
  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <Standard_GetDescriptorData+0x18>)
{
 8000d12:	b510      	push	{r4, lr}
  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8000d14:	681c      	ldr	r4, [r3, #0]
 8000d16:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8000d18:	b918      	cbnz	r0, 8000d22 <Standard_GetDescriptorData+0x12>
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8000d1a:	888b      	ldrh	r3, [r1, #4]
 8000d1c:	1a9b      	subs	r3, r3, r2
 8000d1e:	8223      	strh	r3, [r4, #16]
}
 8000d20:	bd10      	pop	{r4, pc}
  return pDesc->Descriptor + wOffset;
 8000d22:	6808      	ldr	r0, [r1, #0]
 8000d24:	4410      	add	r0, r2
 8000d26:	e7fb      	b.n	8000d20 <Standard_GetDescriptorData+0x10>
 8000d28:	2000019c 	.word	0x2000019c

08000d2c <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8000d2c:	b508      	push	{r3, lr}
   
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <Post0_Process+0x30>)
 8000d30:	2000      	movs	r0, #0
 8000d32:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8000d36:	f000 fc33 	bl	80015a0 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8000d3a:	4b09      	ldr	r3, [pc, #36]	; (8000d60 <Post0_Process+0x34>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	7a18      	ldrb	r0, [r3, #8]
 8000d40:	2808      	cmp	r0, #8
 8000d42:	d106      	bne.n	8000d52 <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8000d44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <Post0_Process+0x38>)
 8000d4a:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8000d4c:	2210      	movs	r2, #16
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <Post0_Process+0x3c>)
 8000d50:	801a      	strh	r2, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 8000d52:	f1a0 0309 	sub.w	r3, r0, #9
 8000d56:	4258      	negs	r0, r3
 8000d58:	4158      	adcs	r0, r3
 8000d5a:	bd08      	pop	{r3, pc}
 8000d5c:	20000064 	.word	0x20000064
 8000d60:	2000019c 	.word	0x2000019c
 8000d64:	200001aa 	.word	0x200001aa
 8000d68:	200001ac 	.word	0x200001ac

08000d6c <Setup0_Process>:
{
 8000d6c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (pInformation->ControlState != PAUSE)
 8000d6e:	4c8f      	ldr	r4, [pc, #572]	; (8000fac <Setup0_Process+0x240>)
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8000d70:	4b8f      	ldr	r3, [pc, #572]	; (8000fb0 <Setup0_Process+0x244>)
  if (pInformation->ControlState != PAUSE)
 8000d72:	6826      	ldr	r6, [r4, #0]
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8000d74:	f8d3 2c50 	ldr.w	r2, [r3, #3152]	; 0xc50
  if (pInformation->ControlState != PAUSE)
 8000d78:	7a33      	ldrb	r3, [r6, #8]
 8000d7a:	2b09      	cmp	r3, #9
 8000d7c:	d019      	beq.n	8000db2 <Setup0_Process+0x46>
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8000d7e:	4b8d      	ldr	r3, [pc, #564]	; (8000fb4 <Setup0_Process+0x248>)
 8000d80:	b292      	uxth	r2, r2
 8000d82:	4413      	add	r3, r2
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	881d      	ldrh	r5, [r3, #0]
 8000d88:	006d      	lsls	r5, r5, #1
 8000d8a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8000d8e:	f505 45c0 	add.w	r5, r5, #24576	; 0x6000
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8000d92:	782b      	ldrb	r3, [r5, #0]
 8000d94:	7033      	strb	r3, [r6, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8000d96:	786b      	ldrb	r3, [r5, #1]
 8000d98:	7073      	strb	r3, [r6, #1]
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8000d9a:	88a8      	ldrh	r0, [r5, #4]
 8000d9c:	f000 fc34 	bl	8001608 <ByteSwap>
 8000da0:	8070      	strh	r0, [r6, #2]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8000da2:	8928      	ldrh	r0, [r5, #8]
 8000da4:	6826      	ldr	r6, [r4, #0]
 8000da6:	f000 fc2f 	bl	8001608 <ByteSwap>
 8000daa:	80b0      	strh	r0, [r6, #4]
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8000dac:	89aa      	ldrh	r2, [r5, #12]
 8000dae:	6823      	ldr	r3, [r4, #0]
 8000db0:	80da      	strh	r2, [r3, #6]
  pInformation->ControlState = SETTING_UP;
 8000db2:	2201      	movs	r2, #1
 8000db4:	6823      	ldr	r3, [r4, #0]
 8000db6:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8000db8:	88da      	ldrh	r2, [r3, #6]
  uint32_t RequestNo = pInformation->USBbRequest;
 8000dba:	785d      	ldrb	r5, [r3, #1]
  if (pInformation->USBwLength == 0)
 8000dbc:	2a00      	cmp	r2, #0
 8000dbe:	d15f      	bne.n	8000e80 <Setup0_Process+0x114>
  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8000dc0:	781a      	ldrb	r2, [r3, #0]
 8000dc2:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8000dc6:	d148      	bne.n	8000e5a <Setup0_Process+0xee>
    if (RequestNo == SET_CONFIGURATION)
 8000dc8:	2d09      	cmp	r5, #9
 8000dca:	d103      	bne.n	8000dd4 <Setup0_Process+0x68>
      Result = Standard_SetConfiguration();
 8000dcc:	f7ff fea2 	bl	8000b14 <Standard_SetConfiguration>
  if (Result != USB_SUCCESS)
 8000dd0:	bb30      	cbnz	r0, 8000e20 <Setup0_Process+0xb4>
 8000dd2:	e012      	b.n	8000dfa <Setup0_Process+0x8e>
    else if (RequestNo == SET_ADDRESS)
 8000dd4:	2d05      	cmp	r5, #5
 8000dd6:	d11e      	bne.n	8000e16 <Setup0_Process+0xaa>
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8000dd8:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8000ddc:	2a00      	cmp	r2, #0
 8000dde:	da03      	bge.n	8000de8 <Setup0_Process+0x7c>
        ControlState = STALLED;
 8000de0:	2308      	movs	r3, #8
  pInformation->ControlState = ControlState;
 8000de2:	6822      	ldr	r2, [r4, #0]
    pInformation->ControlState = STALLED;
 8000de4:	7213      	strb	r3, [r2, #8]
    return;
 8000de6:	e0b3      	b.n	8000f50 <Setup0_Process+0x1e4>
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8000de8:	789a      	ldrb	r2, [r3, #2]
 8000dea:	2a00      	cmp	r2, #0
 8000dec:	d1f8      	bne.n	8000de0 <Setup0_Process+0x74>
          || (pInformation->USBwIndex != 0)
 8000dee:	889a      	ldrh	r2, [r3, #4]
 8000df0:	2a00      	cmp	r2, #0
 8000df2:	d1f5      	bne.n	8000de0 <Setup0_Process+0x74>
          || (pInformation->Current_Configuration != 0))
 8000df4:	7a9b      	ldrb	r3, [r3, #10]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1f2      	bne.n	8000de0 <Setup0_Process+0x74>
  USB_StatusIn();
 8000dfa:	4b6d      	ldr	r3, [pc, #436]	; (8000fb0 <Setup0_Process+0x244>)
 8000dfc:	f8d3 2c50 	ldr.w	r2, [r3, #3152]	; 0xc50
 8000e00:	4b6d      	ldr	r3, [pc, #436]	; (8000fb8 <Setup0_Process+0x24c>)
 8000e02:	b292      	uxth	r2, r2
 8000e04:	4413      	add	r3, r2
 8000e06:	2200      	movs	r2, #0
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	2230      	movs	r2, #48	; 0x30
 8000e0e:	4b6b      	ldr	r3, [pc, #428]	; (8000fbc <Setup0_Process+0x250>)
 8000e10:	801a      	strh	r2, [r3, #0]
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8000e12:	2306      	movs	r3, #6
 8000e14:	e7e5      	b.n	8000de2 <Setup0_Process+0x76>
    else if (RequestNo == SET_FEATURE)
 8000e16:	2d03      	cmp	r5, #3
 8000e18:	d111      	bne.n	8000e3e <Setup0_Process+0xd2>
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP) \
 8000e1a:	78da      	ldrb	r2, [r3, #3]
 8000e1c:	2a01      	cmp	r2, #1
 8000e1e:	d008      	beq.n	8000e32 <Setup0_Process+0xc6>
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8000e20:	4b67      	ldr	r3, [pc, #412]	; (8000fc0 <Setup0_Process+0x254>)
 8000e22:	4628      	mov	r0, r5
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	695b      	ldr	r3, [r3, #20]
 8000e28:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8000e2a:	2803      	cmp	r0, #3
 8000e2c:	d125      	bne.n	8000e7a <Setup0_Process+0x10e>
      ControlState = PAUSE;
 8000e2e:	2309      	movs	r3, #9
 8000e30:	e7d7      	b.n	8000de2 <Setup0_Process+0x76>
          && (pInformation->USBwIndex == 0))
 8000e32:	889b      	ldrh	r3, [r3, #4]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1f3      	bne.n	8000e20 <Setup0_Process+0xb4>
        Result = Standard_SetDeviceFeature();
 8000e38:	f7ff ff58 	bl	8000cec <Standard_SetDeviceFeature>
 8000e3c:	e7c8      	b.n	8000dd0 <Setup0_Process+0x64>
    else if (RequestNo == CLEAR_FEATURE)
 8000e3e:	2d01      	cmp	r5, #1
 8000e40:	d1ee      	bne.n	8000e20 <Setup0_Process+0xb4>
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8000e42:	78da      	ldrb	r2, [r3, #3]
 8000e44:	2a01      	cmp	r2, #1
 8000e46:	d1eb      	bne.n	8000e20 <Setup0_Process+0xb4>
          && pInformation->USBwIndex == 0
 8000e48:	889a      	ldrh	r2, [r3, #4]
 8000e4a:	2a00      	cmp	r2, #0
 8000e4c:	d1e8      	bne.n	8000e20 <Setup0_Process+0xb4>
          && ValBit(pInformation->Current_Feature, 5))
 8000e4e:	7a5b      	ldrb	r3, [r3, #9]
 8000e50:	069e      	lsls	r6, r3, #26
 8000e52:	d5e5      	bpl.n	8000e20 <Setup0_Process+0xb4>
        Result = Standard_ClearFeature();
 8000e54:	f7ff fe9e 	bl	8000b94 <Standard_ClearFeature>
 8000e58:	e7ba      	b.n	8000dd0 <Setup0_Process+0x64>
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8000e5a:	2a01      	cmp	r2, #1
 8000e5c:	d104      	bne.n	8000e68 <Setup0_Process+0xfc>
    if (RequestNo == SET_INTERFACE)
 8000e5e:	2d0b      	cmp	r5, #11
 8000e60:	d1de      	bne.n	8000e20 <Setup0_Process+0xb4>
      Result = Standard_SetInterface();
 8000e62:	f7ff fe73 	bl	8000b4c <Standard_SetInterface>
 8000e66:	e7b3      	b.n	8000dd0 <Setup0_Process+0x64>
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8000e68:	2a02      	cmp	r2, #2
 8000e6a:	d1d9      	bne.n	8000e20 <Setup0_Process+0xb4>
    if (RequestNo == CLEAR_FEATURE)
 8000e6c:	2d01      	cmp	r5, #1
 8000e6e:	d0f1      	beq.n	8000e54 <Setup0_Process+0xe8>
    else if (RequestNo == SET_FEATURE)
 8000e70:	2d03      	cmp	r5, #3
 8000e72:	d1d5      	bne.n	8000e20 <Setup0_Process+0xb4>
      Result = Standard_SetEndPointFeature();
 8000e74:	f7ff fef8 	bl	8000c68 <Standard_SetEndPointFeature>
 8000e78:	e7aa      	b.n	8000dd0 <Setup0_Process+0x64>
  if (Result != USB_SUCCESS)
 8000e7a:	2800      	cmp	r0, #0
 8000e7c:	d0bd      	beq.n	8000dfa <Setup0_Process+0x8e>
 8000e7e:	e7af      	b.n	8000de0 <Setup0_Process+0x74>
  if (Request_No == GET_DESCRIPTOR)
 8000e80:	2d06      	cmp	r5, #6
 8000e82:	d113      	bne.n	8000eac <Setup0_Process+0x140>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8000e84:	781a      	ldrb	r2, [r3, #0]
 8000e86:	0655      	lsls	r5, r2, #25
 8000e88:	d156      	bne.n	8000f38 <Setup0_Process+0x1cc>
      uint8_t wValue1 = pInformation->USBwValue1;
 8000e8a:	789b      	ldrb	r3, [r3, #2]
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8000e8c:	4a4c      	ldr	r2, [pc, #304]	; (8000fc0 <Setup0_Process+0x254>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8000e8e:	2b01      	cmp	r3, #1
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8000e90:	6812      	ldr	r2, [r2, #0]
      if (wValue1 == DEVICE_DESCRIPTOR)
 8000e92:	d103      	bne.n	8000e9c <Setup0_Process+0x130>
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8000e94:	69d3      	ldr	r3, [r2, #28]
  if (CopyRoutine)
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d04e      	beq.n	8000f38 <Setup0_Process+0x1cc>
 8000e9a:	e01a      	b.n	8000ed2 <Setup0_Process+0x166>
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d101      	bne.n	8000ea4 <Setup0_Process+0x138>
        CopyRoutine = pProperty->GetConfigDescriptor;
 8000ea0:	6a13      	ldr	r3, [r2, #32]
 8000ea2:	e7f8      	b.n	8000e96 <Setup0_Process+0x12a>
      else if (wValue1 == STRING_DESCRIPTOR)
 8000ea4:	2b03      	cmp	r3, #3
 8000ea6:	d147      	bne.n	8000f38 <Setup0_Process+0x1cc>
        CopyRoutine = pProperty->GetStringDescriptor;
 8000ea8:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000eaa:	e7f4      	b.n	8000e96 <Setup0_Process+0x12a>
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8000eac:	2d00      	cmp	r5, #0
 8000eae:	d154      	bne.n	8000f5a <Setup0_Process+0x1ee>
 8000eb0:	8859      	ldrh	r1, [r3, #2]
 8000eb2:	2900      	cmp	r1, #0
 8000eb4:	d140      	bne.n	8000f38 <Setup0_Process+0x1cc>
           && (pInformation->USBwIndex1 == 0))
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000ebc:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8000ec0:	d13a      	bne.n	8000f38 <Setup0_Process+0x1cc>
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8000ec2:	781a      	ldrb	r2, [r3, #0]
 8000ec4:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8000ec8:	d111      	bne.n	8000eee <Setup0_Process+0x182>
        && (pInformation->USBwIndex == 0))
 8000eca:	889b      	ldrh	r3, [r3, #4]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d133      	bne.n	8000f38 <Setup0_Process+0x1cc>
      CopyRoutine = Standard_GetStatus;
 8000ed0:	4b3c      	ldr	r3, [pc, #240]	; (8000fc4 <Setup0_Process+0x258>)
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8000ed2:	2500      	movs	r5, #0
 8000ed4:	6822      	ldr	r2, [r4, #0]
    (*CopyRoutine)(0);
 8000ed6:	4628      	mov	r0, r5
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8000ed8:	8255      	strh	r5, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000eda:	6193      	str	r3, [r2, #24]
    (*CopyRoutine)(0);
 8000edc:	4798      	blx	r3
  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8000ede:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000ee2:	6822      	ldr	r2, [r4, #0]
 8000ee4:	8a13      	ldrh	r3, [r2, #16]
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	d15a      	bne.n	8000fa0 <Setup0_Process+0x234>
    pInformation->ControlState = PAUSE;
 8000eea:	2309      	movs	r3, #9
 8000eec:	e77a      	b.n	8000de4 <Setup0_Process+0x78>
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8000eee:	2a01      	cmp	r2, #1
 8000ef0:	d10a      	bne.n	8000f08 <Setup0_Process+0x19c>
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8000ef2:	4a33      	ldr	r2, [pc, #204]	; (8000fc0 <Setup0_Process+0x254>)
 8000ef4:	7958      	ldrb	r0, [r3, #5]
 8000ef6:	6812      	ldr	r2, [r2, #0]
 8000ef8:	6992      	ldr	r2, [r2, #24]
 8000efa:	4790      	blx	r2
 8000efc:	b9e0      	cbnz	r0, 8000f38 <Setup0_Process+0x1cc>
          && (pInformation->Current_Configuration != 0))
 8000efe:	6823      	ldr	r3, [r4, #0]
 8000f00:	7a9b      	ldrb	r3, [r3, #10]
          && (Status != 0))
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d1e4      	bne.n	8000ed0 <Setup0_Process+0x164>
 8000f06:	e017      	b.n	8000f38 <Setup0_Process+0x1cc>
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8000f08:	2a02      	cmp	r2, #2
 8000f0a:	d115      	bne.n	8000f38 <Setup0_Process+0x1cc>
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8000f0c:	795a      	ldrb	r2, [r3, #5]
 8000f0e:	f002 010f 	and.w	r1, r2, #15
        Status = _GetEPTxStatus(Related_Endpoint);
 8000f12:	008b      	lsls	r3, r1, #2
      if (ValBit(pInformation->USBwIndex0, 7))
 8000f14:	0610      	lsls	r0, r2, #24
        Status = _GetEPTxStatus(Related_Endpoint);
 8000f16:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8000f1a:	482b      	ldr	r0, [pc, #172]	; (8000fc8 <Setup0_Process+0x25c>)
        Status = _GetEPTxStatus(Related_Endpoint);
 8000f1c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8000f20:	681b      	ldr	r3, [r3, #0]
      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8000f22:	7800      	ldrb	r0, [r0, #0]
        Status = _GetEPTxStatus(Related_Endpoint);
 8000f24:	bf4c      	ite	mi
 8000f26:	f003 0330 	andmi.w	r3, r3, #48	; 0x30
        Status = _GetEPRxStatus(Related_Endpoint);
 8000f2a:	f403 5340 	andpl.w	r3, r3, #12288	; 0x3000
      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8000f2e:	4288      	cmp	r0, r1
 8000f30:	d902      	bls.n	8000f38 <Setup0_Process+0x1cc>
 8000f32:	f012 0f70 	tst.w	r2, #112	; 0x70
 8000f36:	d0e4      	beq.n	8000f02 <Setup0_Process+0x196>
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8000f38:	4b21      	ldr	r3, [pc, #132]	; (8000fc0 <Setup0_Process+0x254>)
 8000f3a:	6822      	ldr	r2, [r4, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	7850      	ldrb	r0, [r2, #1]
 8000f40:	691b      	ldr	r3, [r3, #16]
 8000f42:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8000f44:	2803      	cmp	r0, #3
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8000f46:	4605      	mov	r5, r0
    if (Result == USB_NOT_READY)
 8000f48:	d1c9      	bne.n	8000ede <Setup0_Process+0x172>
      pInformation->ControlState = PAUSE;
 8000f4a:	2209      	movs	r2, #9
 8000f4c:	6823      	ldr	r3, [r4, #0]
 8000f4e:	721a      	strb	r2, [r3, #8]
}
 8000f50:	b002      	add	sp, #8
 8000f52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return Post0_Process();
 8000f56:	f7ff bee9 	b.w	8000d2c <Post0_Process>
  else if (Request_No == GET_CONFIGURATION)
 8000f5a:	2d08      	cmp	r5, #8
 8000f5c:	d104      	bne.n	8000f68 <Setup0_Process+0x1fc>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	065b      	lsls	r3, r3, #25
 8000f62:	d1e9      	bne.n	8000f38 <Setup0_Process+0x1cc>
      CopyRoutine = Standard_GetConfiguration;
 8000f64:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <Setup0_Process+0x260>)
 8000f66:	e7b4      	b.n	8000ed2 <Setup0_Process+0x166>
  else if (Request_No == GET_INTERFACE)
 8000f68:	2d0a      	cmp	r5, #10
 8000f6a:	d1e5      	bne.n	8000f38 <Setup0_Process+0x1cc>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8000f6c:	781a      	ldrb	r2, [r3, #0]
 8000f6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000f72:	2a01      	cmp	r2, #1
 8000f74:	d1e0      	bne.n	8000f38 <Setup0_Process+0x1cc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8000f76:	7a9a      	ldrb	r2, [r3, #10]
 8000f78:	2a00      	cmp	r2, #0
 8000f7a:	d0dd      	beq.n	8000f38 <Setup0_Process+0x1cc>
 8000f7c:	8859      	ldrh	r1, [r3, #2]
 8000f7e:	2900      	cmp	r1, #0
 8000f80:	d1da      	bne.n	8000f38 <Setup0_Process+0x1cc>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8000f82:	685a      	ldr	r2, [r3, #4]
 8000f84:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000f88:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000f8c:	d1d4      	bne.n	8000f38 <Setup0_Process+0x1cc>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <Setup0_Process+0x254>)
 8000f90:	7958      	ldrb	r0, [r3, #5]
 8000f92:	6812      	ldr	r2, [r2, #0]
 8000f94:	6992      	ldr	r2, [r2, #24]
 8000f96:	4790      	blx	r2
 8000f98:	2800      	cmp	r0, #0
 8000f9a:	d1cd      	bne.n	8000f38 <Setup0_Process+0x1cc>
      CopyRoutine = Standard_GetInterface;
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <Setup0_Process+0x264>)
 8000f9e:	e798      	b.n	8000ed2 <Setup0_Process+0x166>
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8000fa0:	2d02      	cmp	r5, #2
 8000fa2:	d000      	beq.n	8000fa6 <Setup0_Process+0x23a>
 8000fa4:	b9b3      	cbnz	r3, 8000fd4 <Setup0_Process+0x268>
    pInformation->ControlState = STALLED;
 8000fa6:	2308      	movs	r3, #8
 8000fa8:	e71c      	b.n	8000de4 <Setup0_Process+0x78>
 8000faa:	bf00      	nop
 8000fac:	2000019c 	.word	0x2000019c
 8000fb0:	40005000 	.word	0x40005000
 8000fb4:	20003004 	.word	0x20003004
 8000fb8:	20003002 	.word	0x20003002
 8000fbc:	200001ac 	.word	0x200001ac
 8000fc0:	200001a0 	.word	0x200001a0
 8000fc4:	080009dd 	.word	0x080009dd
 8000fc8:	20000094 	.word	0x20000094
 8000fcc:	08000995 	.word	0x08000995
 8000fd0:	080009b9 	.word	0x080009b9
  if (ValBit(pInformation->USBbmRequestType, 7))
 8000fd4:	f992 1000 	ldrsb.w	r1, [r2]
 8000fd8:	2900      	cmp	r1, #0
 8000fda:	da20      	bge.n	800101e <Setup0_Process+0x2b2>
    __IO uint32_t wLength = pInformation->USBwLength;
 8000fdc:	88d4      	ldrh	r4, [r2, #6]
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8000fde:	4913      	ldr	r1, [pc, #76]	; (800102c <Setup0_Process+0x2c0>)
    __IO uint32_t wLength = pInformation->USBwLength;
 8000fe0:	9401      	str	r4, [sp, #4]
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8000fe2:	6809      	ldr	r1, [r1, #0]
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8000fe4:	9d01      	ldr	r5, [sp, #4]
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8000fe6:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8000fea:	42ab      	cmp	r3, r5
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8000fec:	4601      	mov	r1, r0
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8000fee:	d905      	bls.n	8000ffc <Setup0_Process+0x290>
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8000ff0:	9b01      	ldr	r3, [sp, #4]
 8000ff2:	8213      	strh	r3, [r2, #16]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8000ff4:	8291      	strh	r1, [r2, #20]
    DataStageIn();
 8000ff6:	f7ff fd37 	bl	8000a68 <DataStageIn>
 8000ffa:	e7a9      	b.n	8000f50 <Setup0_Process+0x1e4>
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8000ffc:	42a3      	cmp	r3, r4
 8000ffe:	d2f9      	bcs.n	8000ff4 <Setup0_Process+0x288>
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8001000:	4283      	cmp	r3, r0
 8001002:	d203      	bcs.n	800100c <Setup0_Process+0x2a0>
        Data_Mul_MaxPacketSize = FALSE;
 8001004:	2000      	movs	r0, #0
 8001006:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <Setup0_Process+0x2c4>)
        Data_Mul_MaxPacketSize = TRUE;
 8001008:	7018      	strb	r0, [r3, #0]
 800100a:	e7f3      	b.n	8000ff4 <Setup0_Process+0x288>
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 800100c:	fbb3 f4f0 	udiv	r4, r3, r0
 8001010:	fb00 3314 	mls	r3, r0, r4, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	d1ed      	bne.n	8000ff4 <Setup0_Process+0x288>
        Data_Mul_MaxPacketSize = TRUE;
 8001018:	2001      	movs	r0, #1
 800101a:	4b05      	ldr	r3, [pc, #20]	; (8001030 <Setup0_Process+0x2c4>)
 800101c:	e7f4      	b.n	8001008 <Setup0_Process+0x29c>
    pInformation->ControlState = OUT_DATA;
 800101e:	2303      	movs	r3, #3
 8001020:	7213      	strb	r3, [r2, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8001022:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <Setup0_Process+0x2c8>)
 8001028:	801a      	strh	r2, [r3, #0]
 800102a:	e791      	b.n	8000f50 <Setup0_Process+0x1e4>
 800102c:	200001a0 	.word	0x200001a0
 8001030:	20000178 	.word	0x20000178
 8001034:	200001aa 	.word	0x200001aa

08001038 <Out0_Process>:
{
 8001038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 800103a:	4e2c      	ldr	r6, [pc, #176]	; (80010ec <Out0_Process+0xb4>)
 800103c:	6834      	ldr	r4, [r6, #0]
 800103e:	7a23      	ldrb	r3, [r4, #8]
  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001040:	2b02      	cmp	r3, #2
 8001042:	d050      	beq.n	80010e6 <Out0_Process+0xae>
 8001044:	2b04      	cmp	r3, #4
 8001046:	d04e      	beq.n	80010e6 <Out0_Process+0xae>
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8001048:	2b03      	cmp	r3, #3
 800104a:	d001      	beq.n	8001050 <Out0_Process+0x18>
 800104c:	2b05      	cmp	r3, #5
 800104e:	d144      	bne.n	80010da <Out0_Process+0xa2>
  if (pEPinfo->CopyData && save_rLength)
 8001050:	69a3      	ldr	r3, [r4, #24]
 8001052:	b1b3      	cbz	r3, 8001082 <Out0_Process+0x4a>
  save_rLength = pEPinfo->Usb_rLength;
 8001054:	8a25      	ldrh	r5, [r4, #16]
  if (pEPinfo->CopyData && save_rLength)
 8001056:	b30d      	cbz	r5, 800109c <Out0_Process+0x64>
    Length = pEPinfo->PacketSize;
 8001058:	8aa2      	ldrh	r2, [r4, #20]
    Buffer = (*pEPinfo->CopyData)(Length);
 800105a:	4295      	cmp	r5, r2
 800105c:	bf28      	it	cs
 800105e:	4615      	movcs	r5, r2
 8001060:	4628      	mov	r0, r5
 8001062:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 8001064:	8a23      	ldrh	r3, [r4, #16]
    Buffer = (*pEPinfo->CopyData)(Length);
 8001066:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8001068:	1b5b      	subs	r3, r3, r5
 800106a:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 800106c:	8a63      	ldrh	r3, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 800106e:	2000      	movs	r0, #0
    pEPinfo->Usb_rOffset += Length;
 8001070:	442b      	add	r3, r5
 8001072:	8263      	strh	r3, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8001074:	f000 fa74 	bl	8001560 <GetEPRxAddr>
 8001078:	462a      	mov	r2, r5
 800107a:	4601      	mov	r1, r0
 800107c:	4638      	mov	r0, r7
 800107e:	f000 f984 	bl	800138a <PMAToUserBufferCopy>
  if (pEPinfo->Usb_rLength != 0)
 8001082:	8a23      	ldrh	r3, [r4, #16]
 8001084:	b153      	cbz	r3, 800109c <Out0_Process+0x64>
    SetEPTxCount(ENDP0, 0);
 8001086:	2100      	movs	r1, #0
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001088:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 800108e:	4608      	mov	r0, r1
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001090:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8001092:	f000 fa75 	bl	8001580 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8001096:	2230      	movs	r2, #48	; 0x30
 8001098:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <Out0_Process+0xbc>)
 800109a:	801a      	strh	r2, [r3, #0]
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800109c:	8a21      	ldrh	r1, [r4, #16]
 800109e:	8aa3      	ldrh	r3, [r4, #20]
    pInformation->ControlState = OUT_DATA;
 80010a0:	6832      	ldr	r2, [r6, #0]
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80010a2:	428b      	cmp	r3, r1
 80010a4:	d808      	bhi.n	80010b8 <Out0_Process+0x80>
    pInformation->ControlState = OUT_DATA;
 80010a6:	2303      	movs	r3, #3
      pInformation->ControlState = LAST_OUT_DATA;
 80010a8:	7213      	strb	r3, [r2, #8]
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 80010aa:	7a13      	ldrb	r3, [r2, #8]
  pInformation->ControlState = ControlState;
 80010ac:	6832      	ldr	r2, [r6, #0]
 80010ae:	7213      	strb	r3, [r2, #8]
}
 80010b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return Post0_Process();
 80010b4:	f7ff be3a 	b.w	8000d2c <Post0_Process>
    if (pEPinfo->Usb_rLength > 0)
 80010b8:	b109      	cbz	r1, 80010be <Out0_Process+0x86>
      pInformation->ControlState = LAST_OUT_DATA;
 80010ba:	2305      	movs	r3, #5
 80010bc:	e7f4      	b.n	80010a8 <Out0_Process+0x70>
      pInformation->ControlState = WAIT_STATUS_IN;
 80010be:	2306      	movs	r3, #6
 80010c0:	7213      	strb	r3, [r2, #8]
      USB_StatusIn();
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <Out0_Process+0xc0>)
 80010c4:	f8d3 0c50 	ldr.w	r0, [r3, #3152]	; 0xc50
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <Out0_Process+0xc4>)
 80010ca:	b280      	uxth	r0, r0
 80010cc:	4403      	add	r3, r0
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	6019      	str	r1, [r3, #0]
 80010d2:	2130      	movs	r1, #48	; 0x30
 80010d4:	4b07      	ldr	r3, [pc, #28]	; (80010f4 <Out0_Process+0xbc>)
 80010d6:	8019      	strh	r1, [r3, #0]
 80010d8:	e7e7      	b.n	80010aa <Out0_Process+0x72>
  else if (ControlState == WAIT_STATUS_OUT)
 80010da:	2b07      	cmp	r3, #7
 80010dc:	d103      	bne.n	80010e6 <Out0_Process+0xae>
    (*pProperty->Process_Status_OUT)();
 80010de:	4b08      	ldr	r3, [pc, #32]	; (8001100 <Out0_Process+0xc8>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	4798      	blx	r3
    ControlState = STALLED;
 80010e6:	2308      	movs	r3, #8
 80010e8:	e7e0      	b.n	80010ac <Out0_Process+0x74>
 80010ea:	bf00      	nop
 80010ec:	2000019c 	.word	0x2000019c
 80010f0:	200001aa 	.word	0x200001aa
 80010f4:	200001ac 	.word	0x200001ac
 80010f8:	40005000 	.word	0x40005000
 80010fc:	20003002 	.word	0x20003002
 8001100:	200001a0 	.word	0x200001a0

08001104 <SetDeviceAddress>:
* Input          : - Val: device address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 8001104:	b570      	push	{r4, r5, r6, lr}
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001106:	2100      	movs	r1, #0
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8001108:	f640 750f 	movw	r5, #3855	; 0xf0f
 800110c:	f248 0680 	movw	r6, #32896	; 0x8080
  uint32_t nEP = Device_Table.Total_Endpoint;
 8001110:	4b0a      	ldr	r3, [pc, #40]	; (800113c <SetDeviceAddress+0x38>)
 8001112:	781c      	ldrb	r4, [r3, #0]
  for (i = 0; i < nEP; i++)
 8001114:	42a1      	cmp	r1, r4
 8001116:	d305      	bcc.n	8001124 <SetDeviceAddress+0x20>
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */ 
 8001118:	4b09      	ldr	r3, [pc, #36]	; (8001140 <SetDeviceAddress+0x3c>)
 800111a:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800111e:	f8c3 0c4c 	str.w	r0, [r3, #3148]	; 0xc4c
}
 8001122:	bd70      	pop	{r4, r5, r6, pc}
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8001124:	008a      	lsls	r2, r1, #2
 8001126:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800112a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800112e:	6813      	ldr	r3, [r2, #0]
 8001130:	402b      	ands	r3, r5
 8001132:	430b      	orrs	r3, r1
 8001134:	4333      	orrs	r3, r6
 8001136:	6013      	str	r3, [r2, #0]
  for (i = 0; i < nEP; i++)
 8001138:	3101      	adds	r1, #1
 800113a:	e7eb      	b.n	8001114 <SetDeviceAddress+0x10>
 800113c:	20000094 	.word	0x20000094
 8001140:	40005000 	.word	0x40005000

08001144 <In0_Process>:
{
 8001144:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 8001146:	4c13      	ldr	r4, [pc, #76]	; (8001194 <In0_Process+0x50>)
 8001148:	6823      	ldr	r3, [r4, #0]
 800114a:	7a1a      	ldrb	r2, [r3, #8]
  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 800114c:	2a02      	cmp	r2, #2
 800114e:	d001      	beq.n	8001154 <In0_Process+0x10>
 8001150:	2a04      	cmp	r2, #4
 8001152:	d109      	bne.n	8001168 <In0_Process+0x24>
    DataStageIn();
 8001154:	f7ff fc88 	bl	8000a68 <DataStageIn>
    ControlState = pInformation->ControlState;
 8001158:	6823      	ldr	r3, [r4, #0]
 800115a:	7a1b      	ldrb	r3, [r3, #8]
  pInformation->ControlState = ControlState;
 800115c:	6822      	ldr	r2, [r4, #0]
 800115e:	7213      	strb	r3, [r2, #8]
}
 8001160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return Post0_Process();
 8001164:	f7ff bde2 	b.w	8000d2c <Post0_Process>
  else if (ControlState == WAIT_STATUS_IN)
 8001168:	2a06      	cmp	r2, #6
 800116a:	d110      	bne.n	800118e <In0_Process+0x4a>
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 800116c:	785a      	ldrb	r2, [r3, #1]
 800116e:	2a05      	cmp	r2, #5
 8001170:	d109      	bne.n	8001186 <In0_Process+0x42>
 8001172:	781a      	ldrb	r2, [r3, #0]
 8001174:	0652      	lsls	r2, r2, #25
 8001176:	d106      	bne.n	8001186 <In0_Process+0x42>
      SetDeviceAddress(pInformation->USBwValue0);
 8001178:	78d8      	ldrb	r0, [r3, #3]
 800117a:	f7ff ffc3 	bl	8001104 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <In0_Process+0x54>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	6a1b      	ldr	r3, [r3, #32]
 8001184:	4798      	blx	r3
    (*pProperty->Process_Status_IN)();
 8001186:	4b05      	ldr	r3, [pc, #20]	; (800119c <In0_Process+0x58>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	4798      	blx	r3
    ControlState = STALLED;
 800118e:	2308      	movs	r3, #8
 8001190:	e7e4      	b.n	800115c <In0_Process+0x18>
 8001192:	bf00      	nop
 8001194:	2000019c 	.word	0x2000019c
 8001198:	200001a4 	.word	0x200001a4
 800119c:	200001a0 	.word	0x200001a0

080011a0 <NOP_Process>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 80011a0:	4770      	bx	lr
	...

080011a4 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <USB_Init+0x1c>)
 80011a6:	4a07      	ldr	r2, [pc, #28]	; (80011c4 <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80011a8:	4907      	ldr	r1, [pc, #28]	; (80011c8 <USB_Init+0x24>)
  pInformation = &Device_Info;
 80011aa:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 80011ac:	2202      	movs	r2, #2
 80011ae:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <USB_Init+0x28>)
 80011b2:	4a07      	ldr	r2, [pc, #28]	; (80011d0 <USB_Init+0x2c>)
 80011b4:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80011b6:	4a07      	ldr	r2, [pc, #28]	; (80011d4 <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 80011b8:	681b      	ldr	r3, [r3, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80011ba:	6011      	str	r1, [r2, #0]
  pProperty->Init();
 80011bc:	4718      	bx	r3
 80011be:	bf00      	nop
 80011c0:	2000017c 	.word	0x2000017c
 80011c4:	2000019c 	.word	0x2000019c
 80011c8:	200000b8 	.word	0x200000b8
 80011cc:	20000064 	.word	0x20000064
 80011d0:	200001a0 	.word	0x200001a0
 80011d4:	200001a4 	.word	0x200001a4

080011d8 <CTR_LP>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
 80011d8:	2300      	movs	r3, #0
{
 80011da:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80011de:	4c5c      	ldr	r4, [pc, #368]	; (8001350 <CTR_LP+0x178>)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80011e0:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8001354 <CTR_LP+0x17c>
  __IO uint16_t wEPVal = 0;
 80011e4:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80011e8:	f8d4 3c44 	ldr.w	r3, [r4, #3140]	; 0xc44
 80011ec:	4a5a      	ldr	r2, [pc, #360]	; (8001358 <CTR_LP+0x180>)
 80011ee:	b299      	uxth	r1, r3
 80011f0:	041b      	lsls	r3, r3, #16
 80011f2:	8011      	strh	r1, [r2, #0]
 80011f4:	d552      	bpl.n	800129c <CTR_LP+0xc4>
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80011f6:	8813      	ldrh	r3, [r2, #0]
 80011f8:	f003 030f 	and.w	r3, r3, #15
 80011fc:	f888 3000 	strb.w	r3, [r8]
    if (EPindex == 0)
 8001200:	2b00      	cmp	r3, #0
 8001202:	d16f      	bne.n	80012e4 <CTR_LP+0x10c>
      
	    SaveRState = _GetENDPOINT(ENDP0);
	    SaveTState = SaveRState & EPTX_STAT;
	    SaveRState &=  EPRX_STAT;	

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8001204:	f64b 77bf 	movw	r7, #49087	; 0xbfbf
	    SaveRState = _GetENDPOINT(ENDP0);
 8001208:	f8d4 3c00 	ldr.w	r3, [r4, #3072]	; 0xc00
 800120c:	4d53      	ldr	r5, [pc, #332]	; (800135c <CTR_LP+0x184>)
 800120e:	b29b      	uxth	r3, r3
 8001210:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8001212:	882b      	ldrh	r3, [r5, #0]
 8001214:	4e52      	ldr	r6, [pc, #328]	; (8001360 <CTR_LP+0x188>)
 8001216:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800121a:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 800121c:	882b      	ldrh	r3, [r5, #0]
 800121e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001222:	802b      	strh	r3, [r5, #0]
	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8001224:	f8d4 3c00 	ldr.w	r3, [r4, #3072]	; 0xc00
 8001228:	403b      	ands	r3, r7
 800122a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800122e:	f083 0320 	eor.w	r3, r3, #32
 8001232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800123a:	f8c4 3c00 	str.w	r3, [r4, #3072]	; 0xc00

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 800123e:	8813      	ldrh	r3, [r2, #0]
 8001240:	f013 0f10 	tst.w	r3, #16
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */

        _ClearEP_CTR_TX(ENDP0);
 8001244:	f8d4 3c00 	ldr.w	r3, [r4, #3072]	; 0xc00
      if ((wIstr & ISTR_DIR) == 0)
 8001248:	d12b      	bne.n	80012a2 <CTR_LP+0xca>
        _ClearEP_CTR_TX(ENDP0);
 800124a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800124e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001252:	041b      	lsls	r3, r3, #16
 8001254:	0c1b      	lsrs	r3, r3, #16
 8001256:	f8c4 3c00 	str.w	r3, [r4, #3072]	; 0xc00
        In0_Process();
 800125a:	f7ff ff73 	bl	8001144 <In0_Process>
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 800125e:	f8d4 3c00 	ldr.w	r3, [r4, #3072]	; 0xc00
 8001262:	882a      	ldrh	r2, [r5, #0]
 8001264:	403b      	ands	r3, r7
 8001266:	04d7      	lsls	r7, r2, #19
 8001268:	882a      	ldrh	r2, [r5, #0]
 800126a:	bf48      	it	mi
 800126c:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8001270:	0495      	lsls	r5, r2, #18
 8001272:	8832      	ldrh	r2, [r6, #0]
 8001274:	bf48      	it	mi
 8001276:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 800127a:	06d4      	lsls	r4, r2, #27
 800127c:	8832      	ldrh	r2, [r6, #0]
 800127e:	bf48      	it	mi
 8001280:	f083 0310 	eormi.w	r3, r3, #16
 8001284:	0690      	lsls	r0, r2, #26
 8001286:	bf48      	it	mi
 8001288:	f083 0320 	eormi.w	r3, r3, #32
 800128c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001290:	4a2f      	ldr	r2, [pc, #188]	; (8001350 <CTR_LP+0x178>)
 8001292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001296:	b29b      	uxth	r3, r3
 8001298:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 800129c:	b002      	add	sp, #8
 800129e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        wEPVal = _GetENDPOINT(ENDP0);
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal &EP_SETUP) != 0)
 80012a8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80012ac:	051a      	lsls	r2, r3, #20
 80012ae:	d50a      	bpl.n	80012c6 <CTR_LP+0xee>
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 80012b0:	f8d4 3c00 	ldr.w	r3, [r4, #3072]	; 0xc00
 80012b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012b8:	051b      	lsls	r3, r3, #20
 80012ba:	0d1b      	lsrs	r3, r3, #20
 80012bc:	f8c4 3c00 	str.w	r3, [r4, #3072]	; 0xc00
          Setup0_Process();
 80012c0:	f7ff fd54 	bl	8000d6c <Setup0_Process>
		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80012c4:	e7cb      	b.n	800125e <CTR_LP+0x86>
        else if ((wEPVal & EP_CTR_RX) != 0)
 80012c6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80012ca:	041b      	lsls	r3, r3, #16
 80012cc:	d58c      	bpl.n	80011e8 <CTR_LP+0x10>
          _ClearEP_CTR_RX(ENDP0);
 80012ce:	f8d4 3c00 	ldr.w	r3, [r4, #3072]	; 0xc00
 80012d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012d6:	051b      	lsls	r3, r3, #20
 80012d8:	0d1b      	lsrs	r3, r3, #20
 80012da:	f8c4 3c00 	str.w	r3, [r4, #3072]	; 0xc00
          Out0_Process();
 80012de:	f7ff feab 	bl	8001038 <Out0_Process>
 80012e2:	e7bc      	b.n	800125e <CTR_LP+0x86>
      wEPVal = _GetENDPOINT(EPindex);
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012ea:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	b292      	uxth	r2, r2
 80012f2:	f8ad 2006 	strh.w	r2, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 80012f6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80012fa:	0411      	lsls	r1, r2, #16
 80012fc:	d50c      	bpl.n	8001318 <CTR_LP+0x140>
        _ClearEP_CTR_RX(EPindex);
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001304:	0512      	lsls	r2, r2, #20
 8001306:	0d12      	lsrs	r2, r2, #20
 8001308:	601a      	str	r2, [r3, #0]
        (*pEpInt_OUT[EPindex-1])();
 800130a:	f898 3000 	ldrb.w	r3, [r8]
 800130e:	4a15      	ldr	r2, [pc, #84]	; (8001364 <CTR_LP+0x18c>)
 8001310:	3b01      	subs	r3, #1
 8001312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001316:	4798      	blx	r3
      if ((wEPVal & EP_CTR_TX) != 0)
 8001318:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800131c:	061a      	lsls	r2, r3, #24
 800131e:	f57f af63 	bpl.w	80011e8 <CTR_LP+0x10>
        _ClearEP_CTR_TX(EPindex);
 8001322:	f898 3000 	ldrb.w	r3, [r8]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800132c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	f422 42e1 	bic.w	r2, r2, #28800	; 0x7080
 8001336:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800133a:	0412      	lsls	r2, r2, #16
 800133c:	0c12      	lsrs	r2, r2, #16
 800133e:	601a      	str	r2, [r3, #0]
        (*pEpInt_IN[EPindex-1])();
 8001340:	f898 3000 	ldrb.w	r3, [r8]
 8001344:	4a08      	ldr	r2, [pc, #32]	; (8001368 <CTR_LP+0x190>)
 8001346:	3b01      	subs	r3, #1
 8001348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134c:	4798      	blx	r3
 800134e:	e74b      	b.n	80011e8 <CTR_LP+0x10>
 8001350:	40005000 	.word	0x40005000
 8001354:	20000198 	.word	0x20000198
 8001358:	20000148 	.word	0x20000148
 800135c:	200001aa 	.word	0x200001aa
 8001360:	200001ac 	.word	0x200001ac
 8001364:	20000038 	.word	0x20000038
 8001368:	2000001c 	.word	0x2000001c

0800136c <UserToPMABufferCopy>:
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 800136c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8001370:	3201      	adds	r2, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8001372:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8001376:	1052      	asrs	r2, r2, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8001378:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 800137a:	b902      	cbnz	r2, 800137e <UserToPMABufferCopy+0x12>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 800137c:	4770      	bx	lr
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 800137e:	f830 3b02 	ldrh.w	r3, [r0], #2
  for (i = n; i != 0; i--)
 8001382:	3a01      	subs	r2, #1
    *pdwVal++ = temp2;
 8001384:	f821 3b04 	strh.w	r3, [r1], #4
  for (i = n; i != 0; i--)
 8001388:	e7f7      	b.n	800137a <UserToPMABufferCopy+0xe>

0800138a <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 800138a:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 800138e:	3201      	adds	r2, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8001390:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8001394:	1052      	asrs	r2, r2, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8001396:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8001398:	b902      	cbnz	r2, 800139c <PMAToUserBufferCopy+0x12>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 800139a:	4770      	bx	lr
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 800139c:	f851 3b04 	ldr.w	r3, [r1], #4
  for (i = n; i != 0; i--)
 80013a0:	3a01      	subs	r2, #1
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 80013a2:	f820 3b02 	strh.w	r3, [r0], #2
  for (i = n; i != 0; i--)
 80013a6:	e7f7      	b.n	8001398 <PMAToUserBufferCopy+0xe>

080013a8 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <SetBTABLE+0x10>)
 80013aa:	f020 0007 	bic.w	r0, r0, #7
 80013ae:	b280      	uxth	r0, r0
 80013b0:	f8c3 0c50 	str.w	r0, [r3, #3152]	; 0xc50
}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40005000 	.word	0x40005000

080013bc <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 80013bc:	0080      	lsls	r0, r0, #2
 80013be:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80013c2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80013c6:	6803      	ldr	r3, [r0, #0]
 80013c8:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80013cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013d0:	430b      	orrs	r3, r1
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	6003      	str	r3, [r0, #0]
}
 80013d6:	4770      	bx	lr

080013d8 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80013d8:	0080      	lsls	r0, r0, #2
 80013da:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80013de:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80013e2:	6803      	ldr	r3, [r0, #0]
 80013e4:	06ca      	lsls	r2, r1, #27
 80013e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80013ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	bf48      	it	mi
 80013f2:	f083 0310 	eormi.w	r3, r3, #16
 80013f6:	068a      	lsls	r2, r1, #26
 80013f8:	bf48      	it	mi
 80013fa:	f083 0320 	eormi.w	r3, r3, #32
 80013fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001406:	6003      	str	r3, [r0, #0]
}
 8001408:	4770      	bx	lr

0800140a <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 800140a:	0080      	lsls	r0, r0, #2
 800140c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001410:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001414:	6803      	ldr	r3, [r0, #0]
 8001416:	04ca      	lsls	r2, r1, #19
 8001418:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800141c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001420:	b29b      	uxth	r3, r3
 8001422:	bf48      	it	mi
 8001424:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8001428:	048a      	lsls	r2, r1, #18
 800142a:	bf48      	it	mi
 800142c:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8001430:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001438:	6003      	str	r3, [r0, #0]
}
 800143a:	4770      	bx	lr

0800143c <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 800143c:	0080      	lsls	r0, r0, #2
 800143e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001442:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001446:	6803      	ldr	r3, [r0, #0]
 8001448:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800144c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001450:	b29b      	uxth	r3, r3
 8001452:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001456:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800145a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800145e:	6003      	str	r3, [r0, #0]
}
 8001460:	4770      	bx	lr

08001462 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8001462:	0080      	lsls	r0, r0, #2
 8001464:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001468:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800146c:	6803      	ldr	r3, [r0, #0]
 800146e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001476:	b29b      	uxth	r3, r3
 8001478:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800147c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001484:	6003      	str	r3, [r0, #0]
}
 8001486:	4770      	bx	lr

08001488 <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8001488:	0080      	lsls	r0, r0, #2
 800148a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800148e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001492:	6803      	ldr	r3, [r0, #0]
 8001494:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001498:	051b      	lsls	r3, r3, #20
 800149a:	0d1b      	lsrs	r3, r3, #20
 800149c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a4:	6003      	str	r3, [r0, #0]
}
 80014a6:	4770      	bx	lr

080014a8 <Clear_Status_Out>:
 80014a8:	f7ff bfee 	b.w	8001488 <ClearEP_KIND>

080014ac <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80014ac:	0080      	lsls	r0, r0, #2
 80014ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80014b2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80014b6:	6803      	ldr	r3, [r0, #0]
 80014b8:	045b      	lsls	r3, r3, #17
 80014ba:	d509      	bpl.n	80014d0 <ClearDTOG_RX+0x24>
 80014bc:	6803      	ldr	r3, [r0, #0]
 80014be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80014c2:	051b      	lsls	r3, r3, #20
 80014c4:	0d1b      	lsrs	r3, r3, #20
 80014c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ce:	6003      	str	r3, [r0, #0]
}
 80014d0:	4770      	bx	lr

080014d2 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80014d2:	0080      	lsls	r0, r0, #2
 80014d4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80014d8:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80014dc:	6803      	ldr	r3, [r0, #0]
 80014de:	065b      	lsls	r3, r3, #25
 80014e0:	d509      	bpl.n	80014f6 <ClearDTOG_TX+0x24>
 80014e2:	6803      	ldr	r3, [r0, #0]
 80014e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80014e8:	051b      	lsls	r3, r3, #20
 80014ea:	0d1b      	lsrs	r3, r3, #20
 80014ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80014f4:	6003      	str	r3, [r0, #0]
}
 80014f6:	4770      	bx	lr

080014f8 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <SetEPTxAddr+0x20>)
 80014fa:	0849      	lsrs	r1, r1, #1
 80014fc:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 8001500:	0049      	lsls	r1, r1, #1
 8001502:	b29b      	uxth	r3, r3
 8001504:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001508:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800150c:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8001510:	0040      	lsls	r0, r0, #1
 8001512:	6001      	str	r1, [r0, #0]
}
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40005000 	.word	0x40005000

0800151c <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <SetEPRxAddr+0x1c>)
 800151e:	0849      	lsrs	r1, r1, #1
 8001520:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 8001524:	0049      	lsls	r1, r1, #1
 8001526:	b29b      	uxth	r3, r3
 8001528:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <SetEPRxAddr+0x20>)
 800152e:	4403      	add	r3, r0
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	6019      	str	r1, [r3, #0]
}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40005000 	.word	0x40005000
 800153c:	20003004 	.word	0x20003004

08001540 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <GetEPTxAddr+0x1c>)
 8001542:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 8001546:	b29b      	uxth	r3, r3
 8001548:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800154c:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8001550:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8001554:	0040      	lsls	r0, r0, #1
}
 8001556:	8800      	ldrh	r0, [r0, #0]
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40005000 	.word	0x40005000

08001560 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <GetEPRxAddr+0x18>)
 8001562:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 8001566:	b29b      	uxth	r3, r3
 8001568:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <GetEPRxAddr+0x1c>)
 800156e:	4403      	add	r3, r0
 8001570:	005b      	lsls	r3, r3, #1
}
 8001572:	8818      	ldrh	r0, [r3, #0]
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40005000 	.word	0x40005000
 800157c:	20003004 	.word	0x20003004

08001580 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <SetEPTxCount+0x18>)
 8001582:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 8001586:	b29b      	uxth	r3, r3
 8001588:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800158c:	4b03      	ldr	r3, [pc, #12]	; (800159c <SetEPTxCount+0x1c>)
 800158e:	4403      	add	r3, r0
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	6019      	str	r1, [r3, #0]
}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40005000 	.word	0x40005000
 800159c:	20003002 	.word	0x20003002

080015a0 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80015a0:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <SetEPRxCount+0x3c>)
 80015a2:	4a0f      	ldr	r2, [pc, #60]	; (80015e0 <SetEPRxCount+0x40>)
 80015a4:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 80015a8:	293e      	cmp	r1, #62	; 0x3e
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80015b0:	4402      	add	r2, r0
 80015b2:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80015b6:	d90a      	bls.n	80015ce <SetEPRxCount+0x2e>
 80015b8:	094b      	lsrs	r3, r1, #5
 80015ba:	06c8      	lsls	r0, r1, #27
 80015bc:	bf04      	itt	eq
 80015be:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 80015c2:	b29b      	uxtheq	r3, r3
 80015c4:	029b      	lsls	r3, r3, #10
 80015c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	4770      	bx	lr
  _SetEPRxCount(bEpNum, wCount);
 80015ce:	084b      	lsrs	r3, r1, #1
 80015d0:	07c9      	lsls	r1, r1, #31
 80015d2:	bf48      	it	mi
 80015d4:	3301      	addmi	r3, #1
 80015d6:	029b      	lsls	r3, r3, #10
 80015d8:	e7f7      	b.n	80015ca <SetEPRxCount+0x2a>
 80015da:	bf00      	nop
 80015dc:	40005000 	.word	0x40005000
 80015e0:	20003006 	.word	0x20003006

080015e4 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <GetEPRxCount+0x1c>)
 80015e6:	f8d3 3c50 	ldr.w	r3, [r3, #3152]	; 0xc50
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <GetEPRxCount+0x20>)
 80015f2:	4403      	add	r3, r0
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	6818      	ldr	r0, [r3, #0]
}
 80015f8:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40005000 	.word	0x40005000
 8001604:	20003006 	.word	0x20003006

08001608 <ByteSwap>:
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
 8001608:	ba40      	rev16	r0, r0
}
 800160a:	b280      	uxth	r0, r0
 800160c:	4770      	bx	lr
	...

08001610 <USB_SIL_Init>:
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8001610:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
  _SetISTR(0);
 8001614:	2000      	movs	r0, #0
 8001616:	4b04      	ldr	r3, [pc, #16]	; (8001628 <USB_SIL_Init+0x18>)
  wInterrupt_Mask = IMR_MSK;
 8001618:	4904      	ldr	r1, [pc, #16]	; (800162c <USB_SIL_Init+0x1c>)
  _SetISTR(0);
 800161a:	f8c3 0c44 	str.w	r0, [r3, #3140]	; 0xc44
  wInterrupt_Mask = IMR_MSK;
 800161e:	800a      	strh	r2, [r1, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8001620:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40
  return 0;
}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40005000 	.word	0x40005000
 800162c:	200001a8 	.word	0x200001a8

08001630 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
 8001630:	b570      	push	{r4, r5, r6, lr}
  uint32_t DataLength = 0;

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8001632:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8001636:	4628      	mov	r0, r5
{
 8001638:	460e      	mov	r6, r1
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800163a:	f7ff ffd3 	bl	80015e4 <GetEPRxCount>
 800163e:	4604      	mov	r4, r0
  
  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8001640:	4628      	mov	r0, r5
 8001642:	f7ff ff8d 	bl	8001560 <GetEPRxAddr>
 8001646:	4622      	mov	r2, r4
 8001648:	4601      	mov	r1, r0
 800164a:	4630      	mov	r0, r6
 800164c:	f7ff fe9d 	bl	800138a <PMAToUserBufferCopy>

  /* Return the number of received data */
  return DataLength;
}
 8001650:	4620      	mov	r0, r4
 8001652:	bd70      	pop	{r4, r5, r6, pc}

08001654 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001654:	4b03      	ldr	r3, [pc, #12]	; (8001664 <NVIC_PriorityGroupConfig+0x10>)
 8001656:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800165a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800165e:	60d8      	str	r0, [r3, #12]
}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001668:	b570      	push	{r4, r5, r6, lr}
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800166a:	2501      	movs	r5, #1
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800166c:	7801      	ldrb	r1, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800166e:	f001 031f 	and.w	r3, r1, #31
 8001672:	409d      	lsls	r5, r3
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001674:	78c3      	ldrb	r3, [r0, #3]
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001676:	094c      	lsrs	r4, r1, #5
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001678:	b1c3      	cbz	r3, 80016ac <NVIC_Init+0x44>
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800167a:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <NVIC_Init+0x50>)
 800167c:	68da      	ldr	r2, [r3, #12]
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800167e:	7843      	ldrb	r3, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001680:	43d2      	mvns	r2, r2
 8001682:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8001686:	f1c2 0604 	rsb	r6, r2, #4
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800168a:	fa03 f606 	lsl.w	r6, r3, r6
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800168e:	7883      	ldrb	r3, [r0, #2]
    tmpsub = tmpsub >> tmppriority;
 8001690:	200f      	movs	r0, #15
 8001692:	fa20 f202 	lsr.w	r2, r0, r2
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001696:	4013      	ands	r3, r2
 8001698:	4333      	orrs	r3, r6
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800169a:	4a08      	ldr	r2, [pc, #32]	; (80016bc <NVIC_Init+0x54>)
    tmppriority = tmppriority << 0x04;
 800169c:	011b      	lsls	r3, r3, #4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	4411      	add	r1, r2
 80016a2:	f881 3300 	strb.w	r3, [r1, #768]	; 0x300
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80016a6:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80016aa:	bd70      	pop	{r4, r5, r6, pc}
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80016ac:	4b03      	ldr	r3, [pc, #12]	; (80016bc <NVIC_Init+0x54>)
 80016ae:	3420      	adds	r4, #32
 80016b0:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
}
 80016b4:	e7f9      	b.n	80016aa <NVIC_Init+0x42>
 80016b6:	bf00      	nop
 80016b8:	e000ed00 	.word	0xe000ed00
 80016bc:	e000e100 	.word	0xe000e100

080016c0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80016c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80016c4:	78cb      	ldrb	r3, [r1, #3]
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80016c6:	880f      	ldrh	r7, [r1, #0]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80016c8:	06da      	lsls	r2, r3, #27
 80016ca:	bf48      	it	mi
 80016cc:	788a      	ldrbmi	r2, [r1, #2]
 80016ce:	f003 050f 	and.w	r5, r3, #15
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80016d2:	bf48      	it	mi
 80016d4:	4315      	orrmi	r5, r2
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80016d6:	780a      	ldrb	r2, [r1, #0]
 80016d8:	b1d2      	cbz	r2, 8001710 <GPIO_Init+0x50>
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80016da:	2100      	movs	r1, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 80016dc:	f04f 0c01 	mov.w	ip, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80016e0:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRL;
 80016e4:	6802      	ldr	r2, [r0, #0]
      pos = ((uint32_t)0x01) << pinpos;
 80016e6:	fa0c f601 	lsl.w	r6, ip, r1
      if (currentpin == pos)
 80016ea:	ea36 0407 	bics.w	r4, r6, r7
 80016ee:	d10b      	bne.n	8001708 <GPIO_Init+0x48>
        pos = pinpos << 2;
 80016f0:	008c      	lsls	r4, r1, #2
        pinmask = ((uint32_t)0x0F) << pos;
 80016f2:	fa0e f804 	lsl.w	r8, lr, r4
        tmpreg &= ~pinmask;
 80016f6:	ea22 0208 	bic.w	r2, r2, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80016fa:	fa05 f404 	lsl.w	r4, r5, r4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80016fe:	2b28      	cmp	r3, #40	; 0x28
        tmpreg |= (currentmode << pos);
 8001700:	ea42 0204 	orr.w	r2, r2, r4
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001704:	d125      	bne.n	8001752 <GPIO_Init+0x92>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001706:	6146      	str	r6, [r0, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001708:	3101      	adds	r1, #1
 800170a:	2908      	cmp	r1, #8
 800170c:	d1eb      	bne.n	80016e6 <GPIO_Init+0x26>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800170e:	6002      	str	r2, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001710:	2fff      	cmp	r7, #255	; 0xff
 8001712:	d91c      	bls.n	800174e <GPIO_Init+0x8e>
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001714:	2100      	movs	r1, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001716:	f04f 0c01 	mov.w	ip, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800171a:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRH;
 800171e:	6842      	ldr	r2, [r0, #4]
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001720:	f101 0408 	add.w	r4, r1, #8
 8001724:	fa0c f404 	lsl.w	r4, ip, r4
      if (currentpin == pos)
 8001728:	ea34 0607 	bics.w	r6, r4, r7
 800172c:	d10b      	bne.n	8001746 <GPIO_Init+0x86>
        pos = pinpos << 2;
 800172e:	008e      	lsls	r6, r1, #2
        pinmask = ((uint32_t)0x0F) << pos;
 8001730:	fa0e f806 	lsl.w	r8, lr, r6
        tmpreg &= ~pinmask;
 8001734:	ea22 0208 	bic.w	r2, r2, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001738:	fa05 f606 	lsl.w	r6, r5, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800173c:	2b28      	cmp	r3, #40	; 0x28
        tmpreg |= (currentmode << pos);
 800173e:	ea42 0206 	orr.w	r2, r2, r6
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001742:	d10a      	bne.n	800175a <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001744:	6144      	str	r4, [r0, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001746:	3101      	adds	r1, #1
 8001748:	2908      	cmp	r1, #8
 800174a:	d1e9      	bne.n	8001720 <GPIO_Init+0x60>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800174c:	6042      	str	r2, [r0, #4]
  }
}
 800174e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001752:	2b48      	cmp	r3, #72	; 0x48
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8001754:	bf08      	it	eq
 8001756:	6106      	streq	r6, [r0, #16]
 8001758:	e7d6      	b.n	8001708 <GPIO_Init+0x48>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800175a:	2b48      	cmp	r3, #72	; 0x48
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800175c:	bf08      	it	eq
 800175e:	6104      	streq	r4, [r0, #16]
 8001760:	e7f1      	b.n	8001746 <GPIO_Init+0x86>

08001762 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001762:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001766:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001768:	f240 4302 	movw	r3, #1026	; 0x402
 800176c:	8043      	strh	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
}
 800176e:	4770      	bx	lr

08001770 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001770:	6101      	str	r1, [r0, #16]
}
 8001772:	4770      	bx	lr

08001774 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001774:	6141      	str	r1, [r0, #20]
}
 8001776:	4770      	bx	lr

08001778 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8001778:	b510      	push	{r4, lr}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800177a:	240f      	movs	r4, #15
 800177c:	f001 0303 	and.w	r3, r1, #3
 8001780:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8001784:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8001788:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800178c:	688a      	ldr	r2, [r1, #8]
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	409c      	lsls	r4, r3
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8001792:	ea22 0204 	bic.w	r2, r2, r4
 8001796:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8001798:	688a      	ldr	r2, [r1, #8]
 800179a:	4098      	lsls	r0, r3
 800179c:	4310      	orrs	r0, r2
 800179e:	6088      	str	r0, [r1, #8]
}
 80017a0:	bd10      	pop	{r4, pc}
	...

080017a4 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80017a4:	4b01      	ldr	r3, [pc, #4]	; (80017ac <RCC_USBCLKConfig+0x8>)
 80017a6:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
}
 80017aa:	4770      	bx	lr
 80017ac:	42420000 	.word	0x42420000

080017b0 <RCC_APB2PeriphClockCmd>:
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017b0:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <RCC_APB2PeriphClockCmd+0x14>)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80017b2:	699a      	ldr	r2, [r3, #24]
  if (NewState != DISABLE)
 80017b4:	b111      	cbz	r1, 80017bc <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 80017b6:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80017b8:	6198      	str	r0, [r3, #24]
  }
}
 80017ba:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80017bc:	ea22 0000 	bic.w	r0, r2, r0
 80017c0:	e7fa      	b.n	80017b8 <RCC_APB2PeriphClockCmd+0x8>
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <RCC_APB1PeriphClockCmd>:
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017c8:	4b04      	ldr	r3, [pc, #16]	; (80017dc <RCC_APB1PeriphClockCmd+0x14>)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80017ca:	69da      	ldr	r2, [r3, #28]
  if (NewState != DISABLE)
 80017cc:	b111      	cbz	r1, 80017d4 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 80017ce:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80017d0:	61d8      	str	r0, [r3, #28]
  }
}
 80017d2:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80017d4:	ea22 0000 	bic.w	r0, r2, r0
 80017d8:	e7fa      	b.n	80017d0 <RCC_APB1PeriphClockCmd+0x8>
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000

080017e0 <EXTI_Init>:
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80017e0:	7902      	ldrb	r2, [r0, #4]
{
 80017e2:	b530      	push	{r4, r5, lr}
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80017e4:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80017e6:	6805      	ldr	r5, [r0, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;
 80017e8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80017ec:	43e9      	mvns	r1, r5
    tmp += EXTI_InitStruct->EXTI_Mode;
 80017ee:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80017f2:	b323      	cbz	r3, 800183e <EXTI_Init+0x5e>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <EXTI_Init+0x68>)
 80017f6:	681c      	ldr	r4, [r3, #0]
 80017f8:	400c      	ands	r4, r1
 80017fa:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80017fc:	685c      	ldr	r4, [r3, #4]
 80017fe:	4021      	ands	r1, r4
 8001800:	6059      	str	r1, [r3, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001802:	6811      	ldr	r1, [r2, #0]
 8001804:	4329      	orrs	r1, r5
 8001806:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001808:	6899      	ldr	r1, [r3, #8]
 800180a:	6802      	ldr	r2, [r0, #0]
 800180c:	ea21 0102 	bic.w	r1, r1, r2
 8001810:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001812:	68d9      	ldr	r1, [r3, #12]
 8001814:	ea21 0102 	bic.w	r1, r1, r2
 8001818:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800181a:	7941      	ldrb	r1, [r0, #5]
 800181c:	2910      	cmp	r1, #16
 800181e:	d106      	bne.n	800182e <EXTI_Init+0x4e>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001820:	6899      	ldr	r1, [r3, #8]
 8001822:	4311      	orrs	r1, r2
 8001824:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001826:	68d9      	ldr	r1, [r3, #12]
 8001828:	430a      	orrs	r2, r1
 800182a:	60da      	str	r2, [r3, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800182c:	bd30      	pop	{r4, r5, pc}
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800182e:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 8001832:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001836:	6819      	ldr	r1, [r3, #0]
 8001838:	430a      	orrs	r2, r1
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	e7f6      	b.n	800182c <EXTI_Init+0x4c>
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800183e:	6813      	ldr	r3, [r2, #0]
 8001840:	400b      	ands	r3, r1
 8001842:	6013      	str	r3, [r2, #0]
}
 8001844:	e7f2      	b.n	800182c <EXTI_Init+0x4c>
 8001846:	bf00      	nop
 8001848:	40010400 	.word	0x40010400

0800184c <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800184c:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800184e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001852:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8001854:	8082      	strh	r2, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8001856:	7183      	strb	r3, [r0, #6]
}
 8001858:	4770      	bx	lr
	...

0800185c <EXTI_ClearITPendingBit>:
 800185c:	4b01      	ldr	r3, [pc, #4]	; (8001864 <EXTI_ClearITPendingBit+0x8>)
 800185e:	6158      	str	r0, [r3, #20]
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	40010400 	.word	0x40010400

08001868 <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001868:	8803      	ldrh	r3, [r0, #0]
{
 800186a:	b510      	push	{r4, lr}
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 800186c:	f403 5241 	and.w	r2, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001870:	884c      	ldrh	r4, [r1, #2]
 8001872:	880b      	ldrh	r3, [r1, #0]
 8001874:	4323      	orrs	r3, r4
 8001876:	888c      	ldrh	r4, [r1, #4]
 8001878:	4323      	orrs	r3, r4
 800187a:	88cc      	ldrh	r4, [r1, #6]
 800187c:	4323      	orrs	r3, r4
 800187e:	890c      	ldrh	r4, [r1, #8]
 8001880:	4323      	orrs	r3, r4
 8001882:	894c      	ldrh	r4, [r1, #10]
 8001884:	4323      	orrs	r3, r4
 8001886:	898c      	ldrh	r4, [r1, #12]
 8001888:	4323      	orrs	r3, r4
 800188a:	89cc      	ldrh	r4, [r1, #14]
 800188c:	4323      	orrs	r3, r4
 800188e:	4313      	orrs	r3, r2
 8001890:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001892:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8001894:	8b83      	ldrh	r3, [r0, #28]
 8001896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800189a:	041b      	lsls	r3, r3, #16
 800189c:	0c1b      	lsrs	r3, r3, #16
 800189e:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80018a0:	8a0b      	ldrh	r3, [r1, #16]
 80018a2:	8203      	strh	r3, [r0, #16]
}
 80018a4:	bd10      	pop	{r4, pc}

080018a6 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80018a6:	2300      	movs	r3, #0
 80018a8:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80018aa:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80018ac:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80018ae:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80018b0:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80018b2:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80018b4:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80018b6:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80018b8:	2307      	movs	r3, #7
 80018ba:	8203      	strh	r3, [r0, #16]
}
 80018bc:	4770      	bx	lr

080018be <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80018be:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 80018c0:	b121      	cbz	r1, 80018cc <SPI_Cmd+0xe>
    SPIx->CR1 |= CR1_SPE_Set;
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 80018c8:	8003      	strh	r3, [r0, #0]
  }
}
 80018ca:	4770      	bx	lr
    SPIx->CR1 &= CR1_SPE_Reset;
 80018cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80018d0:	041b      	lsls	r3, r3, #16
 80018d2:	0c1b      	lsrs	r3, r3, #16
 80018d4:	e7f8      	b.n	80018c8 <SPI_Cmd+0xa>

080018d6 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80018d6:	8181      	strh	r1, [r0, #12]
}
 80018d8:	4770      	bx	lr

080018da <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80018da:	8980      	ldrh	r0, [r0, #12]
}
 80018dc:	b280      	uxth	r0, r0
 80018de:	4770      	bx	lr

080018e0 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 80018e0:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80018e4:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80018e6:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80018e8:	bf0b      	itete	eq
 80018ea:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80018ee:	b29b      	uxthne	r3, r3
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80018f0:	041b      	lsleq	r3, r3, #16
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80018f2:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80018f6:	bf08      	it	eq
 80018f8:	0c1b      	lsreq	r3, r3, #16
 80018fa:	8003      	strh	r3, [r0, #0]
  }
}
 80018fc:	4770      	bx	lr

080018fe <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80018fe:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8001900:	b121      	cbz	r1, 800190c <SPI_SSOutputCmd+0xe>
    SPIx->CR2 |= CR2_SSOE_Set;
 8001902:	b29b      	uxth	r3, r3
 8001904:	f043 0304 	orr.w	r3, r3, #4
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8001908:	8083      	strh	r3, [r0, #4]
  }
}
 800190a:	4770      	bx	lr
    SPIx->CR2 &= CR2_SSOE_Reset;
 800190c:	f023 0304 	bic.w	r3, r3, #4
 8001910:	041b      	lsls	r3, r3, #16
 8001912:	0c1b      	lsrs	r3, r3, #16
 8001914:	e7f8      	b.n	8001908 <SPI_SSOutputCmd+0xa>

08001916 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001916:	8903      	ldrh	r3, [r0, #8]
 8001918:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 800191a:	bf14      	ite	ne
 800191c:	2001      	movne	r0, #1
 800191e:	2000      	moveq	r0, #0
 8001920:	4770      	bx	lr

08001922 <EXTI1_IRQHandler>:
        case RFM69_RX :
            break;
        case RFM69_TX :
            break;
    }
    EXTI_ClearITPendingBit(FifoLevel_Line);
 8001922:	2002      	movs	r0, #2
 8001924:	f7ff bf9a 	b.w	800185c <EXTI_ClearITPendingBit>

08001928 <rfm69_write>:
	  .    SPI.
	@param address -  
	@param data	- ,    
*/
void rfm69_write(uint8_t address, uint8_t data)
{
 8001928:	b538      	push	{r3, r4, r5, lr}
 800192a:	4605      	mov	r5, r0
 800192c:	460c      	mov	r4, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 800192e:	b672      	cpsid	i
	__disable_irq();
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);           //   SPI 
 8001930:	2180      	movs	r1, #128	; 0x80
 8001932:	4824      	ldr	r0, [pc, #144]	; (80019c4 <rfm69_write+0x9c>)
 8001934:	f7ff ffef 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001938:	2801      	cmp	r0, #1
 800193a:	d0f9      	beq.n	8001930 <rfm69_write+0x8>

	GPIO_ResetBits(NSS_Port, NSS_Pin);
 800193c:	2108      	movs	r1, #8
 800193e:	4822      	ldr	r0, [pc, #136]	; (80019c8 <rfm69_write+0xa0>)
 8001940:	f7ff ff18 	bl	8001774 <GPIO_ResetBits>

    SPI_I2S_SendData(SPI1, (address | 0x80));                               //   
 8001944:	f045 0180 	orr.w	r1, r5, #128	; 0x80
 8001948:	481e      	ldr	r0, [pc, #120]	; (80019c4 <rfm69_write+0x9c>)
 800194a:	f7ff ffc4 	bl	80018d6 <SPI_I2S_SendData>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET) && \
 800194e:	4d1d      	ldr	r5, [pc, #116]	; (80019c4 <rfm69_write+0x9c>)
 8001950:	2102      	movs	r1, #2
 8001952:	481c      	ldr	r0, [pc, #112]	; (80019c4 <rfm69_write+0x9c>)
 8001954:	f7ff ffdf 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001958:	b928      	cbnz	r0, 8001966 <rfm69_write+0x3e>
            (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET) );
 800195a:	2180      	movs	r1, #128	; 0x80
 800195c:	4628      	mov	r0, r5
 800195e:	f7ff ffda 	bl	8001916 <SPI_I2S_GetFlagStatus>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET) && \
 8001962:	2801      	cmp	r0, #1
 8001964:	d0f4      	beq.n	8001950 <rfm69_write+0x28>

    SPI_I2S_SendData(SPI1, data);                                           //  	
 8001966:	4621      	mov	r1, r4
 8001968:	4816      	ldr	r0, [pc, #88]	; (80019c4 <rfm69_write+0x9c>)
 800196a:	f7ff ffb4 	bl	80018d6 <SPI_I2S_SendData>

    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 800196e:	4c15      	ldr	r4, [pc, #84]	; (80019c4 <rfm69_write+0x9c>)
 8001970:	2101      	movs	r1, #1
 8001972:	4814      	ldr	r0, [pc, #80]	; (80019c4 <rfm69_write+0x9c>)
 8001974:	f7ff ffcf 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001978:	b928      	cbnz	r0, 8001986 <rfm69_write+0x5e>
            (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET) );
 800197a:	2180      	movs	r1, #128	; 0x80
 800197c:	4620      	mov	r0, r4
 800197e:	f7ff ffca 	bl	8001916 <SPI_I2S_GetFlagStatus>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 8001982:	2801      	cmp	r0, #1
 8001984:	d0f4      	beq.n	8001970 <rfm69_write+0x48>
    SPI_I2S_ReceiveData(SPI1);												//    
 8001986:	480f      	ldr	r0, [pc, #60]	; (80019c4 <rfm69_write+0x9c>)
 8001988:	f7ff ffa7 	bl	80018da <SPI_I2S_ReceiveData>

    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 800198c:	4c0d      	ldr	r4, [pc, #52]	; (80019c4 <rfm69_write+0x9c>)
 800198e:	2101      	movs	r1, #1
 8001990:	480c      	ldr	r0, [pc, #48]	; (80019c4 <rfm69_write+0x9c>)
 8001992:	f7ff ffc0 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001996:	b928      	cbnz	r0, 80019a4 <rfm69_write+0x7c>
            (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET) );
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	4620      	mov	r0, r4
 800199c:	f7ff ffbb 	bl	8001916 <SPI_I2S_GetFlagStatus>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 80019a0:	2801      	cmp	r0, #1
 80019a2:	d0f4      	beq.n	800198e <rfm69_write+0x66>
    SPI_I2S_ReceiveData(SPI1);												//    
 80019a4:	4807      	ldr	r0, [pc, #28]	; (80019c4 <rfm69_write+0x9c>)
 80019a6:	f7ff ff98 	bl	80018da <SPI_I2S_ReceiveData>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);           //   SPI 
 80019aa:	4c06      	ldr	r4, [pc, #24]	; (80019c4 <rfm69_write+0x9c>)
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	4620      	mov	r0, r4
 80019b0:	f7ff ffb1 	bl	8001916 <SPI_I2S_GetFlagStatus>
 80019b4:	2801      	cmp	r0, #1
 80019b6:	d0f9      	beq.n	80019ac <rfm69_write+0x84>
	GPIO_SetBits(NSS_Port, NSS_Pin);
 80019b8:	2108      	movs	r1, #8
 80019ba:	4803      	ldr	r0, [pc, #12]	; (80019c8 <rfm69_write+0xa0>)
 80019bc:	f7ff fed8 	bl	8001770 <GPIO_SetBits>
  __ASM volatile ("cpsie i");
 80019c0:	b662      	cpsie	i

	__enable_irq();
}
 80019c2:	bd38      	pop	{r3, r4, r5, pc}
 80019c4:	40013000 	.word	0x40013000
 80019c8:	40010800 	.word	0x40010800

080019cc <rfm69_read>:
	  .    SPI.
	@param address -  
	@return ,    
*/
uint8_t rfm69_read(uint8_t address)
{
 80019cc:	b538      	push	{r3, r4, r5, lr}
 80019ce:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i");
 80019d0:	b672      	cpsid	i
	uint8_t data = 0x00;

	__disable_irq();
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);           //   SPI 
 80019d2:	2180      	movs	r1, #128	; 0x80
 80019d4:	4824      	ldr	r0, [pc, #144]	; (8001a68 <rfm69_read+0x9c>)
 80019d6:	f7ff ff9e 	bl	8001916 <SPI_I2S_GetFlagStatus>
 80019da:	2801      	cmp	r0, #1
 80019dc:	d0f9      	beq.n	80019d2 <rfm69_read+0x6>

	GPIO_ResetBits(NSS_Port, NSS_Pin);
 80019de:	2108      	movs	r1, #8
 80019e0:	4822      	ldr	r0, [pc, #136]	; (8001a6c <rfm69_read+0xa0>)
 80019e2:	f7ff fec7 	bl	8001774 <GPIO_ResetBits>

    SPI_I2S_SendData(SPI1, (address));                                      //  
 80019e6:	4621      	mov	r1, r4
 80019e8:	481f      	ldr	r0, [pc, #124]	; (8001a68 <rfm69_read+0x9c>)
 80019ea:	f7ff ff74 	bl	80018d6 <SPI_I2S_SendData>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET) && \
 80019ee:	4c1e      	ldr	r4, [pc, #120]	; (8001a68 <rfm69_read+0x9c>)
 80019f0:	2102      	movs	r1, #2
 80019f2:	481d      	ldr	r0, [pc, #116]	; (8001a68 <rfm69_read+0x9c>)
 80019f4:	f7ff ff8f 	bl	8001916 <SPI_I2S_GetFlagStatus>
 80019f8:	b928      	cbnz	r0, 8001a06 <rfm69_read+0x3a>
            (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET) );
 80019fa:	2180      	movs	r1, #128	; 0x80
 80019fc:	4620      	mov	r0, r4
 80019fe:	f7ff ff8a 	bl	8001916 <SPI_I2S_GetFlagStatus>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET) && \
 8001a02:	2801      	cmp	r0, #1
 8001a04:	d0f4      	beq.n	80019f0 <rfm69_read+0x24>

    SPI_I2S_SendData(SPI1, 0x87);                                           //   
 8001a06:	2187      	movs	r1, #135	; 0x87
 8001a08:	4817      	ldr	r0, [pc, #92]	; (8001a68 <rfm69_read+0x9c>)
 8001a0a:	f7ff ff64 	bl	80018d6 <SPI_I2S_SendData>

    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 8001a0e:	4c16      	ldr	r4, [pc, #88]	; (8001a68 <rfm69_read+0x9c>)
 8001a10:	2101      	movs	r1, #1
 8001a12:	4815      	ldr	r0, [pc, #84]	; (8001a68 <rfm69_read+0x9c>)
 8001a14:	f7ff ff7f 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001a18:	b928      	cbnz	r0, 8001a26 <rfm69_read+0x5a>
            (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET) );
 8001a1a:	2180      	movs	r1, #128	; 0x80
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	f7ff ff7a 	bl	8001916 <SPI_I2S_GetFlagStatus>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 8001a22:	2801      	cmp	r0, #1
 8001a24:	d0f4      	beq.n	8001a10 <rfm69_read+0x44>
    SPI_I2S_ReceiveData(SPI1);                                              //     
 8001a26:	4810      	ldr	r0, [pc, #64]	; (8001a68 <rfm69_read+0x9c>)
 8001a28:	f7ff ff57 	bl	80018da <SPI_I2S_ReceiveData>

    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 8001a2c:	4c0e      	ldr	r4, [pc, #56]	; (8001a68 <rfm69_read+0x9c>)
 8001a2e:	2101      	movs	r1, #1
 8001a30:	480d      	ldr	r0, [pc, #52]	; (8001a68 <rfm69_read+0x9c>)
 8001a32:	f7ff ff70 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001a36:	b928      	cbnz	r0, 8001a44 <rfm69_read+0x78>
            (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET) );
 8001a38:	2180      	movs	r1, #128	; 0x80
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	f7ff ff6b 	bl	8001916 <SPI_I2S_GetFlagStatus>
    while ( (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) && \
 8001a40:	2801      	cmp	r0, #1
 8001a42:	d0f4      	beq.n	8001a2e <rfm69_read+0x62>
    data = SPI_I2S_ReceiveData(SPI1);                                       //   
 8001a44:	4808      	ldr	r0, [pc, #32]	; (8001a68 <rfm69_read+0x9c>)
 8001a46:	f7ff ff48 	bl	80018da <SPI_I2S_ReceiveData>

    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);           //   SPI 
 8001a4a:	4d07      	ldr	r5, [pc, #28]	; (8001a68 <rfm69_read+0x9c>)
    data = SPI_I2S_ReceiveData(SPI1);                                       //   
 8001a4c:	b2c4      	uxtb	r4, r0
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);           //   SPI 
 8001a4e:	2180      	movs	r1, #128	; 0x80
 8001a50:	4628      	mov	r0, r5
 8001a52:	f7ff ff60 	bl	8001916 <SPI_I2S_GetFlagStatus>
 8001a56:	2801      	cmp	r0, #1
 8001a58:	d0f9      	beq.n	8001a4e <rfm69_read+0x82>
	GPIO_SetBits(NSS_Port, NSS_Pin);
 8001a5a:	2108      	movs	r1, #8
 8001a5c:	4803      	ldr	r0, [pc, #12]	; (8001a6c <rfm69_read+0xa0>)
 8001a5e:	f7ff fe87 	bl	8001770 <GPIO_SetBits>
  __ASM volatile ("cpsie i");
 8001a62:	b662      	cpsie	i

	__enable_irq();
	return data;
}
 8001a64:	4620      	mov	r0, r4
 8001a66:	bd38      	pop	{r3, r4, r5, pc}
 8001a68:	40013000 	.word	0x40013000
 8001a6c:	40010800 	.word	0x40010800

08001a70 <rfm69_mcu_init>:
	  -,  SPI,     . 	 
*/
void rfm69_mcu_init(void)
{
//	 
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001a70:	2101      	movs	r1, #1
{
 8001a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001a76:	4608      	mov	r0, r1
{
 8001a78:	b088      	sub	sp, #32
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001a7a:	f7ff fea5 	bl	80017c8 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8001a7e:	2101      	movs	r1, #1
 8001a80:	4608      	mov	r0, r1
 8001a82:	f7ff fe95 	bl	80017b0 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001a86:	2101      	movs	r1, #1
 8001a88:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001a8c:	f7ff fe90 	bl	80017b0 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB, ENABLE);		
 8001a90:	2101      	movs	r1, #1
 8001a92:	200c      	movs	r0, #12
 8001a94:	f7ff fe8c 	bl	80017b0 <RCC_APB2PeriphClockCmd>

//	 SPI
	GPIO_InitTypeDef gpio;					// NSS pin configuration
	GPIO_StructInit(&gpio);
 8001a98:	4668      	mov	r0, sp
 8001a9a:	f7ff fe62 	bl	8001762 <GPIO_StructInit>
	gpio.GPIO_Pin = NSS_Pin;
 8001a9e:	f04f 0808 	mov.w	r8, #8
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001aa2:	f241 0303 	movw	r3, #4099	; 0x1003
	gpio.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(NSS_Port, &gpio);
 8001aa6:	4e45      	ldr	r6, [pc, #276]	; (8001bbc <rfm69_mcu_init+0x14c>)
 8001aa8:	4669      	mov	r1, sp
 8001aaa:	4630      	mov	r0, r6
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001aac:	f8ad 3002 	strh.w	r3, [sp, #2]
	gpio.GPIO_Pin = NSS_Pin;
 8001ab0:	f8ad 8000 	strh.w	r8, [sp]
	GPIO_Init(NSS_Port, &gpio);
 8001ab4:	f7ff fe04 	bl	80016c0 <GPIO_Init>

	GPIO_StructInit(&gpio);					// configuration of MOSI and SCK pins
 8001ab8:	4668      	mov	r0, sp
 8001aba:	f7ff fe52 	bl	8001762 <GPIO_StructInit>
	gpio.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_5;
 8001abe:	23a0      	movs	r3, #160	; 0xa0
 8001ac0:	f8ad 3000 	strh.w	r3, [sp]
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001ac4:	f641 0303 	movw	r3, #6147	; 0x1803
	gpio.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &gpio);
 8001ac8:	4669      	mov	r1, sp
 8001aca:	4630      	mov	r0, r6
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001acc:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(GPIOA, &gpio);
 8001ad0:	f7ff fdf6 	bl	80016c0 <GPIO_Init>

	GPIO_StructInit(&gpio);					// MISO pin configuration
 8001ad4:	4668      	mov	r0, sp
 8001ad6:	f7ff fe44 	bl	8001762 <GPIO_StructInit>
	gpio.GPIO_Pin = GPIO_Pin_6;
 8001ada:	2740      	movs	r7, #64	; 0x40
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001adc:	f240 4303 	movw	r3, #1027	; 0x403
	gpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &gpio);
 8001ae0:	4669      	mov	r1, sp
 8001ae2:	4630      	mov	r0, r6
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001ae4:	f8ad 3002 	strh.w	r3, [sp, #2]
	gpio.GPIO_Pin = GPIO_Pin_6;
 8001ae8:	f8ad 7000 	strh.w	r7, [sp]
	GPIO_Init(GPIOA, &gpio);
 8001aec:	f7ff fde8 	bl	80016c0 <GPIO_Init>

	SPI_InitTypeDef spi;
	SPI_StructInit(&spi);
 8001af0:	a803      	add	r0, sp, #12
 8001af2:	f7ff fed8 	bl	80018a6 <SPI_StructInit>
	spi.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	spi.SPI_Mode = SPI_Mode_Master;
 8001af6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001afa:	f8ad 300e 	strh.w	r3, [sp, #14]
	spi.SPI_DataSize = SPI_DataSize_8b;
	spi.SPI_CPOL = SPI_CPOL_Low;
	spi.SPI_CPHA = SPI_CPHA_1Edge;
	spi.SPI_NSS = SPI_NSS_Soft;
 8001afe:	f44f 7300 	mov.w	r3, #512	; 0x200
	spi.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001b02:	2400      	movs	r4, #0
	spi.SPI_NSS = SPI_NSS_Soft;
 8001b04:	f8ad 3016 	strh.w	r3, [sp, #22]
	spi.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8001b08:	2318      	movs	r3, #24
	spi.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_Init(SPI1, &spi);
 8001b0a:	4d2d      	ldr	r5, [pc, #180]	; (8001bc0 <rfm69_mcu_init+0x150>)
 8001b0c:	a903      	add	r1, sp, #12
 8001b0e:	4628      	mov	r0, r5
	spi.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8001b10:	f8ad 3018 	strh.w	r3, [sp, #24]
	spi.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001b14:	f8ad 400c 	strh.w	r4, [sp, #12]
	spi.SPI_DataSize = SPI_DataSize_8b;
 8001b18:	f8ad 4010 	strh.w	r4, [sp, #16]
	spi.SPI_CPOL = SPI_CPOL_Low;
 8001b1c:	f8ad 4012 	strh.w	r4, [sp, #18]
	spi.SPI_CPHA = SPI_CPHA_1Edge;
 8001b20:	f8ad 4014 	strh.w	r4, [sp, #20]
	spi.SPI_FirstBit = SPI_FirstBit_MSB;
 8001b24:	f8ad 401a 	strh.w	r4, [sp, #26]
	SPI_Init(SPI1, &spi);
 8001b28:	f7ff fe9e 	bl	8001868 <SPI_Init>

	SPI_SSOutputCmd(SPI1, DISABLE);
 8001b2c:	4621      	mov	r1, r4
 8001b2e:	4628      	mov	r0, r5
 8001b30:	f7ff fee5 	bl	80018fe <SPI_SSOutputCmd>
	SPI_NSSInternalSoftwareConfig(SPI1, SPI_NSSInternalSoft_Set);
 8001b34:	4628      	mov	r0, r5
 8001b36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b3a:	f7ff fed1 	bl	80018e0 <SPI_NSSInternalSoftwareConfig>
	GPIO_SetBits(NSS_Port, NSS_Pin);
 8001b3e:	4641      	mov	r1, r8
 8001b40:	4630      	mov	r0, r6
 8001b42:	f7ff fe15 	bl	8001770 <GPIO_SetBits>
	SPI_Cmd(SPI1, ENABLE);
 8001b46:	2101      	movs	r1, #1
 8001b48:	4628      	mov	r0, r5
 8001b4a:	f7ff feb8 	bl	80018be <SPI_Cmd>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <rfm69_mcu_init+0x154>)
	NVIC_EnableIRQ(EXTI0_IRQn);					// enable external interrupts
	NVIC_EnableIRQ(EXTI1_IRQn);
    NVIC_EnableIRQ(EXTI2_IRQn);

	EXTI_InitTypeDef exti_is;
	EXTI_StructInit(&exti_is);
 8001b52:	a801      	add	r0, sp, #4
 8001b54:	601f      	str	r7, [r3, #0]
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	f7ff fe75 	bl	800184c <EXTI_StructInit>
	exti_is.EXTI_Line = CRCOK_PKSent_Line;
 8001b62:	2304      	movs	r3, #4
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
	exti_is.EXTI_Trigger = EXTI_Trigger_Rising;
	exti_is.EXTI_LineCmd = ENABLE;
 8001b64:	2501      	movs	r5, #1
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b66:	f44f 6600 	mov.w	r6, #2048	; 0x800
	EXTI_Init(&exti_is);

	exti_is.EXTI_Line = FifoLevel_Line;
 8001b6a:	2702      	movs	r7, #2
	EXTI_Init(&exti_is);
 8001b6c:	eb0d 0003 	add.w	r0, sp, r3
	exti_is.EXTI_Line = CRCOK_PKSent_Line;
 8001b70:	9301      	str	r3, [sp, #4]
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b72:	f8ad 6008 	strh.w	r6, [sp, #8]
	exti_is.EXTI_LineCmd = ENABLE;
 8001b76:	f88d 500a 	strb.w	r5, [sp, #10]
	EXTI_Init(&exti_is);
 8001b7a:	f7ff fe31 	bl	80017e0 <EXTI_Init>
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
	exti_is.EXTI_Trigger = EXTI_Trigger_Rising;
	exti_is.EXTI_LineCmd = ENABLE;
	EXTI_Init(&exti_is);
 8001b7e:	a801      	add	r0, sp, #4
	exti_is.EXTI_Line = FifoLevel_Line;
 8001b80:	9701      	str	r7, [sp, #4]
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b82:	f8ad 6008 	strh.w	r6, [sp, #8]
	exti_is.EXTI_LineCmd = ENABLE;
 8001b86:	f88d 500a 	strb.w	r5, [sp, #10]
	EXTI_Init(&exti_is);
 8001b8a:	f7ff fe29 	bl	80017e0 <EXTI_Init>

	exti_is.EXTI_Line = SyncAddr_Line;
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
	exti_is.EXTI_Trigger = EXTI_Trigger_Rising;
	exti_is.EXTI_LineCmd = ENABLE;
	EXTI_Init(&exti_is);
 8001b8e:	a801      	add	r0, sp, #4
	exti_is.EXTI_Line = SyncAddr_Line;
 8001b90:	9501      	str	r5, [sp, #4]
	exti_is.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b92:	f8ad 6008 	strh.w	r6, [sp, #8]
	exti_is.EXTI_LineCmd = ENABLE;
 8001b96:	f88d 500a 	strb.w	r5, [sp, #10]
	EXTI_Init(&exti_is);
 8001b9a:	f7ff fe21 	bl	80017e0 <EXTI_Init>

	GPIO_EXTILineConfig(EXTI_Port1, EXTI_Pin1);
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	4628      	mov	r0, r5
 8001ba2:	f7ff fde9 	bl	8001778 <GPIO_EXTILineConfig>
	GPIO_EXTILineConfig(EXTI_Port23, EXTI_Pin2);
 8001ba6:	4629      	mov	r1, r5
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f7ff fde5 	bl	8001778 <GPIO_EXTILineConfig>
	GPIO_EXTILineConfig(EXTI_Port23, EXTI_Pin3);
 8001bae:	4639      	mov	r1, r7
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	f7ff fde1 	bl	8001778 <GPIO_EXTILineConfig>
}
 8001bb6:	b008      	add	sp, #32
 8001bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bbc:	40010800 	.word	0x40010800
 8001bc0:	40013000 	.word	0x40013000
 8001bc4:	e000e100 	.word	0xe000e100

08001bc8 <rfm69_transmit_start>:
	@param address -  ,     
	           packet_buffer.
	@return  ,     ,  
*/
int rfm69_transmit_start(uint8_t packet_size_loc, uint8_t address)
{
 8001bc8:	b570      	push	{r4, r5, r6, lr}
	int i;

	packet_size = packet_size_loc;
 8001bca:	4d13      	ldr	r5, [pc, #76]	; (8001c18 <rfm69_transmit_start+0x50>)
	if(packet_size > RFM69_BUFFER_SIZE)	return -1;							//   
 8001bcc:	2842      	cmp	r0, #66	; 0x42
{
 8001bce:	460c      	mov	r4, r1
	packet_size = packet_size_loc;
 8001bd0:	7028      	strb	r0, [r5, #0]
	if(packet_size > RFM69_BUFFER_SIZE)	return -1;							//   
 8001bd2:	d81e      	bhi.n	8001c12 <rfm69_transmit_start+0x4a>

	rfm69_condition = RFM69_TX;
 8001bd4:	2205      	movs	r2, #5
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <rfm69_transmit_start+0x54>)
	rfm69_write(REGOPMODE, REGOPMODE_DEF | TX_MODE);                        //  
 8001bd8:	210c      	movs	r1, #12
 8001bda:	2001      	movs	r0, #1
	rfm69_condition = RFM69_TX;
 8001bdc:	701a      	strb	r2, [r3, #0]
	rfm69_write(REGOPMODE, REGOPMODE_DEF | TX_MODE);                        //  
 8001bde:	f7ff fea3 	bl	8001928 <rfm69_write>

	rfm69_write(REGFIFO, packet_size+1);									//     FIFO
 8001be2:	7829      	ldrb	r1, [r5, #0]
 8001be4:	2000      	movs	r0, #0
 8001be6:	3101      	adds	r1, #1
 8001be8:	b2c9      	uxtb	r1, r1
 8001bea:	f7ff fe9d 	bl	8001928 <rfm69_write>
	rfm69_write(REGFIFO, address);											//    FIFO
 8001bee:	4621      	mov	r1, r4
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f7ff fe99 	bl	8001928 <rfm69_write>
	for(i=0 ; i<packet_size ; ++i)	rfm69_write(REGFIFO, packet_buffer[i]);	//     FIFO
 8001bf6:	2400      	movs	r4, #0
 8001bf8:	4e09      	ldr	r6, [pc, #36]	; (8001c20 <rfm69_transmit_start+0x58>)
 8001bfa:	782b      	ldrb	r3, [r5, #0]
 8001bfc:	42a3      	cmp	r3, r4
 8001bfe:	dc01      	bgt.n	8001c04 <rfm69_transmit_start+0x3c>

	return 0;
 8001c00:	2000      	movs	r0, #0
}
 8001c02:	bd70      	pop	{r4, r5, r6, pc}
	for(i=0 ; i<packet_size ; ++i)	rfm69_write(REGFIFO, packet_buffer[i]);	//     FIFO
 8001c04:	2000      	movs	r0, #0
 8001c06:	f816 1b01 	ldrb.w	r1, [r6], #1
 8001c0a:	f7ff fe8d 	bl	8001928 <rfm69_write>
 8001c0e:	3401      	adds	r4, #1
 8001c10:	e7f3      	b.n	8001bfa <rfm69_transmit_start+0x32>
	if(packet_size > RFM69_BUFFER_SIZE)	return -1;							//   
 8001c12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c16:	e7f4      	b.n	8001c02 <rfm69_transmit_start+0x3a>
 8001c18:	200001ee 	.word	0x200001ee
 8001c1c:	200001ef 	.word	0x200001ef
 8001c20:	200001ae 	.word	0x200001ae

08001c24 <rfm69_receive_start>:
	@function
	 .
*/
void rfm69_receive_start(void)
{
	rfm69_condition = RFM69_RX;
 8001c24:	2204      	movs	r2, #4
 8001c26:	4b03      	ldr	r3, [pc, #12]	; (8001c34 <rfm69_receive_start+0x10>)
	rfm69_write(REGOPMODE, REGOPMODE_DEF | RX_MODE);
 8001c28:	2110      	movs	r1, #16
 8001c2a:	2001      	movs	r0, #1
	rfm69_condition = RFM69_RX;
 8001c2c:	701a      	strb	r2, [r3, #0]
	rfm69_write(REGOPMODE, REGOPMODE_DEF | RX_MODE);
 8001c2e:	f7ff be7b 	b.w	8001928 <rfm69_write>
 8001c32:	bf00      	nop
 8001c34:	200001ef 	.word	0x200001ef

08001c38 <rfm69_init>:
{
 8001c38:	b508      	push	{r3, lr}
    rfm69_mcu_init();
 8001c3a:	f7ff ff19 	bl	8001a70 <rfm69_mcu_init>
	rfm69_write(REGOPMODE, REGOPMODE_DEF | STBY_MODE);
 8001c3e:	2104      	movs	r1, #4
 8001c40:	2001      	movs	r0, #1
 8001c42:	f7ff fe71 	bl	8001928 <rfm69_write>
	rfm69_write(REGDATAMODUL, REGDATAMODUL_DEF);
 8001c46:	2101      	movs	r1, #1
 8001c48:	2002      	movs	r0, #2
 8001c4a:	f7ff fe6d 	bl	8001928 <rfm69_write>
	rfm69_write(REGFDEVMSB, REGFDEVMSB_DEF);
 8001c4e:	2102      	movs	r1, #2
 8001c50:	2005      	movs	r0, #5
 8001c52:	f7ff fe69 	bl	8001928 <rfm69_write>
	rfm69_write(REGFDEVLSB, REGFDEVLSB_DEF);
 8001c56:	218f      	movs	r1, #143	; 0x8f
 8001c58:	2006      	movs	r0, #6
 8001c5a:	f7ff fe65 	bl	8001928 <rfm69_write>
	rfm69_write(REGBITRATEMSB, REGBITRATEMSB_DEF);
 8001c5e:	2106      	movs	r1, #6
 8001c60:	2003      	movs	r0, #3
 8001c62:	f7ff fe61 	bl	8001928 <rfm69_write>
	rfm69_write(REGBITRATELSB, REGBITRATELSB_DEF);
 8001c66:	2182      	movs	r1, #130	; 0x82
 8001c68:	2004      	movs	r0, #4
 8001c6a:	f7ff fe5d 	bl	8001928 <rfm69_write>
	rfm69_write(REGFRFMSB, REGFRFMSB_DEF);
 8001c6e:	21d9      	movs	r1, #217	; 0xd9
 8001c70:	2007      	movs	r0, #7
 8001c72:	f7ff fe59 	bl	8001928 <rfm69_write>
	rfm69_write(REGFRFMID, REGFRFMID_DEF);
 8001c76:	2130      	movs	r1, #48	; 0x30
 8001c78:	2008      	movs	r0, #8
 8001c7a:	f7ff fe55 	bl	8001928 <rfm69_write>
	rfm69_write(REGFRFLSB, REGFRFLSB_DEF);
 8001c7e:	2106      	movs	r1, #6
 8001c80:	2009      	movs	r0, #9
 8001c82:	f7ff fe51 	bl	8001928 <rfm69_write>
	rfm69_write(REGAFCCTRL, REGAFCCTRL_DEF);
 8001c86:	2100      	movs	r1, #0
 8001c88:	200b      	movs	r0, #11
 8001c8a:	f7ff fe4d 	bl	8001928 <rfm69_write>
	rfm69_write(REGPALEVEL, REGPALEVEL_DEF);
 8001c8e:	219f      	movs	r1, #159	; 0x9f
 8001c90:	2011      	movs	r0, #17
 8001c92:	f7ff fe49 	bl	8001928 <rfm69_write>
	rfm69_write(REGPARAMP, REGPARAMP_DEF);
 8001c96:	210f      	movs	r1, #15
 8001c98:	2012      	movs	r0, #18
 8001c9a:	f7ff fe45 	bl	8001928 <rfm69_write>
	rfm69_write(REGOCP, REGOCP_DEF);
 8001c9e:	211a      	movs	r1, #26
 8001ca0:	2013      	movs	r0, #19
 8001ca2:	f7ff fe41 	bl	8001928 <rfm69_write>
	rfm69_write(REGLNA, REGLNA_DEF);
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	2018      	movs	r0, #24
 8001caa:	f7ff fe3d 	bl	8001928 <rfm69_write>
	rfm69_write(REGRXBW, REGRXBW_DEF);
 8001cae:	214b      	movs	r1, #75	; 0x4b
 8001cb0:	2019      	movs	r0, #25
 8001cb2:	f7ff fe39 	bl	8001928 <rfm69_write>
	rfm69_write(REGAFCBW, REGAFCBW_DEF);
 8001cb6:	214b      	movs	r1, #75	; 0x4b
 8001cb8:	201a      	movs	r0, #26
 8001cba:	f7ff fe35 	bl	8001928 <rfm69_write>
	rfm69_write(REGAFCFEI, REGAFCFEI_DEF);
 8001cbe:	2108      	movs	r1, #8
 8001cc0:	201e      	movs	r0, #30
 8001cc2:	f7ff fe31 	bl	8001928 <rfm69_write>
	rfm69_write(REGDIOMAPPING1, REGDIOMAPPING1_DEF);
 8001cc6:	2109      	movs	r1, #9
 8001cc8:	2025      	movs	r0, #37	; 0x25
 8001cca:	f7ff fe2d 	bl	8001928 <rfm69_write>
	rfm69_write(REGDIOMAPPING2, REGDIOMAPPING2_DEF);
 8001cce:	2102      	movs	r1, #2
 8001cd0:	2026      	movs	r0, #38	; 0x26
 8001cd2:	f7ff fe29 	bl	8001928 <rfm69_write>
	rfm69_write(REGRSSITHRESH, REGRSSITHRESH_DEF);
 8001cd6:	21b0      	movs	r1, #176	; 0xb0
 8001cd8:	2029      	movs	r0, #41	; 0x29
 8001cda:	f7ff fe25 	bl	8001928 <rfm69_write>
	rfm69_write(REGPREAMBLEMSB, REGPREAMBLEMSB_DEF);
 8001cde:	2100      	movs	r1, #0
 8001ce0:	202c      	movs	r0, #44	; 0x2c
 8001ce2:	f7ff fe21 	bl	8001928 <rfm69_write>
	rfm69_write(REGPREAMBLELSB, REGPREAMBLELSB_DEF);
 8001ce6:	2104      	movs	r1, #4
 8001ce8:	202d      	movs	r0, #45	; 0x2d
 8001cea:	f7ff fe1d 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCCONFIG, REGSYNCCONFIG_DEF);
 8001cee:	219a      	movs	r1, #154	; 0x9a
 8001cf0:	202e      	movs	r0, #46	; 0x2e
 8001cf2:	f7ff fe19 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE1, REGSYNCVALUE1_DEF);
 8001cf6:	21ca      	movs	r1, #202	; 0xca
 8001cf8:	202f      	movs	r0, #47	; 0x2f
 8001cfa:	f7ff fe15 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE2, REGSYNCVALUE2_DEF);
 8001cfe:	21e1      	movs	r1, #225	; 0xe1
 8001d00:	2030      	movs	r0, #48	; 0x30
 8001d02:	f7ff fe11 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE3, REGSYNCVALUE3_DEF);
 8001d06:	213b      	movs	r1, #59	; 0x3b
 8001d08:	2031      	movs	r0, #49	; 0x31
 8001d0a:	f7ff fe0d 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE4, REGSYNCVALUE4_DEF);
 8001d0e:	2175      	movs	r1, #117	; 0x75
 8001d10:	2032      	movs	r0, #50	; 0x32
 8001d12:	f7ff fe09 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE5, REGSYNCVALUE5_DEF);
 8001d16:	21ca      	movs	r1, #202	; 0xca
 8001d18:	2033      	movs	r0, #51	; 0x33
 8001d1a:	f7ff fe05 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE6, REGSYNCVALUE6_DEF);
 8001d1e:	21e1      	movs	r1, #225	; 0xe1
 8001d20:	2034      	movs	r0, #52	; 0x34
 8001d22:	f7ff fe01 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE7, REGSYNCVALUE7_DEF);
 8001d26:	213b      	movs	r1, #59	; 0x3b
 8001d28:	2035      	movs	r0, #53	; 0x35
 8001d2a:	f7ff fdfd 	bl	8001928 <rfm69_write>
	rfm69_write(REGSYNCVALUE8, REGSYNCVALUE8_DEF);
 8001d2e:	2175      	movs	r1, #117	; 0x75
 8001d30:	2036      	movs	r0, #54	; 0x36
 8001d32:	f7ff fdf9 	bl	8001928 <rfm69_write>
	rfm69_write(REGPACKETCONFIG1, REGPACKETCONFIG1_DEF);
 8001d36:	2194      	movs	r1, #148	; 0x94
 8001d38:	2037      	movs	r0, #55	; 0x37
 8001d3a:	f7ff fdf5 	bl	8001928 <rfm69_write>
	rfm69_write(REGPAYLOADLENGHT, REGPAYLOADLENGHT_DEF);
 8001d3e:	21ff      	movs	r1, #255	; 0xff
 8001d40:	2038      	movs	r0, #56	; 0x38
 8001d42:	f7ff fdf1 	bl	8001928 <rfm69_write>
	rfm69_write(REGNODEADRS, REGNODEADRS_DEF);
 8001d46:	2105      	movs	r1, #5
 8001d48:	2039      	movs	r0, #57	; 0x39
 8001d4a:	f7ff fded 	bl	8001928 <rfm69_write>
	rfm69_write(REGBROADCASTADRS, REGBROADCASTADRS_DEF);
 8001d4e:	21ff      	movs	r1, #255	; 0xff
 8001d50:	203a      	movs	r0, #58	; 0x3a
 8001d52:	f7ff fde9 	bl	8001928 <rfm69_write>
	rfm69_write(REGAUTOMODES, REGAUTOMODES_DEF);
 8001d56:	2100      	movs	r1, #0
 8001d58:	203b      	movs	r0, #59	; 0x3b
 8001d5a:	f7ff fde5 	bl	8001928 <rfm69_write>
	rfm69_write(REGFIFOTHRES, REGFIFOTHRES_DEF);
 8001d5e:	21a0      	movs	r1, #160	; 0xa0
 8001d60:	203c      	movs	r0, #60	; 0x3c
 8001d62:	f7ff fde1 	bl	8001928 <rfm69_write>
	rfm69_write(REGPACKETCONFIG2, REGPACKETCONFIG2_DEF);
 8001d66:	2142      	movs	r1, #66	; 0x42
 8001d68:	203d      	movs	r0, #61	; 0x3d
 8001d6a:	f7ff fddd 	bl	8001928 <rfm69_write>
	rfm69_write(REGTESTDAGC, AFC_LOW_BETA_OFF);
 8001d6e:	2130      	movs	r1, #48	; 0x30
 8001d70:	206f      	movs	r0, #111	; 0x6f
 8001d72:	f7ff fdd9 	bl	8001928 <rfm69_write>
	rfm69_write(REGIRQFLAGS2, 1<<FIFOOVERRUN);
 8001d76:	2110      	movs	r1, #16
 8001d78:	2028      	movs	r0, #40	; 0x28
 8001d7a:	f7ff fdd5 	bl	8001928 <rfm69_write>
	rfm69_receive_start();
 8001d7e:	f7ff ff51 	bl	8001c24 <rfm69_receive_start>
	if ( rfm69_read(REGRXBW) != REGRXBW_DEF ) {     //  SPI
 8001d82:	2019      	movs	r0, #25
 8001d84:	f7ff fe22 	bl	80019cc <rfm69_read>
 8001d88:	284b      	cmp	r0, #75	; 0x4b
		rfm69_condition = RFM69_SPI_FAILED;
 8001d8a:	bf1f      	itttt	ne
 8001d8c:	2201      	movne	r2, #1
 8001d8e:	4b03      	ldrne	r3, [pc, #12]	; (8001d9c <rfm69_init+0x164>)
		return -1;
 8001d90:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
		rfm69_condition = RFM69_SPI_FAILED;
 8001d94:	701a      	strbne	r2, [r3, #0]
	else	return 0;
 8001d96:	bf08      	it	eq
 8001d98:	2000      	moveq	r0, #0
}
 8001d9a:	bd08      	pop	{r3, pc}
 8001d9c:	200001ef 	.word	0x200001ef

08001da0 <rfm69_receive_small_packet>:
	@function
	    .      packet_buffer.
	@return   ,         -1
*/
int rfm69_receive_small_packet(void)
{
 8001da0:	b570      	push	{r4, r5, r6, lr}
	int i;

	packet_size = rfm69_read(REGFIFO);										//   
 8001da2:	2000      	movs	r0, #0
 8001da4:	f7ff fe12 	bl	80019cc <rfm69_read>
 8001da8:	4c0c      	ldr	r4, [pc, #48]	; (8001ddc <rfm69_receive_small_packet+0x3c>)
	if(packet_size > RFM69_BUFFER_SIZE)	return -1;							//   
 8001daa:	2842      	cmp	r0, #66	; 0x42
	packet_size = rfm69_read(REGFIFO);										//   
 8001dac:	7020      	strb	r0, [r4, #0]
	if(packet_size > RFM69_BUFFER_SIZE)	return -1;							//   
 8001dae:	d812      	bhi.n	8001dd6 <rfm69_receive_small_packet+0x36>

	rfm69_read(REGFIFO);													//  
	--packet_size;	

	for(i=0 ; i<packet_size ; ++i) packet_buffer[i] = rfm69_read(REGFIFO);	//    FIFO
 8001db0:	2500      	movs	r5, #0
	rfm69_read(REGFIFO);													//  
 8001db2:	2000      	movs	r0, #0
 8001db4:	f7ff fe0a 	bl	80019cc <rfm69_read>
	--packet_size;	
 8001db8:	7823      	ldrb	r3, [r4, #0]
 8001dba:	4e09      	ldr	r6, [pc, #36]	; (8001de0 <rfm69_receive_small_packet+0x40>)
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	7023      	strb	r3, [r4, #0]
	for(i=0 ; i<packet_size ; ++i) packet_buffer[i] = rfm69_read(REGFIFO);	//    FIFO
 8001dc0:	7820      	ldrb	r0, [r4, #0]
 8001dc2:	4285      	cmp	r5, r0
 8001dc4:	db00      	blt.n	8001dc8 <rfm69_receive_small_packet+0x28>

	return packet_size;
}
 8001dc6:	bd70      	pop	{r4, r5, r6, pc}
	for(i=0 ; i<packet_size ; ++i) packet_buffer[i] = rfm69_read(REGFIFO);	//    FIFO
 8001dc8:	2000      	movs	r0, #0
 8001dca:	f7ff fdff 	bl	80019cc <rfm69_read>
 8001dce:	3501      	adds	r5, #1
 8001dd0:	f806 0b01 	strb.w	r0, [r6], #1
 8001dd4:	e7f4      	b.n	8001dc0 <rfm69_receive_small_packet+0x20>
	if(packet_size > RFM69_BUFFER_SIZE)	return -1;							//   
 8001dd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001dda:	e7f4      	b.n	8001dc6 <rfm69_receive_small_packet+0x26>
 8001ddc:	200001ee 	.word	0x200001ee
 8001de0:	200001ae 	.word	0x200001ae

08001de4 <rfm69_sleep>:
/**
	@function
	    .
*/
void rfm69_sleep(void)
{
 8001de4:	b508      	push	{r3, lr}
	rfm69_write(REGOPMODE, REGOPMODE_DEF | SLEEP_MODE);
 8001de6:	2100      	movs	r1, #0
 8001de8:	2001      	movs	r0, #1
 8001dea:	f7ff fd9d 	bl	8001928 <rfm69_write>
	rfm69_condition = RFM69_SLEEP;
 8001dee:	2202      	movs	r2, #2
 8001df0:	4b01      	ldr	r3, [pc, #4]	; (8001df8 <rfm69_sleep+0x14>)
 8001df2:	701a      	strb	r2, [r3, #0]
}
 8001df4:	bd08      	pop	{r3, pc}
 8001df6:	bf00      	nop
 8001df8:	200001ef 	.word	0x200001ef

08001dfc <rfm69_stby>:
/**
	@function
	    standby ( ).
*/
void rfm69_stby(void)
{
 8001dfc:	b508      	push	{r3, lr}
	rfm69_write(REGOPMODE, REGOPMODE_DEF | STBY_MODE);
 8001dfe:	2104      	movs	r1, #4
 8001e00:	2001      	movs	r0, #1
 8001e02:	f7ff fd91 	bl	8001928 <rfm69_write>
	rfm69_condition = RFM69_STBY;
 8001e06:	2203      	movs	r2, #3
 8001e08:	4b01      	ldr	r3, [pc, #4]	; (8001e10 <rfm69_stby+0x14>)
 8001e0a:	701a      	strb	r2, [r3, #0]
}
 8001e0c:	bd08      	pop	{r3, pc}
 8001e0e:	bf00      	nop
 8001e10:	200001ef 	.word	0x200001ef

08001e14 <EXTI0_IRQHandler>:
{
 8001e14:	b508      	push	{r3, lr}
    switch(rfm69_condition)
 8001e16:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <EXTI0_IRQHandler+0x24>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d006      	beq.n	8001e2c <EXTI0_IRQHandler+0x18>
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d007      	beq.n	8001e32 <EXTI0_IRQHandler+0x1e>
}
 8001e22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    EXTI_ClearITPendingBit(SyncAddr_Line);
 8001e26:	2001      	movs	r0, #1
 8001e28:	f7ff bd18 	b.w	800185c <EXTI_ClearITPendingBit>
            rfm69_sleep();
 8001e2c:	f7ff ffda 	bl	8001de4 <rfm69_sleep>
            break;
 8001e30:	e7f7      	b.n	8001e22 <EXTI0_IRQHandler+0xe>
            rfm69_stby();
 8001e32:	f7ff ffe3 	bl	8001dfc <rfm69_stby>
            break;
 8001e36:	e7f4      	b.n	8001e22 <EXTI0_IRQHandler+0xe>
 8001e38:	200001ef 	.word	0x200001ef

08001e3c <rfm69_clear_fifo>:
/**
	@function
	  .
*/
void rfm69_clear_fifo(void)
{
 8001e3c:	b510      	push	{r4, lr}
 8001e3e:	2442      	movs	r4, #66	; 0x42
    int i;
    for(i=0 ; i<RFM69_BUFFER_SIZE ; ++i)   rfm69_read(REGFIFO);
 8001e40:	2000      	movs	r0, #0
 8001e42:	f7ff fdc3 	bl	80019cc <rfm69_read>
 8001e46:	3c01      	subs	r4, #1
 8001e48:	d1fa      	bne.n	8001e40 <rfm69_clear_fifo+0x4>
    rfm69_write(REGIRQFLAGS2, 1<<FIFOOVERRUN);
 8001e4a:	2110      	movs	r1, #16
}
 8001e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    rfm69_write(REGIRQFLAGS2, 1<<FIFOOVERRUN);
 8001e50:	2028      	movs	r0, #40	; 0x28
 8001e52:	f7ff bd69 	b.w	8001928 <rfm69_write>
	...

08001e58 <EXTI2_IRQHandler>:
{
 8001e58:	b510      	push	{r4, lr}
    switch(rfm69_condition)
 8001e5a:	4c14      	ldr	r4, [pc, #80]	; (8001eac <EXTI2_IRQHandler+0x54>)
 8001e5c:	7823      	ldrb	r3, [r4, #0]
 8001e5e:	3b02      	subs	r3, #2
 8001e60:	2b03      	cmp	r3, #3
 8001e62:	d805      	bhi.n	8001e70 <EXTI2_IRQHandler+0x18>
 8001e64:	e8df f003 	tbb	[pc, r3]
 8001e68:	1a0c0902 	.word	0x1a0c0902
            rfm69_sleep();
 8001e6c:	f7ff ffba 	bl	8001de4 <rfm69_sleep>
}
 8001e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    EXTI_ClearITPendingBit(CRCOK_PKSent_Line);
 8001e74:	2004      	movs	r0, #4
 8001e76:	f7ff bcf1 	b.w	800185c <EXTI_ClearITPendingBit>
            rfm69_stby();
 8001e7a:	f7ff ffbf 	bl	8001dfc <rfm69_stby>
            break;
 8001e7e:	e7f7      	b.n	8001e70 <EXTI2_IRQHandler+0x18>
            if(rfm69_read(REGIRQFLAGS2) & (1<<PAYLOADREADY))
 8001e80:	2028      	movs	r0, #40	; 0x28
 8001e82:	f7ff fda3 	bl	80019cc <rfm69_read>
 8001e86:	0742      	lsls	r2, r0, #29
 8001e88:	d5f2      	bpl.n	8001e70 <EXTI2_IRQHandler+0x18>
                rfm69_receive_small_packet();
 8001e8a:	f7ff ff89 	bl	8001da0 <rfm69_receive_small_packet>
                rfm69_stby();
 8001e8e:	f7ff ffb5 	bl	8001dfc <rfm69_stby>
                rfm69_clear_fifo();
 8001e92:	f7ff ffd3 	bl	8001e3c <rfm69_clear_fifo>
                rfm69_condition = RFM69_NEW_PACK;
 8001e96:	2306      	movs	r3, #6
 8001e98:	7023      	strb	r3, [r4, #0]
 8001e9a:	e7e9      	b.n	8001e70 <EXTI2_IRQHandler+0x18>
            if(rfm69_read(REGIRQFLAGS2) & (1<<PACKETSENT))
 8001e9c:	2028      	movs	r0, #40	; 0x28
 8001e9e:	f7ff fd95 	bl	80019cc <rfm69_read>
 8001ea2:	0703      	lsls	r3, r0, #28
 8001ea4:	d5e4      	bpl.n	8001e70 <EXTI2_IRQHandler+0x18>
                rfm69_receive_start();
 8001ea6:	f7ff febd 	bl	8001c24 <rfm69_receive_start>
 8001eaa:	e7e1      	b.n	8001e70 <EXTI2_IRQHandler+0x18>
 8001eac:	200001ef 	.word	0x200001ef

08001eb0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001eb0:	4b37      	ldr	r3, [pc, #220]	; (8001f90 <SystemInit+0xe0>)
{
 8001eb2:	b082      	sub	sp, #8
  RCC->CR |= (uint32_t)0x00000001;
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	f042 0201 	orr.w	r2, r2, #1
 8001eba:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001ebc:	6859      	ldr	r1, [r3, #4]
 8001ebe:	4a35      	ldr	r2, [pc, #212]	; (8001f94 <SystemInit+0xe4>)
 8001ec0:	400a      	ands	r2, r1
 8001ec2:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001eca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ece:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ed6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001ede:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001ee0:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001ee4:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	9200      	str	r2, [sp, #0]
 8001eea:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ef2:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001efa:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 8001efc:	9a00      	ldr	r2, [sp, #0]
 8001efe:	3201      	adds	r2, #1
 8001f00:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001f02:	9a01      	ldr	r2, [sp, #4]
 8001f04:	b91a      	cbnz	r2, 8001f0e <SystemInit+0x5e>
 8001f06:	9a00      	ldr	r2, [sp, #0]
 8001f08:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8001f0c:	d1f2      	bne.n	8001ef4 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8001f14:	bf18      	it	ne
 8001f16:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001f18:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001f1a:	9a01      	ldr	r2, [sp, #4]
 8001f1c:	2a01      	cmp	r2, #1
 8001f1e:	d130      	bne.n	8001f82 <SystemInit+0xd2>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001f20:	4a1d      	ldr	r2, [pc, #116]	; (8001f98 <SystemInit+0xe8>)
 8001f22:	6811      	ldr	r1, [r2, #0]
 8001f24:	f041 0110 	orr.w	r1, r1, #16
 8001f28:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001f2a:	6811      	ldr	r1, [r2, #0]
 8001f2c:	f021 0103 	bic.w	r1, r1, #3
 8001f30:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001f32:	6811      	ldr	r1, [r2, #0]
 8001f34:	f041 0102 	orr.w	r1, r1, #2
 8001f38:	6011      	str	r1, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f48:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8001f50:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 8001f58:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001f60:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	0192      	lsls	r2, r2, #6
 8001f66:	d5fc      	bpl.n	8001f62 <SystemInit+0xb2>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	f022 0203 	bic.w	r2, r2, #3
 8001f6e:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001f70:	685a      	ldr	r2, [r3, #4]
 8001f72:	f042 0202 	orr.w	r2, r2, #2
 8001f76:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	f002 020c 	and.w	r2, r2, #12
 8001f7e:	2a08      	cmp	r2, #8
 8001f80:	d1fa      	bne.n	8001f78 <SystemInit+0xc8>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001f82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f86:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <SystemInit+0xec>)
 8001f88:	609a      	str	r2, [r3, #8]
}
 8001f8a:	b002      	add	sp, #8
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000
 8001f94:	f8ff0000 	.word	0xf8ff0000
 8001f98:	40022000 	.word	0x40022000
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:	

/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
 8001fa0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001fa2:	e003      	b.n	8001fac <LoopCopyDataInit>

08001fa4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	; (8001fd0 <LoopFillZerobss+0x10>)
	ldr	r3, [r3, r1]
 8001fa6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001fa8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001faa:	3104      	adds	r1, #4

08001fac <LoopCopyDataInit>:
    
LoopCopyDataInit:
	ldr	r0, =_sdata
 8001fac:	4809      	ldr	r0, [pc, #36]	; (8001fd4 <LoopFillZerobss+0x14>)
	ldr	r3, =_edata
 8001fae:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <LoopFillZerobss+0x18>)
	adds	r2, r0, r1
 8001fb0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001fb2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001fb4:	d3f6      	bcc.n	8001fa4 <CopyDataInit>
	ldr	r2, =_sbss
 8001fb6:	4a09      	ldr	r2, [pc, #36]	; (8001fdc <LoopFillZerobss+0x1c>)
	b	LoopFillZerobss
 8001fb8:	e002      	b.n	8001fc0 <LoopFillZerobss>

08001fba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
	movs	r3, #0
 8001fba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001fbc:	f842 3b04 	str.w	r3, [r2], #4

08001fc0 <LoopFillZerobss>:
    
LoopFillZerobss:
	ldr	r3, = _ebss
 8001fc0:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <LoopFillZerobss+0x20>)
	cmp	r2, r3
 8001fc2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001fc4:	d3f9      	bcc.n	8001fba <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit 	
 8001fc6:	f7ff ff73 	bl	8001eb0 <SystemInit>
/* Call the application's entry point.*/
	bl	main
 8001fca:	f7fe f8f7 	bl	80001bc <main>
	bx	lr    
 8001fce:	4770      	bx	lr
	ldr	r3, =_sidata
 8001fd0:	080020a0 	.word	0x080020a0
	ldr	r0, =_sdata
 8001fd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001fd8:	200000e8 	.word	0x200000e8
	ldr	r2, =_sbss
 8001fdc:	200000e8 	.word	0x200000e8
	ldr	r3, = _ebss
 8001fe0:	200001f0 	.word	0x200001f0

08001fe4 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fe4:	e7fe      	b.n	8001fe4 <ADC1_2_IRQHandler>

08001fe6 <Virtual_Com_Port_ConfigDescriptor>:
 8001fe6:	0209 0043 0102 c000 0932 0004 0100 0202     ..C.....2.......
 8001ff6:	0001 2405 1000 0501 0124 0100 2404 0202     ...$....$....$..
 8002006:	2405 0006 0701 8205 0803 ff00 0409 0001     .$..............
 8002016:	0a02 0000 0700 0305 4002 0000 0507 0281     .........@......
 8002026:	0040                                         @..

08002029 <Virtual_Com_Port_DeviceDescriptor>:
 8002029:	0112 0200 0002 4000 0483 5740 0200 0201     .......@..@W....
 8002039:	0103                                        ..

0800203b <Virtual_Com_Port_StringLangID>:
 800203b:	0304 0409                                   ....

0800203f <Virtual_Com_Port_StringProduct>:
 800203f:	0332 0053 0054 004d 0033 0032 0020 0056     2.S.T.M.3.2. .V.
 800204f:	0069 0072 0074 0075 0061 006c 0020 0043     i.r.t.u.a.l. .C.
 800205f:	004f 004d 0020 0050 006f 0072 0074 0020     O.M. .P.o.r.t. .
 800206f:	0020                                         .

08002071 <Virtual_Com_Port_StringVendor>:
 8002071:	0326 0053 0054 004d 0069 0063 0072 006f     &.S.T.M.i.c.r.o.
 8002081:	0065 006c 0065 0063 0074 0072 006f 006e     e.l.e.c.t.r.o.n.
 8002091:	0069 0063 0073                              i.c.s.

Disassembly of section .init:

08002098 <_init>:
 8002098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800209a:	bf00      	nop

Disassembly of section .fini:

0800209c <_fini>:
 800209c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800209e:	bf00      	nop
