
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000db8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f40  08000f40  00002024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f40  08000f40  00002024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000f40  08000f40  00002024  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000f40  08000f40  00002024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f40  08000f40  00001f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000f44  08000f44  00001f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08000f48  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002024  2**0
                  CONTENTS
 10 .bss          0000004c  20000024  20000024  00002024  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000070  20000070  00002024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002024  2**0
                  CONTENTS, READONLY
 13 .debug_info   000013f3  00000000  00000000  00002054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000537  00000000  00000000  00003447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000178  00000000  00000000  00003980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000112  00000000  00000000  00003af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000026e6  00000000  00000000  00003c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001b1d  00000000  00000000  000062f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a45a  00000000  00000000  00007e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00012267  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000054c  00000000  00000000  000122ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  000127f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000f28 	.word	0x08000f28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08000f28 	.word	0x08000f28

080001c8 <delay>:
uint8_t length;

I2C_Handle_t I2C1Handle;

void delay(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e002      	b.n	80001da <delay+0x12>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3301      	adds	r3, #1
 80001d8:	607b      	str	r3, [r7, #4]
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <delay+0x28>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d9f8      	bls.n	80001d4 <delay+0xc>
}
 80001e2:	bf00      	nop
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ee:	4770      	bx	lr
 80001f0:	0003d08f 	.word	0x0003d08f

080001f4 <I2C1_GPIOInits>:

void I2C1_GPIOInits()
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;
	I2CPins.pGPIOx = GPIOB;
 80001fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000234 <I2C1_GPIOInits+0x40>)
 80001fc:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001fe:	2302      	movs	r3, #2
 8000200:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000202:	2301      	movs	r3, #1
 8000204:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000206:	2301      	movs	r3, #1
 8000208:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 800020a:	2304      	movs	r3, #4
 800020c:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800020e:	2302      	movs	r3, #2
 8000210:	72bb      	strb	r3, [r7, #10]

	// SCL PB6
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000212:	2306      	movs	r3, #6
 8000214:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	4618      	mov	r0, r3
 800021a:	f000 f99b 	bl	8000554 <GPIO_Init>

	// SDA PB9
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9;
 800021e:	2309      	movs	r3, #9
 8000220:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f995 	bl	8000554 <GPIO_Init>
}
 800022a:	bf00      	nop
 800022c:	3710      	adds	r7, #16
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	40020400 	.word	0x40020400

08000238 <I2C1_Inits>:

void I2C1_Inits(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 800023c:	4b09      	ldr	r3, [pc, #36]	@ (8000264 <I2C1_Inits+0x2c>)
 800023e:	4a0a      	ldr	r2, [pc, #40]	@ (8000268 <I2C1_Inits+0x30>)
 8000240:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_EN;
 8000242:	4b08      	ldr	r3, [pc, #32]	@ (8000264 <I2C1_Inits+0x2c>)
 8000244:	2201      	movs	r2, #1
 8000246:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 8000248:	4b06      	ldr	r3, [pc, #24]	@ (8000264 <I2C1_Inits+0x2c>)
 800024a:	2261      	movs	r2, #97	@ 0x61
 800024c:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800024e:	4b05      	ldr	r3, [pc, #20]	@ (8000264 <I2C1_Inits+0x2c>)
 8000250:	2200      	movs	r2, #0
 8000252:	815a      	strh	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000254:	4b03      	ldr	r3, [pc, #12]	@ (8000264 <I2C1_Inits+0x2c>)
 8000256:	4a05      	ldr	r2, [pc, #20]	@ (800026c <I2C1_Inits+0x34>)
 8000258:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800025a:	4802      	ldr	r0, [pc, #8]	@ (8000264 <I2C1_Inits+0x2c>)
 800025c:	f000 fc6c 	bl	8000b38 <I2C_Init>
}
 8000260:	bf00      	nop
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000064 	.word	0x20000064
 8000268:	40005400 	.word	0x40005400
 800026c:	000186a0 	.word	0x000186a0

08000270 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioBtn;
	//button
	GpioBtn.pGPIOx = GPIOA;
 8000276:	4b09      	ldr	r3, [pc, #36]	@ (800029c <GPIO_ButtonInit+0x2c>)
 8000278:	607b      	str	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800027a:	2300      	movs	r3, #0
 800027c:	723b      	strb	r3, [r7, #8]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800027e:	2300      	movs	r3, #0
 8000280:	727b      	strb	r3, [r7, #9]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000282:	2302      	movs	r3, #2
 8000284:	72bb      	strb	r3, [r7, #10]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000286:	2300      	movs	r3, #0
 8000288:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GpioBtn);
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4618      	mov	r0, r3
 800028e:	f000 f961 	bl	8000554 <GPIO_Init>

}
 8000292:	bf00      	nop
 8000294:	3710      	adds	r7, #16
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40020000 	.word	0x40020000

080002a0 <main>:


int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af02      	add	r7, sp, #8
	// Initialize GPIO button
	GPIO_ButtonInit();
 80002a6:	f7ff ffe3 	bl	8000270 <GPIO_ButtonInit>

	// Initialize GPIO pins as I2C1 peripheral pins
	I2C1_GPIOInits();
 80002aa:	f7ff ffa3 	bl	80001f4 <I2C1_GPIOInits>

	// Initialize I2C1 peripheral configuration
	I2C1_Inits();
 80002ae:	f7ff ffc3 	bl	8000238 <I2C1_Inits>

	// Enable I2C1 peripheral
	I2C_PeripheralControl(I2C1, ENABLE);
 80002b2:	2101      	movs	r1, #1
 80002b4:	4817      	ldr	r0, [pc, #92]	@ (8000314 <main+0x74>)
 80002b6:	f000 fdf4 	bl	8000ea2 <I2C_PeripheralControl>

	// Wait for button press
	while(1)
	{	// Wait for button press
		while(! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 80002ba:	bf00      	nop
 80002bc:	2100      	movs	r1, #0
 80002be:	4816      	ldr	r0, [pc, #88]	@ (8000318 <main+0x78>)
 80002c0:	f000 faf2 	bl	80008a8 <GPIO_ReadFromInputPin>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d0f8      	beq.n	80002bc <main+0x1c>

		// ~200 ms delay to avoid button de-bouncing
		delay();
 80002ca:	f7ff ff7d 	bl	80001c8 <delay>

		// Write opcode 0x51 to receive one byte (length information) from Slave to Slave
 		I2C_MasterSendData(&I2C1Handle, &one_byte_cmd, 1, SLAVE_ADDR, I2C_SR);
 80002ce:	2301      	movs	r3, #1
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2368      	movs	r3, #104	@ 0x68
 80002d4:	2201      	movs	r2, #1
 80002d6:	4911      	ldr	r1, [pc, #68]	@ (800031c <main+0x7c>)
 80002d8:	4811      	ldr	r0, [pc, #68]	@ (8000320 <main+0x80>)
 80002da:	f000 fcf1 	bl	8000cc0 <I2C_MasterSendData>

 		// Read 1 byte of data from Slave to determine length of data
 		I2C_MasterReceiveData(&I2C1Handle, &length, 1, SLAVE_ADDR, I2C_SR);
 80002de:	2301      	movs	r3, #1
 80002e0:	9300      	str	r3, [sp, #0]
 80002e2:	2368      	movs	r3, #104	@ 0x68
 80002e4:	2201      	movs	r2, #1
 80002e6:	490f      	ldr	r1, [pc, #60]	@ (8000324 <main+0x84>)
 80002e8:	480d      	ldr	r0, [pc, #52]	@ (8000320 <main+0x80>)
 80002ea:	f000 fd44 	bl	8000d76 <I2C_MasterReceiveData>

 		// Write opcode to receive all bytes from Slave to Slave
		I2C_MasterSendData(&I2C1Handle, &all_byte_cmd, 1, SLAVE_ADDR, I2C_SR);
 80002ee:	2301      	movs	r3, #1
 80002f0:	9300      	str	r3, [sp, #0]
 80002f2:	2368      	movs	r3, #104	@ 0x68
 80002f4:	2201      	movs	r2, #1
 80002f6:	490c      	ldr	r1, [pc, #48]	@ (8000328 <main+0x88>)
 80002f8:	4809      	ldr	r0, [pc, #36]	@ (8000320 <main+0x80>)
 80002fa:	f000 fce1 	bl	8000cc0 <I2C_MasterSendData>

		// Read "length" bytes of data from Slave
		I2C_MasterReceiveData(&I2C1Handle, readByte, length, SLAVE_ADDR, I2C_SR);
 80002fe:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <main+0x84>)
 8000300:	781a      	ldrb	r2, [r3, #0]
 8000302:	2301      	movs	r3, #1
 8000304:	9300      	str	r3, [sp, #0]
 8000306:	2368      	movs	r3, #104	@ 0x68
 8000308:	4908      	ldr	r1, [pc, #32]	@ (800032c <main+0x8c>)
 800030a:	4805      	ldr	r0, [pc, #20]	@ (8000320 <main+0x80>)
 800030c:	f000 fd33 	bl	8000d76 <I2C_MasterReceiveData>
		while(! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000310:	e7d3      	b.n	80002ba <main+0x1a>
 8000312:	bf00      	nop
 8000314:	40005400 	.word	0x40005400
 8000318:	40020000 	.word	0x40020000
 800031c:	20000000 	.word	0x20000000
 8000320:	20000064 	.word	0x20000064
 8000324:	20000060 	.word	0x20000060
 8000328:	20000001 	.word	0x20000001
 800032c:	20000040 	.word	0x20000040

08000330 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000330:	480d      	ldr	r0, [pc, #52]	@ (8000368 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000332:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000334:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000338:	480c      	ldr	r0, [pc, #48]	@ (800036c <LoopForever+0x6>)
  ldr r1, =_edata
 800033a:	490d      	ldr	r1, [pc, #52]	@ (8000370 <LoopForever+0xa>)
  ldr r2, =_sidata
 800033c:	4a0d      	ldr	r2, [pc, #52]	@ (8000374 <LoopForever+0xe>)
  movs r3, #0
 800033e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000340:	e002      	b.n	8000348 <LoopCopyDataInit>

08000342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000346:	3304      	adds	r3, #4

08000348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800034a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800034c:	d3f9      	bcc.n	8000342 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800034e:	4a0a      	ldr	r2, [pc, #40]	@ (8000378 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000350:	4c0a      	ldr	r4, [pc, #40]	@ (800037c <LoopForever+0x16>)
  movs r3, #0
 8000352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000354:	e001      	b.n	800035a <LoopFillZerobss>

08000356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000358:	3204      	adds	r2, #4

0800035a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800035a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800035c:	d3fb      	bcc.n	8000356 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800035e:	f000 fdbf 	bl	8000ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000362:	f7ff ff9d 	bl	80002a0 <main>

08000366 <LoopForever>:

LoopForever:
  b LoopForever
 8000366:	e7fe      	b.n	8000366 <LoopForever>
  ldr   r0, =_estack
 8000368:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800036c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000370:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000374:	08000f48 	.word	0x08000f48
  ldr r2, =_sbss
 8000378:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800037c:	20000070 	.word	0x20000070

08000380 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000380:	e7fe      	b.n	8000380 <ADC_IRQHandler>
	...

08000384 <GPIO_PeriClockControl>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	460b      	mov	r3, r1
 800038e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000390:	78fb      	ldrb	r3, [r7, #3]
 8000392:	2b01      	cmp	r3, #1
 8000394:	d162      	bne.n	800045c <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	4a64      	ldr	r2, [pc, #400]	@ (800052c <GPIO_PeriClockControl+0x1a8>)
 800039a:	4293      	cmp	r3, r2
 800039c:	d106      	bne.n	80003ac <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800039e:	4b64      	ldr	r3, [pc, #400]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a2:	4a63      	ldr	r2, [pc, #396]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6313      	str	r3, [r2, #48]	@ 0x30
		else if(pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 80003aa:	e0b9      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	4a61      	ldr	r2, [pc, #388]	@ (8000534 <GPIO_PeriClockControl+0x1b0>)
 80003b0:	4293      	cmp	r3, r2
 80003b2:	d106      	bne.n	80003c2 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003b4:	4b5e      	ldr	r3, [pc, #376]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003b8:	4a5d      	ldr	r2, [pc, #372]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003ba:	f043 0302 	orr.w	r3, r3, #2
 80003be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003c0:	e0ae      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	4a5c      	ldr	r2, [pc, #368]	@ (8000538 <GPIO_PeriClockControl+0x1b4>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d106      	bne.n	80003d8 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003ca:	4b59      	ldr	r3, [pc, #356]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ce:	4a58      	ldr	r2, [pc, #352]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003d0:	f043 0304 	orr.w	r3, r3, #4
 80003d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003d6:	e0a3      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	4a58      	ldr	r2, [pc, #352]	@ (800053c <GPIO_PeriClockControl+0x1b8>)
 80003dc:	4293      	cmp	r3, r2
 80003de:	d106      	bne.n	80003ee <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003e0:	4b53      	ldr	r3, [pc, #332]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e4:	4a52      	ldr	r2, [pc, #328]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003e6:	f043 0308 	orr.w	r3, r3, #8
 80003ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ec:	e098      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4a53      	ldr	r2, [pc, #332]	@ (8000540 <GPIO_PeriClockControl+0x1bc>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d106      	bne.n	8000404 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003f6:	4b4e      	ldr	r3, [pc, #312]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003fa:	4a4d      	ldr	r2, [pc, #308]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80003fc:	f043 0310 	orr.w	r3, r3, #16
 8000400:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000402:	e08d      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	4a4f      	ldr	r2, [pc, #316]	@ (8000544 <GPIO_PeriClockControl+0x1c0>)
 8000408:	4293      	cmp	r3, r2
 800040a:	d106      	bne.n	800041a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800040c:	4b48      	ldr	r3, [pc, #288]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 800040e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000410:	4a47      	ldr	r2, [pc, #284]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000412:	f043 0320 	orr.w	r3, r3, #32
 8000416:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000418:	e082      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4a4a      	ldr	r2, [pc, #296]	@ (8000548 <GPIO_PeriClockControl+0x1c4>)
 800041e:	4293      	cmp	r3, r2
 8000420:	d106      	bne.n	8000430 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000422:	4b43      	ldr	r3, [pc, #268]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000426:	4a42      	ldr	r2, [pc, #264]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800042c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800042e:	e077      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	4a46      	ldr	r2, [pc, #280]	@ (800054c <GPIO_PeriClockControl+0x1c8>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d106      	bne.n	8000446 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000438:	4b3d      	ldr	r3, [pc, #244]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 800043a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043c:	4a3c      	ldr	r2, [pc, #240]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 800043e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000442:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000444:	e06c      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4a41      	ldr	r2, [pc, #260]	@ (8000550 <GPIO_PeriClockControl+0x1cc>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d168      	bne.n	8000520 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 800044e:	4b38      	ldr	r3, [pc, #224]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000452:	4a37      	ldr	r2, [pc, #220]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000458:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800045a:	e061      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	4a33      	ldr	r2, [pc, #204]	@ (800052c <GPIO_PeriClockControl+0x1a8>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d106      	bne.n	8000472 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000464:	4b32      	ldr	r3, [pc, #200]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000468:	4a31      	ldr	r2, [pc, #196]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 800046a:	f023 0301 	bic.w	r3, r3, #1
 800046e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000470:	e056      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	4a2f      	ldr	r2, [pc, #188]	@ (8000534 <GPIO_PeriClockControl+0x1b0>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d106      	bne.n	8000488 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 800047a:	4b2d      	ldr	r3, [pc, #180]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 800047c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800047e:	4a2c      	ldr	r2, [pc, #176]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000480:	f023 0302 	bic.w	r3, r3, #2
 8000484:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000486:	e04b      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	4a2b      	ldr	r2, [pc, #172]	@ (8000538 <GPIO_PeriClockControl+0x1b4>)
 800048c:	4293      	cmp	r3, r2
 800048e:	d106      	bne.n	800049e <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000490:	4b27      	ldr	r3, [pc, #156]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000494:	4a26      	ldr	r2, [pc, #152]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000496:	f023 0304 	bic.w	r3, r3, #4
 800049a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800049c:	e040      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	4a26      	ldr	r2, [pc, #152]	@ (800053c <GPIO_PeriClockControl+0x1b8>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d106      	bne.n	80004b4 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80004a6:	4b22      	ldr	r3, [pc, #136]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004aa:	4a21      	ldr	r2, [pc, #132]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004ac:	f023 0308 	bic.w	r3, r3, #8
 80004b0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b2:	e035      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	4a22      	ldr	r2, [pc, #136]	@ (8000540 <GPIO_PeriClockControl+0x1bc>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d106      	bne.n	80004ca <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80004bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004c2:	f023 0310 	bic.w	r3, r3, #16
 80004c6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004c8:	e02a      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4a1d      	ldr	r2, [pc, #116]	@ (8000544 <GPIO_PeriClockControl+0x1c0>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d106      	bne.n	80004e0 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004d2:	4b17      	ldr	r3, [pc, #92]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004d6:	4a16      	ldr	r2, [pc, #88]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004d8:	f023 0320 	bic.w	r3, r3, #32
 80004dc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004de:	e01f      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	4a19      	ldr	r2, [pc, #100]	@ (8000548 <GPIO_PeriClockControl+0x1c4>)
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d106      	bne.n	80004f6 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80004e8:	4b11      	ldr	r3, [pc, #68]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ec:	4a10      	ldr	r2, [pc, #64]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 80004ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004f2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004f4:	e014      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4a14      	ldr	r2, [pc, #80]	@ (800054c <GPIO_PeriClockControl+0x1c8>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d106      	bne.n	800050c <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 80004fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000502:	4a0b      	ldr	r2, [pc, #44]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000508:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800050a:	e009      	b.n	8000520 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	4a10      	ldr	r2, [pc, #64]	@ (8000550 <GPIO_PeriClockControl+0x1cc>)
 8000510:	4293      	cmp	r3, r2
 8000512:	d105      	bne.n	8000520 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000514:	4b06      	ldr	r3, [pc, #24]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 8000516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000518:	4a05      	ldr	r2, [pc, #20]	@ (8000530 <GPIO_PeriClockControl+0x1ac>)
 800051a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800051e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000520:	bf00      	nop
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	40020000 	.word	0x40020000
 8000530:	40023800 	.word	0x40023800
 8000534:	40020400 	.word	0x40020400
 8000538:	40020800 	.word	0x40020800
 800053c:	40020c00 	.word	0x40020c00
 8000540:	40021000 	.word	0x40021000
 8000544:	40021400 	.word	0x40021400
 8000548:	40021800 	.word	0x40021800
 800054c:	40021c00 	.word	0x40021c00
 8000550:	40022000 	.word	0x40022000

08000554 <GPIO_Init>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b086      	sub	sp, #24
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0; // temporary register
 800055c:	2300      	movs	r3, #0
 800055e:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	2101      	movs	r1, #1
 8000566:	4618      	mov	r0, r3
 8000568:	f7ff ff0c 	bl	8000384 <GPIO_PeriClockControl>


	// 1. Configure mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	795b      	ldrb	r3, [r3, #5]
 8000570:	2b03      	cmp	r3, #3
 8000572:	d820      	bhi.n	80005b6 <GPIO_Init+0x62>
	{
		//Non-interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	795b      	ldrb	r3, [r3, #5]
 8000578:	461a      	mov	r2, r3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	791b      	ldrb	r3, [r3, #4]
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	fa02 f303 	lsl.w	r3, r2, r3
 8000584:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clear
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	791b      	ldrb	r3, [r3, #4]
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	2103      	movs	r1, #3
 8000594:	fa01 f303 	lsl.w	r3, r1, r3
 8000598:	43db      	mvns	r3, r3
 800059a:	4619      	mov	r1, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	400a      	ands	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //set
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	6819      	ldr	r1, [r3, #0]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	697a      	ldr	r2, [r7, #20]
 80005b0:	430a      	orrs	r2, r1
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	e0d2      	b.n	800075c <GPIO_Init+0x208>
	}
	else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	795b      	ldrb	r3, [r3, #5]
 80005ba:	2b04      	cmp	r3, #4
 80005bc:	d117      	bne.n	80005ee <GPIO_Init+0x9a>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005be:	4b4b      	ldr	r3, [pc, #300]	@ (80006ec <GPIO_Init+0x198>)
 80005c0:	68db      	ldr	r3, [r3, #12]
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	7912      	ldrb	r2, [r2, #4]
 80005c6:	4611      	mov	r1, r2
 80005c8:	2201      	movs	r2, #1
 80005ca:	408a      	lsls	r2, r1
 80005cc:	4611      	mov	r1, r2
 80005ce:	4a47      	ldr	r2, [pc, #284]	@ (80006ec <GPIO_Init+0x198>)
 80005d0:	430b      	orrs	r3, r1
 80005d2:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d4:	4b45      	ldr	r3, [pc, #276]	@ (80006ec <GPIO_Init+0x198>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	7912      	ldrb	r2, [r2, #4]
 80005dc:	4611      	mov	r1, r2
 80005de:	2201      	movs	r2, #1
 80005e0:	408a      	lsls	r2, r1
 80005e2:	43d2      	mvns	r2, r2
 80005e4:	4611      	mov	r1, r2
 80005e6:	4a41      	ldr	r2, [pc, #260]	@ (80006ec <GPIO_Init+0x198>)
 80005e8:	400b      	ands	r3, r1
 80005ea:	6093      	str	r3, [r2, #8]
 80005ec:	e035      	b.n	800065a <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	795b      	ldrb	r3, [r3, #5]
 80005f2:	2b05      	cmp	r3, #5
 80005f4:	d117      	bne.n	8000626 <GPIO_Init+0xd2>
		{
			//1. Configure RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005f6:	4b3d      	ldr	r3, [pc, #244]	@ (80006ec <GPIO_Init+0x198>)
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	7912      	ldrb	r2, [r2, #4]
 80005fe:	4611      	mov	r1, r2
 8000600:	2201      	movs	r2, #1
 8000602:	408a      	lsls	r2, r1
 8000604:	4611      	mov	r1, r2
 8000606:	4a39      	ldr	r2, [pc, #228]	@ (80006ec <GPIO_Init+0x198>)
 8000608:	430b      	orrs	r3, r1
 800060a:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800060c:	4b37      	ldr	r3, [pc, #220]	@ (80006ec <GPIO_Init+0x198>)
 800060e:	68db      	ldr	r3, [r3, #12]
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	7912      	ldrb	r2, [r2, #4]
 8000614:	4611      	mov	r1, r2
 8000616:	2201      	movs	r2, #1
 8000618:	408a      	lsls	r2, r1
 800061a:	43d2      	mvns	r2, r2
 800061c:	4611      	mov	r1, r2
 800061e:	4a33      	ldr	r2, [pc, #204]	@ (80006ec <GPIO_Init+0x198>)
 8000620:	400b      	ands	r3, r1
 8000622:	60d3      	str	r3, [r2, #12]
 8000624:	e019      	b.n	800065a <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	795b      	ldrb	r3, [r3, #5]
 800062a:	2b06      	cmp	r3, #6
 800062c:	d115      	bne.n	800065a <GPIO_Init+0x106>
		{
			//1. Configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800062e:	4b2f      	ldr	r3, [pc, #188]	@ (80006ec <GPIO_Init+0x198>)
 8000630:	68db      	ldr	r3, [r3, #12]
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	7912      	ldrb	r2, [r2, #4]
 8000636:	4611      	mov	r1, r2
 8000638:	2201      	movs	r2, #1
 800063a:	408a      	lsls	r2, r1
 800063c:	4611      	mov	r1, r2
 800063e:	4a2b      	ldr	r2, [pc, #172]	@ (80006ec <GPIO_Init+0x198>)
 8000640:	430b      	orrs	r3, r1
 8000642:	60d3      	str	r3, [r2, #12]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000644:	4b29      	ldr	r3, [pc, #164]	@ (80006ec <GPIO_Init+0x198>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	687a      	ldr	r2, [r7, #4]
 800064a:	7912      	ldrb	r2, [r2, #4]
 800064c:	4611      	mov	r1, r2
 800064e:	2201      	movs	r2, #1
 8000650:	408a      	lsls	r2, r1
 8000652:	4611      	mov	r1, r2
 8000654:	4a25      	ldr	r2, [pc, #148]	@ (80006ec <GPIO_Init+0x198>)
 8000656:	430b      	orrs	r3, r1
 8000658:	60d3      	str	r3, [r2, #12]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	791b      	ldrb	r3, [r3, #4]
 800065e:	089b      	lsrs	r3, r3, #2
 8000660:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	791b      	ldrb	r3, [r3, #4]
 8000666:	f003 0303 	and.w	r3, r3, #3
 800066a:	74bb      	strb	r3, [r7, #18]
		uint8_t portCode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a1f      	ldr	r2, [pc, #124]	@ (80006f0 <GPIO_Init+0x19c>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d04e      	beq.n	8000714 <GPIO_Init+0x1c0>
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a1e      	ldr	r2, [pc, #120]	@ (80006f4 <GPIO_Init+0x1a0>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d032      	beq.n	80006e6 <GPIO_Init+0x192>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a1c      	ldr	r2, [pc, #112]	@ (80006f8 <GPIO_Init+0x1a4>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d02b      	beq.n	80006e2 <GPIO_Init+0x18e>
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a1b      	ldr	r2, [pc, #108]	@ (80006fc <GPIO_Init+0x1a8>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d024      	beq.n	80006de <GPIO_Init+0x18a>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a19      	ldr	r2, [pc, #100]	@ (8000700 <GPIO_Init+0x1ac>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d01d      	beq.n	80006da <GPIO_Init+0x186>
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a18      	ldr	r2, [pc, #96]	@ (8000704 <GPIO_Init+0x1b0>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d016      	beq.n	80006d6 <GPIO_Init+0x182>
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a16      	ldr	r2, [pc, #88]	@ (8000708 <GPIO_Init+0x1b4>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d00f      	beq.n	80006d2 <GPIO_Init+0x17e>
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a15      	ldr	r2, [pc, #84]	@ (800070c <GPIO_Init+0x1b8>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d008      	beq.n	80006ce <GPIO_Init+0x17a>
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a13      	ldr	r2, [pc, #76]	@ (8000710 <GPIO_Init+0x1bc>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d101      	bne.n	80006ca <GPIO_Init+0x176>
 80006c6:	2308      	movs	r3, #8
 80006c8:	e025      	b.n	8000716 <GPIO_Init+0x1c2>
 80006ca:	2300      	movs	r3, #0
 80006cc:	e023      	b.n	8000716 <GPIO_Init+0x1c2>
 80006ce:	2307      	movs	r3, #7
 80006d0:	e021      	b.n	8000716 <GPIO_Init+0x1c2>
 80006d2:	2306      	movs	r3, #6
 80006d4:	e01f      	b.n	8000716 <GPIO_Init+0x1c2>
 80006d6:	2305      	movs	r3, #5
 80006d8:	e01d      	b.n	8000716 <GPIO_Init+0x1c2>
 80006da:	2304      	movs	r3, #4
 80006dc:	e01b      	b.n	8000716 <GPIO_Init+0x1c2>
 80006de:	2303      	movs	r3, #3
 80006e0:	e019      	b.n	8000716 <GPIO_Init+0x1c2>
 80006e2:	2302      	movs	r3, #2
 80006e4:	e017      	b.n	8000716 <GPIO_Init+0x1c2>
 80006e6:	2301      	movs	r3, #1
 80006e8:	e015      	b.n	8000716 <GPIO_Init+0x1c2>
 80006ea:	bf00      	nop
 80006ec:	40013c00 	.word	0x40013c00
 80006f0:	40020000 	.word	0x40020000
 80006f4:	40020400 	.word	0x40020400
 80006f8:	40020800 	.word	0x40020800
 80006fc:	40020c00 	.word	0x40020c00
 8000700:	40021000 	.word	0x40021000
 8000704:	40021400 	.word	0x40021400
 8000708:	40021800 	.word	0x40021800
 800070c:	40021c00 	.word	0x40021c00
 8000710:	40022000 	.word	0x40022000
 8000714:	2300      	movs	r3, #0
 8000716:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 8000718:	4b60      	ldr	r3, [pc, #384]	@ (800089c <GPIO_Init+0x348>)
 800071a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800071c:	4a5f      	ldr	r2, [pc, #380]	@ (800089c <GPIO_Init+0x348>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000722:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portCode << (temp2 * 4);
 8000724:	4a5e      	ldr	r2, [pc, #376]	@ (80008a0 <GPIO_Init+0x34c>)
 8000726:	7cfb      	ldrb	r3, [r7, #19]
 8000728:	3302      	adds	r3, #2
 800072a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800072e:	7c79      	ldrb	r1, [r7, #17]
 8000730:	7cbb      	ldrb	r3, [r7, #18]
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	fa01 f303 	lsl.w	r3, r1, r3
 8000738:	4618      	mov	r0, r3
 800073a:	4959      	ldr	r1, [pc, #356]	@ (80008a0 <GPIO_Init+0x34c>)
 800073c:	7cfb      	ldrb	r3, [r7, #19]
 800073e:	4302      	orrs	r2, r0
 8000740:	3302      	adds	r3, #2
 8000742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3. Enable the EXTI delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000746:	4b57      	ldr	r3, [pc, #348]	@ (80008a4 <GPIO_Init+0x350>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	7912      	ldrb	r2, [r2, #4]
 800074e:	4611      	mov	r1, r2
 8000750:	2201      	movs	r2, #1
 8000752:	408a      	lsls	r2, r1
 8000754:	4611      	mov	r1, r2
 8000756:	4a53      	ldr	r2, [pc, #332]	@ (80008a4 <GPIO_Init+0x350>)
 8000758:	430b      	orrs	r3, r1
 800075a:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]

	// 2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	799b      	ldrb	r3, [r3, #6]
 8000764:	461a      	mov	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	791b      	ldrb	r3, [r3, #4]
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	fa02 f303 	lsl.w	r3, r2, r3
 8000770:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	689a      	ldr	r2, [r3, #8]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	791b      	ldrb	r3, [r3, #4]
 800077c:	4619      	mov	r1, r3
 800077e:	2303      	movs	r3, #3
 8000780:	408b      	lsls	r3, r1
 8000782:	43db      	mvns	r3, r3
 8000784:	4619      	mov	r1, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	400a      	ands	r2, r1
 800078c:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	6899      	ldr	r1, [r3, #8]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	430a      	orrs	r2, r1
 800079c:	609a      	str	r2, [r3, #8]

	temp = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]

	// 3. Configure the pull-up/pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	79db      	ldrb	r3, [r3, #7]
 80007a6:	461a      	mov	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	791b      	ldrb	r3, [r3, #4]
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	68da      	ldr	r2, [r3, #12]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	791b      	ldrb	r3, [r3, #4]
 80007be:	4619      	mov	r1, r3
 80007c0:	2303      	movs	r3, #3
 80007c2:	408b      	lsls	r3, r1
 80007c4:	43db      	mvns	r3, r3
 80007c6:	4619      	mov	r1, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	400a      	ands	r2, r1
 80007ce:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	68d9      	ldr	r1, [r3, #12]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	697a      	ldr	r2, [r7, #20]
 80007dc:	430a      	orrs	r2, r1
 80007de:	60da      	str	r2, [r3, #12]

	temp = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]

	// 4. Configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	7a1b      	ldrb	r3, [r3, #8]
 80007e8:	461a      	mov	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	791b      	ldrb	r3, [r3, #4]
 80007ee:	fa02 f303 	lsl.w	r3, r2, r3
 80007f2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	685a      	ldr	r2, [r3, #4]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	791b      	ldrb	r3, [r3, #4]
 80007fe:	4619      	mov	r1, r3
 8000800:	2301      	movs	r3, #1
 8000802:	408b      	lsls	r3, r1
 8000804:	43db      	mvns	r3, r3
 8000806:	4619      	mov	r1, r3
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	400a      	ands	r2, r1
 800080e:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	6859      	ldr	r1, [r3, #4]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	697a      	ldr	r2, [r7, #20]
 800081c:	430a      	orrs	r2, r1
 800081e:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]

	// 5. Configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	795b      	ldrb	r3, [r3, #5]
 8000828:	2b02      	cmp	r3, #2
 800082a:	d131      	bne.n	8000890 <GPIO_Init+0x33c>
	{
		// configure the alternate function registers
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	791b      	ldrb	r3, [r3, #4]
 8000830:	08db      	lsrs	r3, r3, #3
 8000832:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	791b      	ldrb	r3, [r3, #4]
 8000838:	f003 0307 	and.w	r3, r3, #7
 800083c:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	7c3a      	ldrb	r2, [r7, #16]
 8000844:	3208      	adds	r2, #8
 8000846:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800084a:	7bfb      	ldrb	r3, [r7, #15]
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	220f      	movs	r2, #15
 8000850:	fa02 f303 	lsl.w	r3, r2, r3
 8000854:	43db      	mvns	r3, r3
 8000856:	4618      	mov	r0, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	7c3a      	ldrb	r2, [r7, #16]
 800085e:	4001      	ands	r1, r0
 8000860:	3208      	adds	r2, #8
 8000862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	7c3a      	ldrb	r2, [r7, #16]
 800086c:	3208      	adds	r2, #8
 800086e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	7a5b      	ldrb	r3, [r3, #9]
 8000876:	461a      	mov	r2, r3
 8000878:	7bfb      	ldrb	r3, [r7, #15]
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	fa02 f303 	lsl.w	r3, r2, r3
 8000880:	4618      	mov	r0, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	7c3a      	ldrb	r2, [r7, #16]
 8000888:	4301      	orrs	r1, r0
 800088a:	3208      	adds	r2, #8
 800088c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

	temp = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]
}
 8000894:	bf00      	nop
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40023800 	.word	0x40023800
 80008a0:	40013800 	.word	0x40013800
 80008a4:	40013c00 	.word	0x40013c00

080008a8 <GPIO_ReadFromInputPin>:
 * 	@return					-	The value on input pin as an 8 bit unsigned integer
 *
 * 	@Note					-	none
 *************************************************************************************************************/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001); //shift value at pin to LSB and mask all other values with 0
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	691a      	ldr	r2, [r3, #16]
 80008b8:	78fb      	ldrb	r3, [r7, #3]
 80008ba:	fa22 f303 	lsr.w	r3, r2, r3
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	73fb      	strb	r3, [r7, #15]
	return value;
 80008c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <I2C_GenerateStartCondition>:
static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx);
static void I2C_ACK_EN_DI(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi);


static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= ( 1 << I2C_CR1_START);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	601a      	str	r2, [r3, #0]
}
 80008e8:	bf00      	nop
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <I2C_Write_ExecuteAddressPhase>:

static void I2C_Write_ExecuteAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	460b      	mov	r3, r1
 80008fe:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1; //makes space for R/WR bit
 8000900:	78fb      	ldrb	r3, [r7, #3]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1 << 0); //clear 0th bit so SlaveAddr is Slave address + r/nw bit (write = 0)
 8000906:	78fb      	ldrb	r3, [r7, #3]
 8000908:	f023 0301 	bic.w	r3, r3, #1
 800090c:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 800090e:	78fa      	ldrb	r2, [r7, #3]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	611a      	str	r2, [r3, #16]
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr

08000920 <I2C_Read_ExecuteAddressPhase>:

static void I2C_Read_ExecuteAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	460b      	mov	r3, r1
 800092a:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1; //makes space for R/WR bit
 800092c:	78fb      	ldrb	r3, [r7, #3]
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |= (1 << 0); //set 0th bit so SlaveAddr is Slave address + r/nw bit (read = 1)
 8000932:	78fb      	ldrb	r3, [r7, #3]
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 800093a:	78fa      	ldrb	r2, [r7, #3]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	611a      	str	r2, [r3, #16]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <I2C_ClearADDRFlag>:

static void I2C_ClearADDRFlag(I2C_RegDef_t *pI2Cx) // read SR1 followed by SR2
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	uint32_t dummyRead = pI2Cx->SR1;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	695b      	ldr	r3, [r3, #20]
 8000958:	60fb      	str	r3, [r7, #12]
	dummyRead = pI2Cx->SR2;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	60fb      	str	r3, [r7, #12]
	(void)dummyRead;
}
 8000960:	bf00      	nop
 8000962:	3714      	adds	r7, #20
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <I2C_GenerateStopCondition>:

static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= ( 1 << I2C_CR1_STOP);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	601a      	str	r2, [r3, #0]
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <I2C_ACK_EN_DI>:

static void I2C_ACK_EN_DI(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	460b      	mov	r3, r1
 8000996:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000998:	78fb      	ldrb	r3, [r7, #3]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d106      	bne.n	80009ac <I2C_ACK_EN_DI+0x20>
	{
		pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
	}
}
 80009aa:	e005      	b.n	80009b8 <I2C_ACK_EN_DI+0x2c>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <I2C_PeriClockControl>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80009d0:	78fb      	ldrb	r3, [r7, #3]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d120      	bne.n	8000a18 <I2C_PeriClockControl+0x54>
	{
		if(pI2Cx == I2C1)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a22      	ldr	r2, [pc, #136]	@ (8000a64 <I2C_PeriClockControl+0xa0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d106      	bne.n	80009ec <I2C_PeriClockControl+0x28>
		{
			I2C1_PCLK_EN();
 80009de:	4b22      	ldr	r3, [pc, #136]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e2:	4a21      	ldr	r2, [pc, #132]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 80009e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e8:	6413      	str	r3, [r2, #64]	@ 0x40
		else if(pI2Cx == I2C3)
		{
			I2C3_PCLK_DI();
		}
	}
}
 80009ea:	e035      	b.n	8000a58 <I2C_PeriClockControl+0x94>
		else if(pI2Cx == I2C2)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4a1f      	ldr	r2, [pc, #124]	@ (8000a6c <I2C_PeriClockControl+0xa8>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d106      	bne.n	8000a02 <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN();
 80009f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 80009fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009fe:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a00:	e02a      	b.n	8000a58 <I2C_PeriClockControl+0x94>
		else if(pI2Cx == I2C3)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a1a      	ldr	r2, [pc, #104]	@ (8000a70 <I2C_PeriClockControl+0xac>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d126      	bne.n	8000a58 <I2C_PeriClockControl+0x94>
			I2C3_PCLK_EN();
 8000a0a:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0e:	4a16      	ldr	r2, [pc, #88]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a14:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a16:	e01f      	b.n	8000a58 <I2C_PeriClockControl+0x94>
		if(pI2Cx == I2C1)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a12      	ldr	r2, [pc, #72]	@ (8000a64 <I2C_PeriClockControl+0xa0>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d106      	bne.n	8000a2e <I2C_PeriClockControl+0x6a>
			I2C1_PCLK_DI();
 8000a20:	4b11      	ldr	r3, [pc, #68]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a24:	4a10      	ldr	r2, [pc, #64]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a2a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a2c:	e014      	b.n	8000a58 <I2C_PeriClockControl+0x94>
		else if(pI2Cx == I2C2)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a0e      	ldr	r2, [pc, #56]	@ (8000a6c <I2C_PeriClockControl+0xa8>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d106      	bne.n	8000a44 <I2C_PeriClockControl+0x80>
			I2C2_PCLK_DI();
 8000a36:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a3c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000a40:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a42:	e009      	b.n	8000a58 <I2C_PeriClockControl+0x94>
		else if(pI2Cx == I2C3)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a0a      	ldr	r2, [pc, #40]	@ (8000a70 <I2C_PeriClockControl+0xac>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d105      	bne.n	8000a58 <I2C_PeriClockControl+0x94>
			I2C3_PCLK_DI();
 8000a4c:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a50:	4a05      	ldr	r2, [pc, #20]	@ (8000a68 <I2C_PeriClockControl+0xa4>)
 8000a52:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000a56:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	40005400 	.word	0x40005400
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40005800 	.word	0x40005800
 8000a70:	40005c00 	.word	0x40005c00

08000a74 <RCC_GetPLLOutputClock>:

/*
 * Init and De-init (reset)
 */
uint32_t RCC_GetPLLOutputClock(void) /**** Not implemented ***/
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0

	return 0;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr

08000a84 <RCC_GetPCLK1Value>:

uint16_t AHB_PreScaler[8] = {2,4,8,16,64,128,256,512};

uint32_t RCC_GetPCLK1Value(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahb1p,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3); // only want bit positions 0 and 1
 8000a8a:	4b26      	ldr	r3, [pc, #152]	@ (8000b24 <RCC_GetPCLK1Value+0xa0>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	089b      	lsrs	r3, r3, #2
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	f003 0303 	and.w	r3, r3, #3
 8000a96:	727b      	strb	r3, [r7, #9]

	if (clksrc == 0)
 8000a98:	7a7b      	ldrb	r3, [r7, #9]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d102      	bne.n	8000aa4 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 8000a9e:	4b22      	ldr	r3, [pc, #136]	@ (8000b28 <RCC_GetPCLK1Value+0xa4>)
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	e00b      	b.n	8000abc <RCC_GetPCLK1Value+0x38>
	}
	else if (clksrc == 1)
 8000aa4:	7a7b      	ldrb	r3, [r7, #9]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d102      	bne.n	8000ab0 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 8000aaa:	4b20      	ldr	r3, [pc, #128]	@ (8000b2c <RCC_GetPCLK1Value+0xa8>)
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	e005      	b.n	8000abc <RCC_GetPCLK1Value+0x38>
	}
	else if (clksrc == 2)
 8000ab0:	7a7b      	ldrb	r3, [r7, #9]
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d102      	bne.n	8000abc <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock(); // not implemented
 8000ab6:	f7ff ffdd 	bl	8000a74 <RCC_GetPLLOutputClock>
 8000aba:	60f8      	str	r0, [r7, #12]
	}

	//ahb1 pre-scaler
	temp = ((RCC->CFGR >> 4) & 0xF);
 8000abc:	4b19      	ldr	r3, [pc, #100]	@ (8000b24 <RCC_GetPCLK1Value+0xa0>)
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	091b      	lsrs	r3, r3, #4
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	f003 030f 	and.w	r3, r3, #15
 8000ac8:	723b      	strb	r3, [r7, #8]

	if (temp < 8)
 8000aca:	7a3b      	ldrb	r3, [r7, #8]
 8000acc:	2b07      	cmp	r3, #7
 8000ace:	d802      	bhi.n	8000ad6 <RCC_GetPCLK1Value+0x52>
	{
		ahb1p = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	72fb      	strb	r3, [r7, #11]
 8000ad4:	e005      	b.n	8000ae2 <RCC_GetPCLK1Value+0x5e>
	}
	else
	{
		ahb1p = AHB1_PreScaler[temp - 8]; // if ahb1 prescaler greater than 8, fetch first value of array
 8000ad6:	7a3b      	ldrb	r3, [r7, #8]
 8000ad8:	3b08      	subs	r3, #8
 8000ada:	4a15      	ldr	r2, [pc, #84]	@ (8000b30 <RCC_GetPCLK1Value+0xac>)
 8000adc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ae0:	72fb      	strb	r3, [r7, #11]
	}

	//apb1 pre-scaler
	temp = ((RCC->CFGR >> 10) & 0x7);
 8000ae2:	4b10      	ldr	r3, [pc, #64]	@ (8000b24 <RCC_GetPCLK1Value+0xa0>)
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	0a9b      	lsrs	r3, r3, #10
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	723b      	strb	r3, [r7, #8]

	if (temp < 4)
 8000af0:	7a3b      	ldrb	r3, [r7, #8]
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	d802      	bhi.n	8000afc <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 8000af6:	2301      	movs	r3, #1
 8000af8:	72bb      	strb	r3, [r7, #10]
 8000afa:	e005      	b.n	8000b08 <RCC_GetPCLK1Value+0x84>
	}
	else
	{
		apb1p = APB1_PreScaler[temp - 4]; // if apb1 prescaler greater than 4, fetch first value of array
 8000afc:	7a3b      	ldrb	r3, [r7, #8]
 8000afe:	3b04      	subs	r3, #4
 8000b00:	4a0c      	ldr	r2, [pc, #48]	@ (8000b34 <RCC_GetPCLK1Value+0xb0>)
 8000b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b06:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk / ahb1p) / apb1p;
 8000b08:	7afb      	ldrb	r3, [r7, #11]
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b10:	7abb      	ldrb	r3, [r7, #10]
 8000b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b16:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000b18:	687b      	ldr	r3, [r7, #4]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	00f42400 	.word	0x00f42400
 8000b2c:	007a1200 	.word	0x007a1200
 8000b30:	20000004 	.word	0x20000004
 8000b34:	20000014 	.word	0x20000014

08000b38 <I2C_Init>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	uint32_t tempreg = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]

	// Enable clock for I2Cx peripheral
	I2C_PeriClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2101      	movs	r1, #1
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ff3a 	bl	80009c4 <I2C_PeriClockControl>
//	// ACK control bit < -- broken, Cannot set ACK when PE = 0, moved to I2C_Peripheral Control
//	tempreg |= pI2CHandle->I2C_Config.I2C_ACKControl << 10;
//	pI2CHandle->pI2Cx->CR1 = tempreg;

	// FREQ Configuration
	tempreg = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value() / 1000000U;
 8000b54:	f7ff ff96 	bl	8000a84 <RCC_GetPCLK1Value>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	4a4c      	ldr	r2, [pc, #304]	@ (8000c8c <I2C_Init+0x154>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0c9b      	lsrs	r3, r3, #18
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 = (tempreg & 0x3F); // mask all except first 5 bits
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000b72:	605a      	str	r2, [r3, #4]

	// Device Own Address Configuration (OAR1)
	tempreg = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	7a1b      	ldrb	r3, [r3, #8]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	60fb      	str	r3, [r7, #12]
	tempreg |= (1 << 14);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b8a:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	68fa      	ldr	r2, [r7, #12]
 8000b92:	609a      	str	r2, [r3, #8]

	// CCR Configuration
	tempreg = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	60fb      	str	r3, [r7, #12]
	uint16_t ccr_value = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	817b      	strh	r3, [r7, #10]

	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	4a3b      	ldr	r2, [pc, #236]	@ (8000c90 <I2C_Init+0x158>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d80f      	bhi.n	8000bc6 <I2C_Init+0x8e>
	{
		// standard mode
		ccr_value =(RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000ba6:	f7ff ff6d 	bl	8000a84 <RCC_GetPCLK1Value>
 8000baa:	4602      	mov	r2, r0
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb6:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);
 8000bb8:	897b      	ldrh	r3, [r7, #10]
 8000bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bbe:	68fa      	ldr	r2, [r7, #12]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	e02c      	b.n	8000c20 <I2C_Init+0xe8>
	}
	else
	{
		// fast mode
		tempreg |= (1 << 15); //set fast mode
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bcc:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	895b      	ldrh	r3, [r3, #10]
 8000bd2:	039b      	lsls	r3, r3, #14
 8000bd4:	68fa      	ldr	r2, [r7, #12]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	60fb      	str	r3, [r7, #12]
		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	895b      	ldrh	r3, [r3, #10]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d10b      	bne.n	8000bfa <I2C_Init+0xc2>
		{
			ccr_value = (RCC_GetPCLK1Value() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000be2:	f7ff ff4f 	bl	8000a84 <RCC_GetPCLK1Value>
 8000be6:	4601      	mov	r1, r0
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	685a      	ldr	r2, [r3, #4]
 8000bec:	4613      	mov	r3, r2
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	4413      	add	r3, r2
 8000bf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bf6:	817b      	strh	r3, [r7, #10]
 8000bf8:	e00c      	b.n	8000c14 <I2C_Init+0xdc>
		}
		else
		{
			ccr_value = (RCC_GetPCLK1Value() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000bfa:	f7ff ff43 	bl	8000a84 <RCC_GetPCLK1Value>
 8000bfe:	4601      	mov	r1, r0
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	685a      	ldr	r2, [r3, #4]
 8000c04:	4613      	mov	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	4413      	add	r3, r2
 8000c0a:	009a      	lsls	r2, r3, #2
 8000c0c:	4413      	add	r3, r2
 8000c0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c12:	817b      	strh	r3, [r7, #10]
		}
		tempreg |= (ccr_value & 0xFFF);
 8000c14:	897b      	ldrh	r3, [r7, #10]
 8000c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->CCR = tempreg;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	68fa      	ldr	r2, [r7, #12]
 8000c26:	61da      	str	r2, [r3, #28]

	//TRISE Configuration
	tempreg = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]

	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	4a17      	ldr	r2, [pc, #92]	@ (8000c90 <I2C_Init+0x158>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d809      	bhi.n	8000c4a <I2C_Init+0x112>
	{
		// standard mode
		tempreg = (RCC_GetPCLK1Value() / 1000000U) + 1;
 8000c36:	f7ff ff25 	bl	8000a84 <RCC_GetPCLK1Value>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	4a13      	ldr	r2, [pc, #76]	@ (8000c8c <I2C_Init+0x154>)
 8000c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c42:	0c9b      	lsrs	r3, r3, #18
 8000c44:	3301      	adds	r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	e00d      	b.n	8000c66 <I2C_Init+0x12e>
	}
	else
	{
		// fast mode
		tempreg = ((RCC_GetPCLK1Value() * 300U) / 1000000000U) + 1;
 8000c4a:	f7ff ff1b 	bl	8000a84 <RCC_GetPCLK1Value>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000c54:	fb02 f303 	mul.w	r3, r2, r3
 8000c58:	0a5b      	lsrs	r3, r3, #9
 8000c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c94 <I2C_Init+0x15c>)
 8000c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c60:	09db      	lsrs	r3, r3, #7
 8000c62:	3301      	adds	r3, #1
 8000c64:	60fb      	str	r3, [r7, #12]
	}

	pI2CHandle->pI2Cx->TRISE = 0;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	621a      	str	r2, [r3, #32]
	pI2CHandle->pI2Cx->TRISE |= (tempreg & 0x3F);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	6a19      	ldr	r1, [r3, #32]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	621a      	str	r2, [r3, #32]
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	431bde83 	.word	0x431bde83
 8000c90:	000186a0 	.word	0x000186a0
 8000c94:	00044b83 	.word	0x00044b83

08000c98 <I2C_GetFlagStatus>:
/*
 * Data Send and Receive
 */

uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx, uint32_t FlagName)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
	if(pI2Cx->SR1 & FlagName)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	695a      	ldr	r2, [r3, #20]
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <I2C_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e000      	b.n	8000cb4 <I2C_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000cb2:	2300      	movs	r3, #0
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <I2C_MasterSendData>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void I2C_MasterSendData(I2C_Handle_t *pI2CHandle, uint8_t *pTxBuffer, uint32_t Len, uint8_t SlaveAddr, uint8_t StartRepeated)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
 8000ccc:	70fb      	strb	r3, [r7, #3]
	//1. Generate START Condition

	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fdfe 	bl	80008d4 <I2C_GenerateStartCondition>

	//2. Confirm that start generation is completed by checking the SB flag in SR1
	//	 Note: Until SB is cleared SCL will be stretched (pulled LOW)

	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_SB_FLAG));
 8000cd8:	bf00      	nop
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2101      	movs	r1, #1
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff ffd9 	bl	8000c98 <I2C_GetFlagStatus>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d0f6      	beq.n	8000cda <I2C_MasterSendData+0x1a>

	//3. Send the address of the slave with r/nw bit set to Write (0) (total 8 bits)

	I2C_Write_ExecuteAddressPhase(pI2CHandle->pI2Cx, SlaveAddr);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	78fa      	ldrb	r2, [r7, #3]
 8000cf2:	4611      	mov	r1, r2
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff fdfd 	bl	80008f4 <I2C_Write_ExecuteAddressPhase>

	//4. Confirm that the address phase is completed by checking the ADDR flag in the SR1

	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_ADDR_FLAG));
 8000cfa:	bf00      	nop
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2102      	movs	r1, #2
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff ffc8 	bl	8000c98 <I2C_GetFlagStatus>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f6      	beq.n	8000cfc <I2C_MasterSendData+0x3c>

	//5. Clear the ADDR flag according to its software sequence
	//	 Note: Until ADDR is cleared SCL will be stretched (pulled LOW)

	I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fe1a 	bl	800094c <I2C_ClearADDRFlag>

	//6. Send the data until Len is 0 (Tx empty)

	while(Len > 0)
 8000d18:	e014      	b.n	8000d44 <I2C_MasterSendData+0x84>
	{
		while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_TXE_FLAG)); // Wait for TXE to be set
 8000d1a:	bf00      	nop
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2180      	movs	r1, #128	@ 0x80
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff ffb8 	bl	8000c98 <I2C_GetFlagStatus>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d0f6      	beq.n	8000d1c <I2C_MasterSendData+0x5c>
		pI2CHandle->pI2Cx->DR = *pTxBuffer;
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	781a      	ldrb	r2, [r3, #0]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	611a      	str	r2, [r3, #16]
		pTxBuffer++;
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
		Len--;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	607b      	str	r3, [r7, #4]
	while(Len > 0)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1e7      	bne.n	8000d1a <I2C_MasterSendData+0x5a>
	//	 Note: TXE=1 , BTF=1 , means that both SR and DR are empty and next transmission should begin
	//	 When BTF=1 , SCL will be stretched (pulled LOW)

	//while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_TXE_FLAG)); // Wait for TXE to be set

	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_BTF_FLAG)); // Wait for TXE to be set
 8000d4a:	bf00      	nop
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2104      	movs	r1, #4
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ffa0 	bl	8000c98 <I2C_GetFlagStatus>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0f6      	beq.n	8000d4c <I2C_MasterSendData+0x8c>

	//ORIGINAL: 8. Generate STOP Condition and master need not wait for the completion of STOP condition
	//	 Note: Generating STOP automatically clears the BTF

	//8. Expanded for SR: Generate Repeated Start to hold bus otherwise generate Stop
	if(StartRepeated == I2C_NO_SR)
 8000d5e:	7e3b      	ldrb	r3, [r7, #24]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d104      	bne.n	8000d6e <I2C_MasterSendData+0xae>
	{
		I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fdff 	bl	800096c <I2C_GenerateStopCondition>
	}
}
 8000d6e:	bf00      	nop
 8000d70:	3710      	adds	r7, #16
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <I2C_MasterReceiveData>:
 *
 * 	@Note					-	none
 *************************************************************************************************************/

void I2C_MasterReceiveData(I2C_Handle_t *pI2CHandle, uint8_t *pRxBuffer, uint8_t Len, uint8_t SlaveAddr, uint8_t StartRepeated)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b086      	sub	sp, #24
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	60f8      	str	r0, [r7, #12]
 8000d7e:	60b9      	str	r1, [r7, #8]
 8000d80:	4611      	mov	r1, r2
 8000d82:	461a      	mov	r2, r3
 8000d84:	460b      	mov	r3, r1
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
	//1. Generate START condition

	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fd9f 	bl	80008d4 <I2C_GenerateStartCondition>

	//2. Confirm START generation is completed by checking SB flag in SR1
	//	 Note: Until SB is cleared SCL will be stretched (pulled LOW)

	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_SB_FLAG));
 8000d96:	bf00      	nop
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ff7a 	bl	8000c98 <I2C_GetFlagStatus>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d0f6      	beq.n	8000d98 <I2C_MasterReceiveData+0x22>

	//3. Send address of Slave with r/nw but set to Read (1) (total 8 bits)

	I2C_Read_ExecuteAddressPhase(pI2CHandle->pI2Cx, SlaveAddr);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	79ba      	ldrb	r2, [r7, #6]
 8000db0:	4611      	mov	r1, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fdb4 	bl	8000920 <I2C_Read_ExecuteAddressPhase>

	//4. Wait until address phase is completed by checking ADDR flag in SR1

	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_ADDR_FLAG));
 8000db8:	bf00      	nop
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2102      	movs	r1, #2
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff ff69 	bl	8000c98 <I2C_GetFlagStatus>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d0f6      	beq.n	8000dba <I2C_MasterReceiveData+0x44>

	// If reading only one byte from slave

	if(Len == 1)
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d123      	bne.n	8000e1a <I2C_MasterReceiveData+0xa4>
	{
		// Disable ACK in CR1

		I2C_ACK_EN_DI(pI2CHandle->pI2Cx, DISABLE); // Clear ACK bit
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fdd7 	bl	800098c <I2C_ACK_EN_DI>

		// Clear ADDR flag

		I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff fdb2 	bl	800094c <I2C_ClearADDRFlag>

		// Wait until RXNE = 1

		while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_RXNE_FLAG));
 8000de8:	bf00      	nop
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2140      	movs	r1, #64	@ 0x40
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff51 	bl	8000c98 <I2C_GetFlagStatus>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d0f6      	beq.n	8000dea <I2C_MasterReceiveData+0x74>

		// Generate STOP condition if no SR

		if(StartRepeated == I2C_NO_SR)
 8000dfc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d104      	bne.n	8000e0e <I2C_MasterReceiveData+0x98>
		{
			I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff fdaf 	bl	800096c <I2C_GenerateStopCondition>
		}

		// Read data into buffer

		*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	701a      	strb	r2, [r3, #0]
	}

	// If reading more than one byte from Slave
	if(Len > 1)
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d932      	bls.n	8000e86 <I2C_MasterReceiveData+0x110>
	{
		// Clear ADDR flag

		I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fd91 	bl	800094c <I2C_ClearADDRFlag>

		// Read data until Len = 0

		for(uint32_t i = Len; i > 0; i--)
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	617b      	str	r3, [r7, #20]
 8000e2e:	e027      	b.n	8000e80 <I2C_MasterReceiveData+0x10a>
		{
			// Wait until RXNE = 1

			while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_RXNE_FLAG));
 8000e30:	bf00      	nop
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2140      	movs	r1, #64	@ 0x40
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ff2d 	bl	8000c98 <I2C_GetFlagStatus>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d0f6      	beq.n	8000e32 <I2C_MasterReceiveData+0xbc>

			if(i == 2) // Last 2 bytes
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d10e      	bne.n	8000e68 <I2C_MasterReceiveData+0xf2>
			{
				// Disable ACK (CR1) here to prevent slave from sending more data after last byte read

				I2C_ACK_EN_DI(pI2CHandle->pI2Cx,DISABLE); // Clear ACK bit
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2100      	movs	r1, #0
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff fd9b 	bl	800098c <I2C_ACK_EN_DI>

				// Generate STOP condition if no SR

				if(StartRepeated == I2C_NO_SR)
 8000e56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d104      	bne.n	8000e68 <I2C_MasterReceiveData+0xf2>
				{
					I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fd82 	bl	800096c <I2C_GenerateStopCondition>
				}

			}
			// Read data into buffer

			*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	691b      	ldr	r3, [r3, #16]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	701a      	strb	r2, [r3, #0]

			// increment RxBuffer address

			pRxBuffer++;
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	3301      	adds	r3, #1
 8000e78:	60bb      	str	r3, [r7, #8]
		for(uint32_t i = Len; i > 0; i--)
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d1d4      	bne.n	8000e30 <I2C_MasterReceiveData+0xba>
		}
	}

	// Re-Enable ACK in CR1 (if it was enabled before entering current API)

	if(pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_EN)
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	7a5b      	ldrb	r3, [r3, #9]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d105      	bne.n	8000e9a <I2C_MasterReceiveData+0x124>
	{
		I2C_ACK_EN_DI(pI2CHandle->pI2Cx,ENABLE); // Set ACK bit
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2101      	movs	r1, #1
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fd79 	bl	800098c <I2C_ACK_EN_DI>
	}
}
 8000e9a:	bf00      	nop
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <I2C_PeripheralControl>:
 *
 * 	@Note					-	none
 *************************************************************************************************************/

void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
 8000eaa:	460b      	mov	r3, r1
 8000eac:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000eae:	78fb      	ldrb	r3, [r7, #3]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d10a      	bne.n	8000eca <I2C_PeripheralControl+0x28>
	{
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f043 0201 	orr.w	r2, r3, #1
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	601a      	str	r2, [r3, #0]

		// Can enable ACK now that PE = 1, moved from I2C_Init
		I2C_ACK_EN_DI(pI2Cx,ENABLE);
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fd62 	bl	800098c <I2C_ACK_EN_DI>
	}
	else
	{
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
	}
}
 8000ec8:	e005      	b.n	8000ed6 <I2C_PeripheralControl+0x34>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f023 0201 	bic.w	r2, r3, #1
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	601a      	str	r2, [r3, #0]
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <__libc_init_array>:
 8000ee0:	b570      	push	{r4, r5, r6, lr}
 8000ee2:	4d0d      	ldr	r5, [pc, #52]	@ (8000f18 <__libc_init_array+0x38>)
 8000ee4:	4c0d      	ldr	r4, [pc, #52]	@ (8000f1c <__libc_init_array+0x3c>)
 8000ee6:	1b64      	subs	r4, r4, r5
 8000ee8:	10a4      	asrs	r4, r4, #2
 8000eea:	2600      	movs	r6, #0
 8000eec:	42a6      	cmp	r6, r4
 8000eee:	d109      	bne.n	8000f04 <__libc_init_array+0x24>
 8000ef0:	4d0b      	ldr	r5, [pc, #44]	@ (8000f20 <__libc_init_array+0x40>)
 8000ef2:	4c0c      	ldr	r4, [pc, #48]	@ (8000f24 <__libc_init_array+0x44>)
 8000ef4:	f000 f818 	bl	8000f28 <_init>
 8000ef8:	1b64      	subs	r4, r4, r5
 8000efa:	10a4      	asrs	r4, r4, #2
 8000efc:	2600      	movs	r6, #0
 8000efe:	42a6      	cmp	r6, r4
 8000f00:	d105      	bne.n	8000f0e <__libc_init_array+0x2e>
 8000f02:	bd70      	pop	{r4, r5, r6, pc}
 8000f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f08:	4798      	blx	r3
 8000f0a:	3601      	adds	r6, #1
 8000f0c:	e7ee      	b.n	8000eec <__libc_init_array+0xc>
 8000f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f12:	4798      	blx	r3
 8000f14:	3601      	adds	r6, #1
 8000f16:	e7f2      	b.n	8000efe <__libc_init_array+0x1e>
 8000f18:	08000f40 	.word	0x08000f40
 8000f1c:	08000f40 	.word	0x08000f40
 8000f20:	08000f40 	.word	0x08000f40
 8000f24:	08000f44 	.word	0x08000f44

08000f28 <_init>:
 8000f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f2a:	bf00      	nop
 8000f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f2e:	bc08      	pop	{r3}
 8000f30:	469e      	mov	lr, r3
 8000f32:	4770      	bx	lr

08000f34 <_fini>:
 8000f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f36:	bf00      	nop
 8000f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f3a:	bc08      	pop	{r3}
 8000f3c:	469e      	mov	lr, r3
 8000f3e:	4770      	bx	lr
