
Loading design for application trce from file osc00_osc0.ncd.
Design name: osc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Mar 22 17:41:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o osc00_osc0.twr -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de computadoras/Parcial 1/Practicas/osc00/promote.xml osc00_osc0.ncd osc00_osc0.prf 
Design file:     osc00_osc0.ncd
Preference file: osc00_osc0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 467.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[21]  (to sclk +)

   Delay:              13.173ns  (49.0% logic, 51.0% route), 20 logic levels.

 Constraint Details:

     13.173ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.446ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.911     R19C18B.Q1 to     R18C18C.B1 OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 OSC01/sdiv_12[21] (to sclk)
                  --------
                   13.173   (49.0% logic, 51.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.499ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[0]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[21]  (to sclk +)

   Delay:              13.120ns  (49.2% logic, 50.8% route), 20 logic levels.

 Constraint Details:

     13.120ns physical path delay OSC01/SLICE_0 to OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.499ns

 Physical Path Details:

      Data path OSC01/SLICE_0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18A.CLK to     R19C18A.Q1 OSC01/SLICE_0 (from sclk)
ROUTE         2     0.858     R19C18A.Q1 to     R18C18C.A1 OSC01/sdiv[0]
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 OSC01/sdiv_12[21] (to sclk)
                  --------
                   13.120   (49.2% logic, 50.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[20]  (to sclk +)

   Delay:              13.079ns  (48.6% logic, 51.4% route), 19 logic levels.

 Constraint Details:

     13.079ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.540ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.911     R19C18B.Q1 to     R18C18C.B1 OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C20C.FCI to     R19C20C.F1 OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 OSC01/sdiv_12[20] (to sclk)
                  --------
                   13.079   (48.6% logic, 51.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[21]  (to sclk +)

   Delay:              13.077ns  (49.4% logic, 50.6% route), 20 logic levels.

 Constraint Details:

     13.077ns physical path delay OSC01/SLICE_8 to OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.542ns

 Physical Path Details:

      Data path OSC01/SLICE_8 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 OSC01/SLICE_8 (from sclk)
ROUTE         2     1.156     R19C19A.Q0 to     R18C18C.A0 OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18C.A0 to     R18C18C.F0 OSC01/SLICE_36
ROUTE         1     0.269     R18C18C.F0 to     R18C18D.D1 OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18D.D1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 OSC01/sdiv_12[21] (to sclk)
                  --------
                   13.077   (49.4% logic, 50.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C19A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[21]  (to sclk +)

   Delay:              13.070ns  (45.9% logic, 54.1% route), 19 logic levels.

 Constraint Details:

     13.070ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.549ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.911     R19C18B.Q1 to     R18C18C.B1 OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.917     R18C18D.F1 to     R18C19A.B0 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19A.B0 to     R18C19A.F0 OSC01/SLICE_26
ROUTE         1     1.223     R18C19A.F0 to     R18C20B.A1 OSC01/oscout33lt21
CTOF_DEL    ---     0.452     R18C20B.A1 to     R18C20B.F1 OSC01/SLICE_14
ROUTE         2     0.862     R18C20B.F1 to     R18C20C.A0 OSC01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R18C20C.A0 to     R18C20C.F0 OSC01/SLICE_21
ROUTE         2     1.261     R18C20C.F0 to     R17C20B.B0 OSC01/un1_oscout56_7_1
CTOF_DEL    ---     0.452     R17C20B.B0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 OSC01/sdiv_12[21] (to sclk)
                  --------
                   13.070   (45.9% logic, 54.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[19]  (to sclk +)

   Delay:              13.027ns  (48.4% logic, 51.6% route), 19 logic levels.

 Constraint Details:

     13.027ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.592ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.911     R19C18B.Q1 to     R18C18C.B1 OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R19C20C.FCI to     R19C20C.F0 OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F0 to    R19C20C.DI0 OSC01/sdiv_12[19] (to sclk)
                  --------
                   13.027   (48.4% logic, 51.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[0]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[20]  (to sclk +)

   Delay:              13.026ns  (48.8% logic, 51.2% route), 19 logic levels.

 Constraint Details:

     13.026ns physical path delay OSC01/SLICE_0 to OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.593ns

 Physical Path Details:

      Data path OSC01/SLICE_0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18A.CLK to     R19C18A.Q1 OSC01/SLICE_0 (from sclk)
ROUTE         2     0.858     R19C18A.Q1 to     R18C18C.A1 OSC01/sdiv[0]
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C20C.FCI to     R19C20C.F1 OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 OSC01/sdiv_12[20] (to sclk)
                  --------
                   13.026   (48.8% logic, 51.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[0]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[21]  (to sclk +)

   Delay:              13.017ns  (46.1% logic, 53.9% route), 19 logic levels.

 Constraint Details:

     13.017ns physical path delay OSC01/SLICE_0 to OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.602ns

 Physical Path Details:

      Data path OSC01/SLICE_0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18A.CLK to     R19C18A.Q1 OSC01/SLICE_0 (from sclk)
ROUTE         2     0.858     R19C18A.Q1 to     R18C18C.A1 OSC01/sdiv[0]
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.917     R18C18D.F1 to     R18C19A.B0 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19A.B0 to     R18C19A.F0 OSC01/SLICE_26
ROUTE         1     1.223     R18C19A.F0 to     R18C20B.A1 OSC01/oscout33lt21
CTOF_DEL    ---     0.452     R18C20B.A1 to     R18C20B.F1 OSC01/SLICE_14
ROUTE         2     0.862     R18C20B.F1 to     R18C20C.A0 OSC01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R18C20C.A0 to     R18C20C.F0 OSC01/SLICE_21
ROUTE         2     1.261     R18C20C.F0 to     R17C20B.B0 OSC01/un1_oscout56_7_1
CTOF_DEL    ---     0.452     R17C20B.B0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 OSC01/sdiv_12[21] (to sclk)
                  --------
                   13.017   (46.1% logic, 53.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.636ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[20]  (to sclk +)

   Delay:              12.983ns  (49.0% logic, 51.0% route), 19 logic levels.

 Constraint Details:

     12.983ns physical path delay OSC01/SLICE_8 to OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.636ns

 Physical Path Details:

      Data path OSC01/SLICE_8 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 OSC01/SLICE_8 (from sclk)
ROUTE         2     1.156     R19C19A.Q0 to     R18C18C.A0 OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18C.A0 to     R18C18C.F0 OSC01/SLICE_36
ROUTE         1     0.269     R18C18C.F0 to     R18C18D.D1 OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18D.D1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.576     R18C18D.F1 to     R18C19D.D1 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19D.D1 to     R18C19D.F1 OSC01/SLICE_15
ROUTE         6     1.593     R18C19D.F1 to     R17C19A.B0 OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C19A.B0 to     R17C19A.F0 OSC01/SLICE_25
ROUTE         1     0.579     R17C19A.F0 to     R17C19C.A0 OSC01/oscout28
CTOF_DEL    ---     0.452     R17C19C.A0 to     R17C19C.F0 OSC01/SLICE_20
ROUTE         1     0.882     R17C19C.F0 to     R17C20C.B0 OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R17C20C.B0 to     R17C20C.F0 OSC01/SLICE_19
ROUTE         3     0.284     R17C20C.F0 to     R17C20B.D0 OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R17C20B.D0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C20C.FCI to     R19C20C.F1 OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 OSC01/sdiv_12[20] (to sclk)
                  --------
                   12.983   (49.0% logic, 51.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C19A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[20]  (to sclk +)

   Delay:              12.976ns  (45.5% logic, 54.5% route), 18 logic levels.

 Constraint Details:

     12.976ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.643ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.911     R19C18B.Q1 to     R18C18C.B1 OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 OSC01/SLICE_36
ROUTE         1     0.610     R18C18C.F1 to     R18C18D.B1 OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18D.B1 to     R18C18D.F1 OSC01/SLICE_28
ROUTE         4     0.917     R18C18D.F1 to     R18C19A.B0 OSC01/N_27_8
CTOF_DEL    ---     0.452     R18C19A.B0 to     R18C19A.F0 OSC01/SLICE_26
ROUTE         1     1.223     R18C19A.F0 to     R18C20B.A1 OSC01/oscout33lt21
CTOF_DEL    ---     0.452     R18C20B.A1 to     R18C20B.F1 OSC01/SLICE_14
ROUTE         2     0.862     R18C20B.F1 to     R18C20C.A0 OSC01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R18C20C.A0 to     R18C20C.F0 OSC01/SLICE_21
ROUTE         2     1.261     R18C20C.F0 to     R17C20B.B0 OSC01/un1_oscout56_7_1
CTOF_DEL    ---     0.452     R17C20B.B0 to     R17C20B.F0 OSC01/SLICE_17
ROUTE         1     1.283     R17C20B.F0 to     R19C18A.B0 OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.B0 to    R19C18A.FCO OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C20C.FCI to     R19C20C.F1 OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 OSC01/sdiv_12[20] (to sclk)
                  --------
                   12.976   (45.5% logic, 54.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   75.058MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |    2.080 MHz|   75.058 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 206 connections (78.93% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Mar 22 17:41:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o osc00_osc0.twr -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de computadoras/Parcial 1/Practicas/osc00/promote.xml osc00_osc0.ncd osc00_osc0.prf 
Design file:     osc00_osc0.ncd
Preference file: osc00_osc0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[11]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[11]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_6 to OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_6 to OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19C.CLK to     R19C19C.Q0 OSC01/SLICE_6 (from sclk)
ROUTE         3     0.132     R19C19C.Q0 to     R19C19C.A0 OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R19C19C.A0 to     R19C19C.F0 OSC01/SLICE_6
ROUTE         1     0.000     R19C19C.F0 to    R19C19C.DI0 OSC01/sdiv_12[11] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C19C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C19C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[7]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_8 to OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_8 to OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19A.CLK to     R19C19A.Q0 OSC01/SLICE_8 (from sclk)
ROUTE         2     0.132     R19C19A.Q0 to     R19C19A.A0 OSC01/sdiv[7]
CTOF_DEL    ---     0.101     R19C19A.A0 to     R19C19A.F0 OSC01/SLICE_8
ROUTE         1     0.000     R19C19A.F0 to    R19C19A.DI0 OSC01/sdiv_12[7] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C19A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C19A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[17]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[17]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_3 to OSC01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_3 to OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20B.CLK to     R19C20B.Q0 OSC01/SLICE_3 (from sclk)
ROUTE         8     0.132     R19C20B.Q0 to     R19C20B.A0 OSC01/sdiv[17]
CTOF_DEL    ---     0.101     R19C20B.A0 to     R19C20B.F0 OSC01/SLICE_3
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 OSC01/sdiv_12[17] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C20B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C20B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[2]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q1 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.132     R19C18B.Q1 to     R19C18B.A1 OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R19C18B.A1 to     R19C18B.F1 OSC01/SLICE_11
ROUTE         1     0.000     R19C18B.F1 to    R19C18B.DI1 OSC01/sdiv_12[2] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[3]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[3]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_10 to OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_10 to OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q0 OSC01/SLICE_10 (from sclk)
ROUTE         2     0.132     R19C18C.Q0 to     R19C18C.A0 OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R19C18C.A0 to     R19C18C.F0 OSC01/SLICE_10
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 OSC01/sdiv_12[3] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[10]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_7 to OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_7 to OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19B.CLK to     R19C19B.Q1 OSC01/SLICE_7 (from sclk)
ROUTE         3     0.132     R19C19B.Q1 to     R19C19B.A1 OSC01/sdiv[10]
CTOF_DEL    ---     0.101     R19C19B.A1 to     R19C19B.F1 OSC01/SLICE_7
ROUTE         1     0.000     R19C19B.F1 to    R19C19B.DI1 OSC01/sdiv_12[10] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C19B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C19B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[19]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[19]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_2 to OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_2 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20C.CLK to     R19C20C.Q0 OSC01/SLICE_2 (from sclk)
ROUTE         6     0.132     R19C20C.Q0 to     R19C20C.A0 OSC01/sdiv[19]
CTOF_DEL    ---     0.101     R19C20C.A0 to     R19C20C.F0 OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F0 to    R19C20C.DI0 OSC01/sdiv_12[19] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C20C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[15]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[15]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_4 to OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_4 to OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20A.CLK to     R19C20A.Q0 OSC01/SLICE_4 (from sclk)
ROUTE         3     0.132     R19C20A.Q0 to     R19C20A.A0 OSC01/sdiv[15]
CTOF_DEL    ---     0.101     R19C20A.A0 to     R19C20A.F0 OSC01/SLICE_4
ROUTE         1     0.000     R19C20A.F0 to    R19C20A.DI0 OSC01/sdiv_12[15] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C20A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C20A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[1]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[1]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_11 to OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_11 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q0 OSC01/SLICE_11 (from sclk)
ROUTE         2     0.132     R19C18B.Q0 to     R19C18B.A0 OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R19C18B.A0 to     R19C18B.F0 OSC01/SLICE_11
ROUTE         1     0.000     R19C18B.F0 to    R19C18B.DI0 OSC01/sdiv_12[1] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OSC01/sdiv[4]  (from sclk +)
   Destination:    FF         Data in        OSC01/sdiv[4]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay OSC01/SLICE_10 to OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path OSC01/SLICE_10 to OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q1 OSC01/SLICE_10 (from sclk)
ROUTE         2     0.132     R19C18C.Q1 to     R19C18C.A1 OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R19C18C.A1 to     R19C18C.F1 OSC01/SLICE_10
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 OSC01/sdiv_12[4] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC00/OSCInst0 to OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC00/OSCInst0 to OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 206 connections (78.93% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

