#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fe9bb704260 .scope module, "top" "top" 2 7;
 .timescale 0 0;
v0x7fe9bb71c220_0 .var "clk", 0 0;
v0x7fe9bb71c2c0_0 .var "in_", 7 0;
v0x7fe9bb71c370_0 .net "out", 7 0, L_0x7fe9bb71c4f0;  1 drivers
v0x7fe9bb71c440_0 .var "reset", 0 0;
S_0x7fe9bb705e50 .scope module, "reg_incr" "tut3_verilog_regincr_RegIncr" 2 25, 3 13 0, S_0x7fe9bb704260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "in_"
    .port_info 3 /OUTPUT 8 "out"
L_0x7fe9bb71c4f0 .functor BUFZ 8, v0x7fe9bb71c130_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fe9bb705fb0_0 .net "clk", 0 0, v0x7fe9bb71c220_0;  1 drivers
v0x7fe9bb71be30_0 .net "in_", 7 0, v0x7fe9bb71c2c0_0;  1 drivers
v0x7fe9bb71bee0_0 .net "out", 7 0, L_0x7fe9bb71c4f0;  alias, 1 drivers
v0x7fe9bb71bfa0_0 .var "reg_out", 7 0;
v0x7fe9bb71c050_0 .net "reset", 0 0, v0x7fe9bb71c440_0;  1 drivers
v0x7fe9bb71c130_0 .var "temp_wire", 7 0;
E_0x7fe9bb70b850 .event edge, v0x7fe9bb71bfa0_0;
E_0x7fe9bb704a60 .event posedge, v0x7fe9bb705fb0_0;
    .scope S_0x7fe9bb705e50;
T_0 ;
    %wait E_0x7fe9bb704a60;
    %load/vec4 v0x7fe9bb71c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe9bb71bfa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe9bb71be30_0;
    %assign/vec4 v0x7fe9bb71bfa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe9bb705e50;
T_1 ;
    %wait E_0x7fe9bb70b850;
    %load/vec4 v0x7fe9bb71bfa0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fe9bb71c130_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe9bb704260;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9bb71c220_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe9bb704260;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fe9bb71c220_0;
    %inv;
    %store/vec4 v0x7fe9bb71c220_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe9bb704260;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9bb71c440_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fe9bb704260;
T_5 ;
    %vpi_call/w 2 39 "$dumpfile", "regincr-adhoc-test.vcd" {0 0 0};
    %vpi_call/w 2 40 "$dumpvars" {0 0 0};
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9bb71c440_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fe9bb71c2c0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 2 51 "$display", " cycle = 1: in = %x, out = %x", v0x7fe9bb71c2c0_0, v0x7fe9bb71c370_0 {0 0 0};
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x7fe9bb71c2c0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 2 57 "$display", " cycle = 1: in = %x, out = %x", v0x7fe9bb71c2c0_0, v0x7fe9bb71c370_0 {0 0 0};
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0x7fe9bb71c2c0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 2 63 "$display", " cycle = 1: in = %x, out = %x", v0x7fe9bb71c2c0_0, v0x7fe9bb71c370_0 {0 0 0};
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0x7fe9bb71c2c0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 2 69 "$display", " cycle = 1: in = %x, out = %x", v0x7fe9bb71c2c0_0, v0x7fe9bb71c370_0 {0 0 0};
    %vpi_call/w 2 71 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regincr-adhoc-test.v";
    "./RegIncr.v";
