A
A01: 000101100000100100000   100XX100 TX     STY
A02: 000000010110001000100   XXX100X1 T3     OP ind, Y
A03: 000000011010001001000   XXX110X1 T2     OP abs, Y
A04: 010100011001100100000   1X001000 T0     DEY INY
A05: 010101011010100100000   10011000 T0     TYA
A06: 010110000001100100000   1100XX00 T0     CPY INY

B
B01: 000000100010000001000   XXX1X1XX T2     OP zpg, X/Y & OP abs, X/Y
B02: 000001000000100010000   10XXXX1X TX     LDX STX A<->X S<->X
B03: 000000010101001001000   XXX000X1 T2     OP ind, X
B04: 010101011001100010000   1000101X T0     TXA
B05: 010110011001100010000   1100101X T0     DEX
B06: 011010000001100100000   1110XX00 T0     CPX INX
B07: 000101000000100010000   100XXX1X TX     STX TXA TXS
B08: 010101011010100010000   1001101X T0     TXS
B09: 011001000000100010000   101XXX1X T0     LDX TAX TSX
B10: 100110011001100010000   1100101X T1     DEX
B11: 101010011001100100000   11101000 T1     INX
B12: 011001011010100010000   1011101X T0     TSX
B13: 100100011001100100000   1X001000 T1     DEY INY
B14: 011001100000100100000   101XX100 T0     LDY
B15: 011001000001100100000   1010XX00 T0     LDY TAY

C
C01: 011001010101010100000   00100000 T0     JSR
C02: 000101010101010100001   00000000 T5     BRK
C03: 010100011001010100000   0X001000 T0     Push
C04: 001010010101010100010   01100000 T4     RTS
C05: 001000011001010100100   0X101000 T3     Pull
C06: 000110010101010100001   01000000 T5     RTI
C07: 001010000000010010000   011XXX1X TX     ROR
C08: 000000000000000001000   XXXXXXXX T2     T2 ANY
C09: 010110000000011000000   010XXXX1 T0     EOR
C10: 000010101001010100000   01X01100 TX     JMP (excluder for C11)
C11: 000000101001000001000   XXX011XX T2     ALU absolute
C12: 010101000000011000000   000XXXX1 T0     ORA
C13: 000000000100000001000   XXXX0XXX T2     LEFT ALL
C14: 010000000000000000000   XXXXXXXX T0     T0 ANY
C15: 000000010001010101000   0XX0X000 T2     BRK JSR RTI RTS Push/pull
C16: 000000000001010100100   0XX0XX00 T3     BRK JSR RTI RTS Push/pull + BIT JMP

D
D01: 000001010101010100010   00X00000 T4     BRK JSR
D02: 000110010101010100010   01000000 T4     RTI
D03: 000000010101001000100   XXX000X1 T3     OP X, ind
D04: 000000010110001000010   XXX100X1 T4     OP ind, Y
D05: 000000010110001001000   XXX100X1 T2     OP ind, Y
D06: 000000001010000000100   XXX11XXX T3     RIGHT ODD
D07: 001000011001010100000   0X101000 TX     Pull
D08: 001010000000100010000   111XXX1X TX     INC NOP
D09: 000000010101001000010   XXX000X1 T4     OP X, ind
D10: 000000010110001000100   XXX100X1 T3     OP ind, Y
D11: 000010010101010100000   01X00000 TX     RTI RTS
D12: 001001010101010101000   00100000 T2     JSR
D13: 010010000001100100000   11X0XX00 T0     CPY CPX INY INX
D14: 010110000000101000000   110XXXX1 T0     CMP
D15: 011010000000101000000   111XXXX1 T0     SBC
D16: 011010000000001000000   X11XXXX1 T0     ADC SBC
D17: 001001000000010010000   001XXX1X TX     ROL

E
E01: 000010101001010100100   01X01100 T3     JMP
E02: 000001000000010010000   00XXXX1X TX     ASL ROL
E03: 001001010101010100001   00100000 T5     JSR
E04: 000000010001010101000   0XX0X000 T2     BRK JSR RTI RTS Push/pull
E05: 010101011010100100000   10011000 T0     TYA
E06: 100000000000011000000   0XXXXXX1 T1     UPPER ODD
E07: 101010000000001000000   X11XXXX1 T1     ADC SBC
E08: 100000011001010010000   0XX0101X T1     ASL ROL LSR ROR
E09: 010101011001100010000   1000101X T0     TXA
E10: 011010011001010100000   01101000 T0     PLA
E11: 011001000000101000000   101XXXX1 T0     LDA
E12: 010000000000001000000   XXXXXXX1 T0     ALL ODD
E13: 011001011001100100000   10101000 T0     TAY
E14: 010000011001010010000   0XX0101X T0     ASL ROL LSR ROR
E15: 011001011001100010000   1010101X T0     TAX
E16: 011001100001010100000   0010X100 T0     BIT
E17: 011001000000011000000   001XXXX1 T0     AND
E18: 000000001010000000010   XXX11XXX T4     RIGHT ODD
E19: 000000010110001000001   XXX100X1 T5     OP ind, Y

F
F01: 010000010110000100000   XXX10000 T0 <-  Branch + BranchReady line
F02: 000110011001010101000   01001000 T2     PHA
F03: 010010011001010010000   01X0101X T0     LSR ROR
F04: 000010000000010010000   01XXXX1X TX     LSR ROR
F05: 000101010101010101000   00000000 T2     BRK
F06: 001001010101010100100   00100000 T3     JSR
F07: 000101000000101000000   100XXXX1 TX     STA
F08: 000000010110000101000   XXX10000 T2     Branch
F09: 000000100100000001000   XXXX01XX T2     zero page
F10: 000000010100001001000   XXXX00X1 T2     ALU indirect
F11: 000000001000000001000   XXXX1XXX T2     RIGHT ALL -G07
F12: 001010010101010100001   01100000 T5     RTS
F13: 000000000000000000010   XXXXXXXX T4     T4 ANY
F14: 000000000000000000100   XXXXXXXX T3     T3 ANY
F15: 010100010101010100000   0X000000 T0     BRK RTI
F16: 010010101001010100000   01X01100 T0     JMP
F17: 000000010101001000001   XXX000X1 T5     OP X, ind
F18: 000000001000000000100   XXXX1XXX T3     RIGHT ALL -G07

G
G01: 000000010110001000010   XXX100X1 T4     OP ind, Y
G02: 000000001010000000100   XXX11XXX T3     RIGHT ODD
G03: 000000010110000100100   XXX10000 T3     Branch
G04: 000100010101010100000   0X000000 TX     BRK RTI
G05: 001001010101010100000   00100000 TX     JSR
G06: 000010101001010100000   01X01100 TX     JMP
G07: 000000011001010100000   0XX01000 TX <-  Push/pull, F11 & F18 excluder
G08: 000101000000100000000   100XXXXX TX     80-9F
G09: 000101010101010100010   00000000 T4     BRK
G10: 000101011001010101000   00001000 T2     PHP
G11: 000100011001010101000   0X001000 T2     Push
G12: 000010101001010100010   01X01100 T4     JMP
G13: 000010010101010100001   01X00000 T5     RTI RTS
G14: 001001010101010100001   00100000 T5     JSR

H
H01: 000110101001010101000   01001100 T2     JMP
H02: 001000011001010100100   0X101000 T3     Pull
H03: 000010000000000010000   X1XXXX1X TX     LSR ROR DEC INC DEX NOP (4x4 bottom right)
H04: 000001000000010010000   00XXXX1X TX     ASL ROL
H05: 010010011010010100000   01X11000 T0     CLI SEI
H06: 101001100001010100000   0010X100 T1     BIT
H07: 010001011010010100000   00X11000 T0     CLC SEC
H08: 000000100110000000100   XXX101XX T3     Memory zero page X/Y
H09: 101010000000001000000   X11XXXX1 T1     ADC SBC
H10: 011001100001010100000   0010X100 T0     BIT
H11: 011001011001010100000   00101000 T0     PLP
H12: 000110010101010100010   01000000 T4     RTI
H13: 100110000000101000000   110XXXX1 T1     CMP
H14: 100010101001100100000   11X01100 T1     CPY CPX abs
H15: 100001011001010010000   00X0101X T1     ASL ROL
H16: 100010000101100100000   11X00X00 T1     CPY CPX zpg/immed

K
KX : 000000011001010100000   0XX01000 TX     Not actually line. Controls K09 to except push/pull opcodes --->
K01: 010010011010100100000   11X11000 T0     CLD SED
K02: 000001000000000000000   X0XXXXXX TX     Branch bit 6
K03: 000000101001000000100   XXX011XX T3     Memory absolute
K04: 000000100101000001000   XXX001XX T2     Memory zero page
K05: 000000010100001000001   XXXX00X1 T5     Memory indirect
K06: 0000000010100?0000010   XXX11XXX T4     Memory absolute X/Y (? is actually 0, but strange.. 0XX11XXX T4 if supposed to be vias there)
K07: 000000000000010000000   0XXXXXXX TX     Branch bit 7
K08: 001001011010100100000   10111000 TX     CLV
K09: 000000011000000......   XXXX10X0 TX     All implied, except Push/pull
