# vlsi-exp-6

# SIMULATE AND SYNTHESIS INVERTER USING CADENCE

## AIM:

To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED:

VIVADO 2023.2

## PROCEDURE:

STEP:1 Cadence Virtuoso open procedere
STEP:2 Open MobaXterm
STEP:3 Click on Session (Top left Cornet)
STEP:4 Choose SSH
STEP:5 In Remote Host enter then on Password" Student @Cadence. Saves the.in"
STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is
small)
STEP:7 Create a new folder
STEP:8 Right click on folder window open
STEP:9 Terminal Command window will be opened
STEP:10 In Command window type the following.
->pwod
->tcsh
->Spate â†’SEU Source / Cadence / Install /cshrc
->Welcome to Cadence tools suite"
->Virtuoso.
STEP:11 Analog design window will be opened
STEP:12 Analog design using Virtuoso
STEP:13 In Virtuoso 6.1.8-646
STEP:14 File New library library nanae"
STEP:15 Choose Attach to an existing technology library
STEP:16 Choose the folder where you. need to work
->ok gpak 180 Apply
STEP:17 File cell veew choose library Type coll name
STEP:18 Schematic windere will be opened

## INVERTER:

![image](https://github.com/Gokulnaath03/vlsi-exp-6/assets/167178811/ebcfce6b-519d-4eb8-a613-a9ff2945b639)


## OUTPUT:

![image](https://github.com/Gokulnaath03/vlsi-exp-6/assets/167178811/6bd3b2b5-9f57-4364-a09e-6df812b91a5a)

## NAND:

![image](https://github.com/Gokulnaath03/vlsi-exp-6/assets/167178811/33e767da-38ea-4a1f-98bf-1887c0ffe2ba)


#OUTPUT:

![image](https://github.com/Gokulnaath03/vlsi-exp-6/assets/167178811/982ab706-c6cb-4924-9d18-aa9ff98fd85b)

#NOR:

![image](https://github.com/Gokulnaath03/vlsi-exp-6/assets/167178811/a78a2db7-cddf-41b5-95cf-8dcbee632147)

#OUTPUT:



![image](https://github.com/Gokulnaath03/vlsi-exp-6/assets/167178811/2621f911-fa14-4920-9868-2224d611a4e2)

#RESULT:

The Simulate and Synthesis Inverter using CADENCE is successfully verified.
