[0]: MOV_REG_REG(3) ModRm = c7, SIB = 0:
48 89 c7 

[1]: MOVABS_RAX(10) ModRm = 0, SIB = 0:
48 b8 55b2f34ddc75 

[2]: MEM(2) ModRm = d0, SIB = 0:
ff d0 

[3]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[4]: MOV_REG_REG(3) ModRm = f8, SIB = 0:
48 89 f8 

[5]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[6]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[7]: POP_RBX(1) ModRm = 0, SIB = 0:
5b 

[8]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[9]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 0 

[10]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[11]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[12]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[13]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 82 65 

[14]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[15]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[16]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[17]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[18]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[19]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 86 5e 

[20]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 1b 

[21]: PUSH_RBX(1) ModRm = 0, SIB = 0:
53 

[22]: MOVABS_RDI(10) ModRm = 0, SIB = 0:
48 bf 55b2f34e29e1 

[23]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[24]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[25]: MOVABS_RAX(10) ModRm = 0, SIB = 0:
48 b8 7f484da3f770 

[26]: MEM(2) ModRm = d0, SIB = 0:
ff d0 

[27]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[28]: HLT(1) ModRm = 0, SIB = 0:
f4 

[29]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[30]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[31]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[32]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[33]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[34]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 84 a 

[35]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 6 

[36]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 ffffffe5 

[37]: RET(1) ModRm = 0, SIB = 0:
c3 

[38]: PUSH_RBX(1) ModRm = 0, SIB = 0:
53 

[39]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[40]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[41]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[42]: TWO_BYTE(4) ModRm = fe, SIB = 0:
48 f af fe 

[43]: PUSH_RDI(1) ModRm = 0, SIB = 0:
57 

[44]: POP_RBX(1) ModRm = 0, SIB = 0:
5b 

[45]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[46]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[47]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[48]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[49]: SUB(3) ModRm = f7, SIB = 0:
48 29 f7 

[50]: PUSH_RDI(1) ModRm = 0, SIB = 0:
57 

[51]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[52]: RET(1) ModRm = 0, SIB = 0:
c3 

[53]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 0 

[54]: JMP(5) ModRm = 0, SIB = 0:
e9 ffffffa8 

[55]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[56]: JMP(5) ModRm = 0, SIB = 0:
e9 ffffff9e 

[0]: MOV_REG_REG(3) ModRm = c7, SIB = 0:
48 89 c7 

[1]: MOVABS_RAX(10) ModRm = 0, SIB = 0:
48 b8 55dce1d0bc39 

[2]: MEM(2) ModRm = d0, SIB = 0:
ff d0 

[3]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[4]: MOV_REG_REG(3) ModRm = f8, SIB = 0:
48 89 f8 

[5]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[6]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[7]: POP_RBX(1) ModRm = 0, SIB = 0:
5b 

[8]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[9]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 0 

[10]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[11]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[12]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[13]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 82 65 

[14]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[15]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[16]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[17]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[18]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[19]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 86 5e 

[20]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 1b 

[21]: PUSH_RBX(1) ModRm = 0, SIB = 0:
53 

[22]: MOVABS_RDI(10) ModRm = 0, SIB = 0:
48 bf 55dce1d109b9 

[23]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[24]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[25]: MOVABS_RAX(10) ModRm = 0, SIB = 0:
48 b8 7f8c71d6d770 

[26]: MEM(2) ModRm = d0, SIB = 0:
ff d0 

[27]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[28]: HLT(1) ModRm = 0, SIB = 0:
f4 

[29]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[30]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[31]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[32]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[33]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[34]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 84 a 

[35]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 6 

[36]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 ffffffe5 

[37]: RET(1) ModRm = 0, SIB = 0:
c3 

[38]: PUSH_RBX(1) ModRm = 0, SIB = 0:
53 

[39]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[40]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[41]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[42]: TWO_BYTE(4) ModRm = fe, SIB = 0:
48 f af fe 

[43]: PUSH_RDI(1) ModRm = 0, SIB = 0:
57 

[44]: POP_RBX(1) ModRm = 0, SIB = 0:
5b 

[45]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[46]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[47]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[48]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[49]: SUB(3) ModRm = f7, SIB = 0:
48 29 f7 

[50]: PUSH_RDI(1) ModRm = 0, SIB = 0:
57 

[51]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[52]: RET(1) ModRm = 0, SIB = 0:
c3 

[53]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 0 

[54]: JMP(5) ModRm = 0, SIB = 0:
e9 ffffffa8 

[55]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[56]: JMP(5) ModRm = 0, SIB = 0:
e9 ffffff9e 

[0]: MOV_REG_REG(3) ModRm = c7, SIB = 0:
48 89 c7 

[1]: MOVABS_RAX(10) ModRm = 0, SIB = 0:
48 b8 120c39 

[2]: MEM(2) ModRm = d0, SIB = 0:
ff d0 

[3]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[4]: MOV_REG_REG(3) ModRm = f8, SIB = 0:
48 89 f8 

[5]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[6]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[7]: POP_RBX(1) ModRm = 0, SIB = 0:
5b 

[8]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[9]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 0 

[10]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[11]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[12]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[13]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 82 65 

[14]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[15]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[16]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[17]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[18]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[19]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 86 5e 

[20]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 1b 

[21]: PUSH_RBX(1) ModRm = 0, SIB = 0:
53 

[22]: MOVABS_RDI(10) ModRm = 0, SIB = 0:
48 bf 1259b9 

[23]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[24]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[25]: MOVABS_RAX(10) ModRm = 0, SIB = 0:
48 b8 48c4770 

[26]: MEM(2) ModRm = d0, SIB = 0:
ff d0 

[27]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[28]: HLT(1) ModRm = 0, SIB = 0:
f4 

[29]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[30]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[31]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[32]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[33]: CMP_REG_REG(3) ModRm = f7, SIB = 0:
48 39 f7 

[34]: TWO_BYTE(6) ModRm = 0, SIB = 0:
f 84 a 

[35]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 6 

[36]: CALL_REL(5) ModRm = 0, SIB = 0:
e8 ffffffe5 

[37]: RET(1) ModRm = 0, SIB = 0:
c3 

[38]: PUSH_RBX(1) ModRm = 0, SIB = 0:
53 

[39]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[40]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[41]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[42]: TWO_BYTE(4) ModRm = fe, SIB = 0:
48 f af fe 

[43]: PUSH_RDI(1) ModRm = 0, SIB = 0:
57 

[44]: POP_RBX(1) ModRm = 0, SIB = 0:
5b 

[45]: PUSH_RAX(1) ModRm = 0, SIB = 0:
50 

[46]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[47]: POP_RSI(1) ModRm = 0, SIB = 0:
5e 

[48]: POP_RDI(1) ModRm = 0, SIB = 0:
5f 

[49]: SUB(3) ModRm = f7, SIB = 0:
48 29 f7 

[50]: PUSH_RDI(1) ModRm = 0, SIB = 0:
57 

[51]: POP_RAX(1) ModRm = 0, SIB = 0:
58 

[52]: RET(1) ModRm = 0, SIB = 0:
c3 

[53]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 0 

[54]: JMP(5) ModRm = 0, SIB = 0:
e9 ffffffa8 

[55]: PUSH_CNST(5) ModRm = 0, SIB = 0:
68 1 

[56]: JMP(5) ModRm = 0, SIB = 0:
e9 ffffff9e 

