                System Verilog Parser                     
                Ver : v0.1.01

[ERR ::SYNTAX] : Line# 4, Col# 17: syntax error ...
//# File = "negReg-0.sv"
module M; 
endmodule

Compilation complete with 0 warnings and 1 errors.
