$date
	Wed Dec  2 11:50:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_custom_gate_1 $end
$var wire 1 ! f $end
$var reg 3 " abc [2:0] $end
$scope module gate_1 $end
$var wire 3 # ABC [2:0] $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#1
1!
b1 "
b1 #
#2
0!
b10 "
b10 #
#3
1!
b11 "
b11 #
#4
b100 "
b100 #
#5
0!
b101 "
b101 #
#6
1!
b110 "
b110 #
#7
0!
b111 "
b111 #
