{"Source Block": ["oh/mio/hdl/mio_regs.v@163:177@HdlStmProcess", "   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n   //# RX DESTINATION ADDR (DMODE)\n   //################################ \n   always @ (posedge clk)\n     if(addr0_write)\n       addr_reg[31:0]  <= data_in[31:0];\n     else if(addr1_write)\n       addr_reg[63:32] <= data_in[31:0];\n   \n   assign dstaddr[AW-1:0] = addr_reg[AW-1:0];\n   \nendmodule // io_cfg\n// Local Variables:\n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@169:179", "     if(addr0_write)\n       addr_reg[31:0]  <= data_in[31:0];\n     else if(addr1_write)\n       addr_reg[63:32] <= data_in[31:0];\n   \n   assign dstaddr[AW-1:0] = addr_reg[AW-1:0];\n   \nendmodule // io_cfg\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../../oh/emesh/hdl\" \"../../../oh/common/hdl\") \n// End:\n"]], "Diff Content": {"Delete": [], "Add": [[172, "     else\n"], [172, "       addr_reg[63:0] <= addr_reg[63:0] + addrincr[3:0];\n"]]}}