
---------- Begin Simulation Statistics ----------
final_tick                               1169871329000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209204                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   209815                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6887.67                       # Real time elapsed on the host
host_tick_rate                              169850128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440930699                       # Number of instructions simulated
sim_ops                                    1445135707                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.169871                       # Number of seconds simulated
sim_ticks                                1169871329000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.061790                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171398803                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           199157841                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18917323                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        265258036                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23430562                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24229503                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          798941                       # Number of indirect misses.
system.cpu0.branchPred.lookups              337159522                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2147607                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050473                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11142563                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313656159                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40361451                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      100179957                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518730                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572500                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2116944579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.591216                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.403297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1530332416     72.29%     72.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    352582453     16.66%     88.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77569190      3.66%     92.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76443825      3.61%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23053784      1.09%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5384595      0.25%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6027582      0.28%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5189283      0.25%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40361451      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2116944579                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24113369                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818579                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388699539                       # Number of loads committed
system.cpu0.commit.membars                    2104088                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104097      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699529457     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831910      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389750000     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146257132     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572500                       # Class of committed instruction
system.cpu0.commit.refs                     536007167                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518730                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572500                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.863945                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.863945                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            286107518                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7797112                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           170003315                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1377276339                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               849921636                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                985053297                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11157206                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14953358                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5969623                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  337159522                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                252054981                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1279871477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4017322                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1408295876                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          157                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37863980                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144648                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         839405434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         194829365                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.604186                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2138209280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.659640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.868687                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1108108940     51.82%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               779377279     36.45%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156087351      7.30%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                74458841      3.48%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10202625      0.48%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7250345      0.34%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  615884      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101707      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6308      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2138209280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      192688828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11212789                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               326229539                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.574325                       # Inst execution rate
system.cpu0.iew.exec_refs                   590705142                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 158254028                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              217537952                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            432762734                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1580598                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7481749                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           159786950                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1351717944                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            432451114                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3561899                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1338693207                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1193289                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8368951                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11157206                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10817539                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       390611                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27449894                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        22005                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13543                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6777300                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44063195                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12479322                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13543                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       406803                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10805986                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                571557441                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1327031539                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854470                       # average fanout of values written-back
system.cpu0.iew.wb_producers                488378784                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.569322                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1327106145                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1637984500                       # number of integer regfile reads
system.cpu0.int_regfile_writes              852794672                       # number of integer regfile writes
system.cpu0.ipc                              0.536497                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.536497                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106170      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            734799949     54.74%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834402      0.88%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100443      0.16%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434145187     32.34%     88.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157268889     11.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1342255107                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1856737                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001383                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 381255     20.53%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1196577     64.45%     84.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               278902     15.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1342005604                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4824709707                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1327031472                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1451876597                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1346985712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1342255107                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4732232                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      100145440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           133614                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1571540                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24170221                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2138209280                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.627747                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.810144                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1150461061     53.80%     53.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          702598933     32.86%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          234533791     10.97%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38394379      1.80%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7665183      0.36%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3219929      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             845180      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             352594      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             138230      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2138209280                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.575853                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13529277                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2121928                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           432762734                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          159786950                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2090                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2330898108                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8845875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              236417676                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800542506                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7206509                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               866023686                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13113441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9143                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1673009556                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1368105818                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          886530525                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                973632419                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29148738                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11157206                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50583995                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                85988014                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1673009500                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        394298                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6297                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18726881                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6294                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3428309169                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2724790680                       # The number of ROB writes
system.cpu0.timesIdled                       24528854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2046                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.461742                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12869584                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14548192                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2225890                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19817795                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            666351                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         778266                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          111915                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22976099                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41442                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050182                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1580358                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227127                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2370251                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15515162                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67671407                       # Number of instructions committed
system.cpu1.commit.committedOps              68721789                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306059773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224537                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.960406                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    278508166     91.00%     91.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13513196      4.42%     95.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4716023      1.54%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4065121      1.33%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1226581      0.40%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       460281      0.15%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       989631      0.32%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       210523      0.07%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2370251      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306059773                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074613                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65706542                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750668                       # Number of loads committed
system.cpu1.commit.membars                    2100469                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100469      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43596766     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17800850     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223560      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68721789                       # Class of committed instruction
system.cpu1.commit.refs                      23024422                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67671407                       # Number of Instructions Simulated
system.cpu1.committedOps                     68721789                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.586291                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.586291                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            244304800                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               675171                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12015839                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              90451485                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17779887                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42892718                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1581916                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1407520                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2518343                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22976099                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15084316                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289589791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               257516                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      97802495                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4454896                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074030                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17260424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13535935                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.315125                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309077664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321789                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               247324543     80.02%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38614047     12.49%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12873919      4.17%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7670748      2.48%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1544533      0.50%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  394827      0.13%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  654056      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     829      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     162      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309077664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1283109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1650514                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18337295                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249401                       # Inst execution rate
system.cpu1.iew.exec_refs                    25910642                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6605075                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203389212                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20928484                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1271066                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1692154                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7315657                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84213669                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19305567                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1269185                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77404333                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                862775                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4045087                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1581916                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6155602                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        99160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          719328                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        19254                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2411                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11118                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4177816                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1041903                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2411                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       577616                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1072898                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44832206                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76278182                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829121                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37171324                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245773                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76329290                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98578284                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50961927                       # number of integer regfile writes
system.cpu1.ipc                              0.218041                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218041                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100667      2.67%      2.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50288819     63.92%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20666467     26.27%     92.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5617412      7.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78673518                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1633983                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020769                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 403959     24.72%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                967871     59.23%     83.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               262150     16.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              78206819                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         468216648                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76278170                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99707103                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  80419625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78673518                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3794044                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15491879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           157992                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        642778                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8295648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309077664                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.254543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.741526                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262024157     84.78%     84.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28717893      9.29%     94.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11281083      3.65%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3537989      1.14%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2072237      0.67%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             606289      0.20%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             510435      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             224159      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             103422      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309077664                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.253491                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8685494                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1021888                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20928484                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7315657                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       310360773                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2029374665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              215859758                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45683158                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6306519                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20152342                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2334846                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21885                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            111962820                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              88015601                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58853231                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 42259479                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20331629                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1581916                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29196449                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13170073                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       111962808                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27720                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               788                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14202221                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           779                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387925433                       # The number of ROB reads
system.cpu1.rob.rob_writes                  171499670                       # The number of ROB writes
system.cpu1.timesIdled                          41224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.180680                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13897780                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15941353                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2693783                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         20886473                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            615375                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         633241                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           17866                       # Number of indirect misses.
system.cpu2.branchPred.lookups               24156837                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30767                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050235                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1719623                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103538                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2171546                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151425                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       27337571                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64196017                       # Number of instructions committed
system.cpu2.commit.committedOps              65246467                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    288374121                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.226256                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.963653                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262391350     90.99%     90.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     12556829      4.35%     95.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4483488      1.55%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3979208      1.38%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1046501      0.36%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       439739      0.15%     98.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1110249      0.39%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       195211      0.07%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2171546      0.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    288374121                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013718                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62346462                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862976                       # Number of loads committed
system.cpu2.commit.membars                    2100537                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100537      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41200979     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913211     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031596      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65246467                       # Class of committed instruction
system.cpu2.commit.refs                      21944819                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64196017                       # Number of Instructions Simulated
system.cpu2.committedOps                     65246467                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.581215                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.581215                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            223542859                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               998926                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12912465                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              99810730                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                18866331                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 46112061                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1721062                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              3084821                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2813861                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   24156837                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 16190368                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    271634883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               454302                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     111194899                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5390444                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.082139                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          18726019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14513155                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.378091                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         293056174                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.390563                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.867084                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               224509754     76.61%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                40965443     13.98%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15970429      5.45%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8054327      2.75%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1557802      0.53%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  835139      0.28%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1162320      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     792      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     168      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293056174                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1039580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1782591                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18272300                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.256976                       # Inst execution rate
system.cpu2.iew.exec_refs                    24641829                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6397950                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              182425055                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             23574861                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2063236                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1235757                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8737407                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           92562970                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18243879                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1156013                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             75575545                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1237235                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3978551                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1721062                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6482385                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          629261                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17652                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2160                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13709                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      7711885                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2655564                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2160                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       361282                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1421309                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 44422259                       # num instructions consuming a value
system.cpu2.iew.wb_count                     74533232                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.814105                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 36164391                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.253432                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      74582654                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                96675096                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49459425                       # number of integer regfile writes
system.cpu2.ipc                              0.218283                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218283                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100762      2.74%      2.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             49643728     64.70%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19570412     25.51%     92.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5416510      7.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              76731558                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1585950                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020669                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 395417     24.93%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                939721     59.25%     84.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               250809     15.81%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              76216731                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         448248816                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     74533220                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        119880898                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  86374544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 76731558                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6188426                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       27316502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           143603                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3037001                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     18250619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    293056174                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.261832                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.747397                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246805557     84.22%     84.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28687757      9.79%     94.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10559164      3.60%     97.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3622599      1.24%     98.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2042492      0.70%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             542690      0.19%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             487615      0.17%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             217832      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              90468      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293056174                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.260907                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12346866                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1918620                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            23574861                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8737407                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu2.numCycles                       294095754                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2045640784                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              195462739                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43497603                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5986078                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                21779099                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2279802                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                25877                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            121188598                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              96128580                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           64114069                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 45030889                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20261534                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1721062                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29040527                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20616466                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       121188586                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21858                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12909005                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   378785482                       # The number of ROB reads
system.cpu2.rob.rob_writes                  189856564                       # The number of ROB writes
system.cpu2.timesIdled                          42593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.748881                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10206200                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11246640                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1327212                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15153033                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514791                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         530499                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           15708                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17402354                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19111                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050208                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           940674                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569253                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2115739                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8730246                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58544545                       # Number of instructions committed
system.cpu3.commit.committedOps              59594951                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    260301156                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228946                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.983273                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237048080     91.07%     91.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11259769      4.33%     95.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3895103      1.50%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3436871      1.32%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       873575      0.34%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       397040      0.15%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1095902      0.42%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       179077      0.07%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2115739      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    260301156                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865484                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56843638                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731999                       # Number of loads committed
system.cpu3.commit.membars                    2100486                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100486      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37248769     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782207     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463345      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59594951                       # Class of committed instruction
system.cpu3.commit.refs                      20245564                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58544545                       # Number of Instructions Simulated
system.cpu3.committedOps                     59594951                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.488109                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.488109                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            214837665                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               406489                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9681907                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71462046                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12585386                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 30999989                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                941758                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               999429                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2647283                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17402354                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11240836                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    248089689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               136371                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      74371678                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2656592                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.066231                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12594095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10720991                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.283046                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         262012081                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.287861                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.715780                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               214053684     81.70%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30434132     11.62%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9812449      3.75%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5967919      2.28%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1404373      0.54%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  195017      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  144058      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     301      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           262012081                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         742241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              993727                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14899683                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.250465                       # Inst execution rate
system.cpu3.iew.exec_refs                    22502376                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5720795                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              172712328                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16875501                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051084                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           917735                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5930200                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68307386                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16781581                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           899240                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65810657                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                879097                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4049466                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                941758                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6177626                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        94751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          523517                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15100                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1336                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11634                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2143502                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       416635                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1336                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       255721                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        738006                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39320770                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64914175                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.833140                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32759691                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.247053                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64957235                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83497222                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43791538                       # number of integer regfile writes
system.cpu3.ipc                              0.222811                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.222811                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100716      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41845644     62.73%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18045004     27.05%     92.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4718385      7.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66709897                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1573668                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023590                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 391511     24.88%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                932667     59.27%     84.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               249487     15.85%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66182834                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         397140107                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64914163                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77020762                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65155715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66709897                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151671                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8712434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           134591                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3707595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    262012081                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.254606                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.751610                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222602485     84.96%     84.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24124816      9.21%     94.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9019554      3.44%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2967023      1.13%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2000109      0.76%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             531338      0.20%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             465064      0.18%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             216142      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              85550      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      262012081                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.253887                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6888887                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          719393                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16875501                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5930200                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    230                       # number of misc regfile reads
system.cpu3.numCycles                       262754322                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2076981033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              186619415                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39880652                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7293046                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14319431                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2085699                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                22142                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89640702                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70398257                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47330537                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31097095                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19211148                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                941758                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29007499                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7449885                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89640690                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26883                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               857                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15348478                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           855                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   326509314                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138365770                       # The number of ROB writes
system.cpu3.timesIdled                          31612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6521308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12936943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       957936                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105245                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     75274413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7157139                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    151438826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7262384                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2817085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3840784                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2574752                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1029                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            564                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3702666                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3702620                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2817085                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19456641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19456641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    663071296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               663071296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1455                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6521400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6521400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6521400                       # Request fanout histogram
system.membus.respLayer1.occupancy        35090745750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30053741259                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7355551464.028777                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   48394173812.541008                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            1      0.72%      0.72% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     96.40%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 501673906000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147449675500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1022421653500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     16133716                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16133716                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     16133716                       # number of overall hits
system.cpu2.icache.overall_hits::total       16133716                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        56652                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         56652                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        56652                       # number of overall misses
system.cpu2.icache.overall_misses::total        56652                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1356273999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1356273999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1356273999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1356273999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     16190368                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16190368                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     16190368                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16190368                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003499                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003499                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003499                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003499                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23940.443391                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23940.443391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23940.443391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23940.443391                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          329                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    82.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        50436                       # number of writebacks
system.cpu2.icache.writebacks::total            50436                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6184                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6184                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6184                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6184                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        50468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        50468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        50468                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        50468                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1168549000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1168549000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1168549000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1168549000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003117                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003117                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23154.256162                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23154.256162                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23154.256162                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23154.256162                       # average overall mshr miss latency
system.cpu2.icache.replacements                 50436                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     16133716                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16133716                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        56652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        56652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1356273999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1356273999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     16190368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16190368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23940.443391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23940.443391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6184                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6184                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        50468                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        50468                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1168549000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1168549000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23154.256162                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23154.256162                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.135285                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15161107                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            50436                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           300.600900                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401883000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.135285                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972978                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972978                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         32431204                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        32431204                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17020525                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17020525                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17020525                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17020525                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5211556                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5211556                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5211556                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5211556                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 641257069800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 641257069800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 641257069800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 641257069800                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22232081                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22232081                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22232081                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22232081                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.234416                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.234416                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.234416                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.234416                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 123045.222924                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123045.222924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 123045.222924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123045.222924                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9532910                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       179681                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           103548                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2236                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    92.062715                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.358229                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1458846                       # number of writebacks
system.cpu2.dcache.writebacks::total          1458846                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4166780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4166780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4166780                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4166780                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1044776                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1044776                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1044776                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1044776                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119205326097                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119205326097                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119205326097                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119205326097                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046994                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046994                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046994                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046994                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114096.539447                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114096.539447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114096.539447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114096.539447                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1458846                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14221638                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14221638                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2979263                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2979263                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 298310435500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 298310435500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17200901                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17200901                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.173204                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.173204                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100128.936418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100128.936418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2394519                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2394519                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       584744                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       584744                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60840677000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60840677000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104046.688807                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104046.688807                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2798887                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2798887                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2232293                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2232293                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 342946634300                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 342946634300                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031180                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031180                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.443692                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.443692                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 153629.758414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 153629.758414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1772261                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1772261                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       460032                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       460032                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58364649097                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58364649097                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091436                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091436                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126870.846152                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126870.846152                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3983500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3983500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.392793                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.392793                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18272.935780                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18272.935780                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          134                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.151351                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.151351                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6202.380952                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6202.380952                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       838000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       838000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.432432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.432432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5237.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5237.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.410811                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.410811                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4657.894737                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4657.894737                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       163500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       163500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       141500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       141500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634300                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634300                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415935                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415935                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46854349500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46854349500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.396040                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.396040                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112648.249125                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112648.249125                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415935                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415935                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46438414500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46438414500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.396040                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.396040                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111648.249125                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111648.249125                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.799287                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19115202                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1460513                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.088005                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401894500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.799287                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.868728                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.868728                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48027026                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48027026                       # Number of data accesses
system.cpu3.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7985269084.615385                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   50012401048.811615                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 501673981000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   131786348000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1038084981000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11200587                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11200587                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11200587                       # number of overall hits
system.cpu3.icache.overall_hits::total       11200587                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        40249                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         40249                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        40249                       # number of overall misses
system.cpu3.icache.overall_misses::total        40249                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    944778500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    944778500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    944778500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    944778500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11240836                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11240836                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11240836                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11240836                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003581                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003581                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003581                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003581                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23473.340953                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23473.340953                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23473.340953                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23473.340953                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          165                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36582                       # number of writebacks
system.cpu3.icache.writebacks::total            36582                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3635                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3635                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3635                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3635                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36614                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36614                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36614                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36614                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    844187000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    844187000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    844187000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    844187000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003257                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003257                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003257                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003257                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23056.399192                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23056.399192                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23056.399192                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23056.399192                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36582                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11200587                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11200587                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        40249                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        40249                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    944778500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    944778500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11240836                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11240836                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23473.340953                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23473.340953                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3635                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3635                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36614                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36614                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    844187000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    844187000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003257                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003257                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23056.399192                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23056.399192                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.135131                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10193699                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36582                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           278.653409                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        409267000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.135131                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972973                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972973                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22518286                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22518286                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15240753                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15240753                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15240753                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15240753                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5074435                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5074435                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5074435                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5074435                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 616737672649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 616737672649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 616737672649                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 616737672649                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20315188                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20315188                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20315188                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20315188                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.249785                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.249785                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.249785                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.249785                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 121538.195415                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121538.195415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 121538.195415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121538.195415                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9469804                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       187000                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            98938                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2320                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    95.714528                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.603448                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1329895                       # number of writebacks
system.cpu3.dcache.writebacks::total          1329895                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4102573                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4102573                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4102573                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4102573                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       971862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       971862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       971862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       971862                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 111685539505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 111685539505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 111685539505                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 111685539505                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047839                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047839                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047839                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047839                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114919.134100                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114919.134100                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114919.134100                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114919.134100                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1329895                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12920652                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12920652                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2931609                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2931609                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 292420119000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 292420119000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15852261                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15852261                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.184933                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.184933                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99747.312483                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99747.312483                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2376898                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2376898                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       554711                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       554711                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  58576913000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58576913000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034993                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034993                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105598.974962                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105598.974962                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2320101                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2320101                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2142826                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2142826                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 324317553649                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 324317553649                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462927                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462927                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.480139                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.480139                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 151350.391329                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 151350.391329                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1725675                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1725675                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       417151                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       417151                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53108626505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53108626505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093470                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093470                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127312.715312                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127312.715312                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4402500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4402500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.377289                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.377289                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21371.359223                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21371.359223                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       422000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       422000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111722                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111722                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6918.032787                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6918.032787                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1128500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1128500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435443                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435443                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6561.046512                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6561.046512                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       986500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       986500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.425316                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.425316                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5872.023810                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5872.023810                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       269000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       269000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       690519                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         690519                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359689                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359689                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39581010000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39581010000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050208                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050208                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.342493                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.342493                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110042.314333                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110042.314333                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359689                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359689                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39221321000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39221321000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.342493                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.342493                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109042.314333                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109042.314333                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.075070                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17263060                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1331338                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.966700                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        409278500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.075070                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.846096                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.846096                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44064037                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44064037                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       294863000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   533957443.605628                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1681921000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1165448384000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4422945000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    219386636                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       219386636                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    219386636                       # number of overall hits
system.cpu0.icache.overall_hits::total      219386636                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32668345                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32668345                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32668345                       # number of overall misses
system.cpu0.icache.overall_misses::total     32668345                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 442184684496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 442184684496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 442184684496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 442184684496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    252054981                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    252054981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    252054981                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    252054981                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.129608                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.129608                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.129608                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.129608                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13535.570427                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13535.570427                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13535.570427                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13535.570427                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3768                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          312                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          156                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30565412                       # number of writebacks
system.cpu0.icache.writebacks::total         30565412                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2102899                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2102899                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2102899                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2102899                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30565446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30565446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30565446                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30565446                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 392004417998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 392004417998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 392004417998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 392004417998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.121265                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.121265                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.121265                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.121265                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12825.084182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12825.084182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12825.084182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12825.084182                       # average overall mshr miss latency
system.cpu0.icache.replacements              30565412                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    219386636                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      219386636                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32668345                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32668345                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 442184684496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 442184684496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    252054981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    252054981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.129608                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.129608                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13535.570427                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13535.570427                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2102899                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2102899                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30565446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30565446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 392004417998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 392004417998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.121265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.121265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12825.084182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12825.084182                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999948                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          249951811                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30565412                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.177603                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999948                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        534675406                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       534675406                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481799472                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481799472                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481799472                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481799472                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     61169436                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      61169436                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     61169436                       # number of overall misses
system.cpu0.dcache.overall_misses::total     61169436                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1823344698956                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1823344698956                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1823344698956                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1823344698956                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    542968908                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    542968908                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    542968908                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    542968908                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.112657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.112657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.112657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.112657                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29808.100551                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29808.100551                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29808.100551                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29808.100551                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24337325                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       216413                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           469736                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2505                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.810645                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.392415                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     40682069                       # number of writebacks
system.cpu0.dcache.writebacks::total         40682069                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20953220                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20953220                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20953220                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20953220                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     40216216                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     40216216                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     40216216                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     40216216                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 730570778986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 730570778986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 730570778986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 730570778986                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074067                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074067                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074067                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074067                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18166.074575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18166.074575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18166.074575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18166.074575                       # average overall mshr miss latency
system.cpu0.dcache.replacements              40682069                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349326814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349326814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     47389015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     47389015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1130546960000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1130546960000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    396715829                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    396715829                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23856.730510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23856.730510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12432208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12432208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34956807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34956807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 545896381000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 545896381000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15616.311324                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15616.311324                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132472658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132472658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13780421                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13780421                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 692797738956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 692797738956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146253079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146253079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50274.061943                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50274.061943                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8521012                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8521012                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5259409                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5259409                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 184674397986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 184674397986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35113.146360                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35113.146360                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2312                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2312                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1849                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1849                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    128603000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    128603000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444364                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444364                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69552.731206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69552.731206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38604.166667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38604.166667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3888                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3888                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1083500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1083500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4075                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4075                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045890                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045890                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5794.117647                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5794.117647                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          185                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          185                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       899500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       899500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045399                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045399                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4862.162162                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4862.162162                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       583283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         583283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       467190                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       467190                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52888580999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52888580999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050473                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050473                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.444743                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.444743                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113205.721439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113205.721439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       467190                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       467190                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52421390999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52421390999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.444743                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.444743                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112205.721439                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112205.721439                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994451                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          523071140                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         40683081                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.857216                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994451                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1128738347                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1128738347                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30412207                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38024071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               42195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              222437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               44254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              213780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               32130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              199355                       # number of demand (read+write) hits
system.l2.demand_hits::total                 69190429                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30412207                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38024071                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              42195                       # number of overall hits
system.l2.overall_hits::.cpu1.data             222437                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              44254                       # number of overall hits
system.l2.overall_hits::.cpu2.data             213780                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              32130                       # number of overall hits
system.l2.overall_hits::.cpu3.data             199355                       # number of overall hits
system.l2.overall_hits::total                69190429                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            153238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2657530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1319454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1245195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1130611                       # number of demand (read+write) misses
system.l2.demand_misses::total                6525078                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           153238                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2657530                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8352                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1319454                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6214                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1245195                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4484                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1130611                       # number of overall misses
system.l2.overall_misses::total               6525078                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12945274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 277776498994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    784288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 168127131496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    582730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 160090505496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    417080500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 145773576998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     766497085984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12945274000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 277776498994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    784288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 168127131496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    582730500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 160090505496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    417080500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 145773576998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    766497085984                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30565445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        40681601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           50547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1541891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           50468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1458975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1329966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             75715507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30565445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       40681601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          50547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1541891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          50468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1458975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1329966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            75715507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.165232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.123128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.853472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.122467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.850105                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.165232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.123128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.853472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.122467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.850105                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84478.223417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104524.313552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93904.214559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127421.745279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93777.035726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128566.614463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93015.276539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128933.450142                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117469.413543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84478.223417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104524.313552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93904.214559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127421.745279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93777.035726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128566.614463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93015.276539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128933.450142                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117469.413543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3840784                       # number of writebacks
system.l2.writebacks::total                   3840784                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            672                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            902                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            715                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            915                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            582                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5372                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           672                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           902                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           715                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           915                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           582                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5372                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       152906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2657119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1318552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1244280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1129768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6519706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       152906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2657119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1318552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1244280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1129768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6519706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11396484001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 251179551994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    663121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154882783496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    479811500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147586086996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    339225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134421811498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 700948875485                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11396484001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 251179551994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    663121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154882783496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    479811500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147586086996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    339225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134421811498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 700948875485                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.151938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.108960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.852845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.106571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.849471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.151938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.108960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.852845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.106571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.849471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086108                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74532.614816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94530.787667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86343.880208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117464.296817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87254.318967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118611.636445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86936.186571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118981.783426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107512.344189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74532.614816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94530.787667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86343.880208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117464.296817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87254.318967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118611.636445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86936.186571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118981.783426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107512.344189                       # average overall mshr miss latency
system.l2.replacements                       13673728                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10740147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10740147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10740147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10740147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64471254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64471254                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64471254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64471254                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   87                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                139                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.936364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.304348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.297297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.615044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14092.233010                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10442.446043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2085500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       279000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       221500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       221500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2807500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.936364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.304348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.297297                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.615044                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20247.572816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20197.841727                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.326087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.411765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.419355                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.416667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       210000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       146000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       257500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       915500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.326087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.411765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.419355                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20344.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4364977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            79333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            80222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            80126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4604658                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1360415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         794583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         695850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3702620                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 150432188995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108203787997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102056028996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  89768921999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  450460927987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5725392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       931105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       874805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       775976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8307278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.237611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.908297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.896742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110578.161072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127033.746116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128439.733792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129006.139253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121660.048287                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1360415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       851772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       794583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       695850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3702620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 136828038995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99686067997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94110198996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82810421999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 413434727987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.237611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.914797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.908297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.896742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100578.161072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117033.746116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118439.733792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119006.139253                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111660.048287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30412207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         42195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         44254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         32130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30530786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       153238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           172288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12945274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    784288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    582730500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    417080500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14729373000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30565445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        50547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        50468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30703074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.165232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.123128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.122467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84478.223417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93904.214559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93777.035726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93015.276539                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85492.738902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          332                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          672                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          715                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          582                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2301                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       152906                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       169987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11396484001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    663121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    479811500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    339225000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12878641501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.151938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.108960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.106571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74532.614816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86343.880208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87254.318967                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86936.186571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75762.508315                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33659094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       143104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       133558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       119229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34054985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1297115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       467682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       450612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       434761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2650170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 127344309999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59923343499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58034476500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56004654999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 301306784997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34956209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       610786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       584170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       553990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36705155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.765705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.771371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.784781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98175.034595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128128.393864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128790.348459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128817.108708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113693.380046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          411                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          915                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          843                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1296704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       466780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       449697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       433918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2647099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 114351512999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55196715499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53475888000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51611389499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 274635505997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.764228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.769805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.783260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88186.288466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118249.958222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118915.376353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118942.725351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103749.616466                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            57                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.976744                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982456                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       826000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       158000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        80499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1102999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.976744                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982456                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20124.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19696.410714                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999917                       # Cycle average of tags in use
system.l2.tags.total_refs                   150921539                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13673729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.037336                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.361073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.738692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.478166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.240286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.116208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.011054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.016303                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.444971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1221092193                       # Number of tag accesses
system.l2.tags.data_accesses               1221092193                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9785920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     170055616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        491520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84387328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79633920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        249728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72305152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          417261120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9785920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       491520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       351936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       249728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10879104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245810176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245810176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         152905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2657119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1318552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1244280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1129768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6519705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3840784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3840784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8364954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145362667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           420149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         72133854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           300833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68070666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           213466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         61806072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             356672661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8364954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       420149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       300833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       213466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9299402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210117275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210117275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210117275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8364954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145362667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          420149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        72133854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          300833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68070666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          213466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        61806072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566789936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    152905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2535236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1314916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1240199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1125436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004164900750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12898570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508530                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6519705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3840784                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6519705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3840784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133932                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                117246                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            348914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            352465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            384051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            608137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            704867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            384562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            371044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            353644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            421116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            344905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           358296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           343213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           359820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           348638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           352977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           349124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            234977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            229486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232340                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 310121623750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31928865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            429854867500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48564.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67314.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2369061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1620613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6519705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3840784                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2121676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1550449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1041518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  517071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  190380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  151852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  159673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  169244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  160542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  128085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  77504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  44570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 194137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 233388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 237561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 241378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 245269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 242023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 239124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 230492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  24546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  19639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  22732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6119602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    105.724742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.028953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.420118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4793309     78.33%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1005055     16.42%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93260      1.52%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46304      0.76%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31606      0.52%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23171      0.38%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16416      0.27%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12347      0.20%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        98134      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6119602                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.688467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.648053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.766289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230622    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.572331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215204     93.31%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1336      0.58%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11167      4.84%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2149      0.93%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              567      0.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              146      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               45      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230627                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              408689472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8571648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238304832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               417261120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245810176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       349.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    356.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1169871239500                       # Total gap between requests
system.mem_ctrls.avgGap                     112916.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9785920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    162255104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       491520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84154624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       351936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79372736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       249728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     72027904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238304832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8364954.125651540235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 138694829.061837792397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 420148.770053326094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71934940.120239496231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 300833.084182713588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67847406.832208976150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 213466.211034906039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 61569082.184080094099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203701745.732756555080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       152905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2657119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1318552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1244280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1129768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3840784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5075772000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 141515593500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    339012250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99732802500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    247466250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95551556250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    174390000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  87218274750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28317972835500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33195.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53259.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44142.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75638.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45002.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76792.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44692.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77200.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7372966.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21055652940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11191333560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20549555460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9727621380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92348430720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     216110159100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     267243088320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       638225841480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.552169                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 691807600500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39064480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 438999248500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22638376740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12032556030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25044863760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9709116480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92348430720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     449254892460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70910681280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       681938917470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.917882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 179473141250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39064480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 951333707750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8595734741.525423                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   52454426494.663345                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501673781500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155574629500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1014296699500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15025790                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15025790                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15025790                       # number of overall hits
system.cpu1.icache.overall_hits::total       15025790                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        58526                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         58526                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        58526                       # number of overall misses
system.cpu1.icache.overall_misses::total        58526                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1598646000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1598646000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1598646000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1598646000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15084316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15084316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15084316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15084316                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003880                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003880                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003880                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003880                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27315.141988                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27315.141988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27315.141988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27315.141988                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          296                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        50515                       # number of writebacks
system.cpu1.icache.writebacks::total            50515                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7979                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7979                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7979                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7979                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        50547                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        50547                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        50547                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        50547                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1346618000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1346618000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1346618000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1346618000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003351                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003351                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003351                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003351                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26640.908461                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26640.908461                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26640.908461                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26640.908461                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50515                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15025790                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15025790                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        58526                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        58526                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1598646000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1598646000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15084316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15084316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27315.141988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27315.141988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7979                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7979                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        50547                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        50547                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1346618000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1346618000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003351                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003351                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26640.908461                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26640.908461                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.135461                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14066279                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50515                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           278.457468                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        394316000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.135461                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30219179                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30219179                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17994957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17994957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17994957                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17994957                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5391618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5391618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5391618                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5391618                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 658742780512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 658742780512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 658742780512                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 658742780512                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23386575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23386575                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23386575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23386575                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.230543                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.230543                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.230543                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.230543                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 122179.052839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122179.052839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 122179.052839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122179.052839                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9695367                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       171027                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           104175                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2180                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    93.068078                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.452752                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1541716                       # number of writebacks
system.cpu1.dcache.writebacks::total          1541716                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4295563                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4295563                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4295563                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4295563                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1096055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1096055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1096055                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1096055                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 123662824969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 123662824969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 123662824969                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 123662824969                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046867                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046867                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046867                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046867                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112825.382822                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112825.382822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112825.382822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112825.382822                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1541716                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15081129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15081129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3082291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3082291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 308944742000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 308944742000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18163420                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18163420                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100232.178597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100232.178597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2470900                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2470900                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611391                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611391                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62902126500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62902126500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102883.631751                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102883.631751                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2913828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2913828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2309327                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2309327                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 349798038512                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 349798038512                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 151471.852411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 151471.852411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1824663                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1824663                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60760698469                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60760698469                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092791                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092791                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125366.642600                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125366.642600                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          190                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4971500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4971500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.375494                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.375494                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26165.789474                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26165.789474                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       340500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       340500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102767                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102767                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6548.076923                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6548.076923                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          189                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1434000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1434000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.488372                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.488372                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7587.301587                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7587.301587                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1263000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1263000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.478036                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.478036                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6827.027027                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6827.027027                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       196500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       196500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       602562                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         602562                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       447620                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       447620                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50722814500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50722814500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050182                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050182                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426231                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426231                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113316.684911                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113316.684911                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       447619                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       447619                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50275194500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50275194500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426230                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426230                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112316.935832                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112316.935832                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.893953                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20140882                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1543471                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.049084                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        394327500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.893953                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50418800                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50418800                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1169871329000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67410887                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14580931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64975322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9832944                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1116                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           627                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1743                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8310585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8310585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30703074                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36707815                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           57                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           57                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91696301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    122047453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       151609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4627619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       151372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4378824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       109810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3991715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             227154703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3912374784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5207274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6467968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197350784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6457856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    186740480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4684544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170231104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9691582400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13681167                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246196096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         89397084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.098880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81617956     91.30%     91.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7226608      8.08%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 122466      0.14%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 352202      0.39%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  77852      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89397084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       151434900962                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2192798846                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          76146489                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1998958483                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          55291640                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61028002718                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45850418959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2317330634                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          76268476                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3056027573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741384                       # Number of bytes of host memory used
host_op_rate                                   139412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35549.30                       # Real time elapsed on the host
host_tick_rate                               53057472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4950593142                       # Number of instructions simulated
sim_ops                                    4955989782                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.886156                       # Number of seconds simulated
sim_ticks                                1886156244500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.459070                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              206499729                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207622824                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25670371                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        250686707                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            523179                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         536279                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13100                       # Number of indirect misses.
system.cpu0.branchPred.lookups              266971094                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8542                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        299696                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         25658442                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 112913637                       # Number of branches committed
system.cpu0.commit.bw_lim_events             50303177                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         904777                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      559666537                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           884125090                       # Number of instructions committed
system.cpu0.commit.committedOps             884424565                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3670011575                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.240987                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.167514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3436551541     93.64%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     83003422      2.26%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     30881925      0.84%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17401354      0.47%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14618386      0.40%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9307070      0.25%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     15593979      0.42%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12350721      0.34%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     50303177      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3670011575                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 334737709                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              948654                       # Number of function calls committed.
system.cpu0.commit.int_insts                704976464                       # Number of committed integer instructions.
system.cpu0.commit.loads                    223536682                       # Number of loads committed
system.cpu0.commit.membars                     597207                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       597786      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       408723777     46.21%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7831      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     103365001     11.69%     57.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      56563153      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     13510784      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      18742289      2.12%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     18909930      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      139547133     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        809339      0.09%     86.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     84289245      9.53%     95.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     39356745      4.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        884424565                       # Class of committed instruction
system.cpu0.commit.refs                     264002462                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  884125090                       # Number of Instructions Simulated
system.cpu0.committedOps                    884424565                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.263371                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.263371                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3040772076                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                12115                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           164544105                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1647698025                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               147271173                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                479766539                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28504701                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                20789                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             63456154                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  266971094                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                138605017                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3582584175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2433551                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2036973954                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          480                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               57033388                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.070827                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         148668984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         207022908                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.540404                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3759770643                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.541926                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.214292                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2681218772     71.31%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               740501775     19.70%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                64495496      1.72%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               155995270      4.15%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13226429      0.35%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1580481      0.04%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                80045950      2.13%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                22697164      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9306      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3759770643                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                393475072                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               331969370                       # number of floating regfile writes
system.cpu0.idleCycles                        9582557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            28904987                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161695429                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.352810                       # Inst execution rate
system.cpu0.iew.exec_refs                   536042329                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  42990962                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1820985198                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            369960655                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            452930                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         34001582                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            55528901                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1441810520                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            493051367                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         27363260                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1329865844                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              14375619                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            317487908                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28504701                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            344373015                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30599536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          595886                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          180                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      3099026                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    146423973                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15063121                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       3099026                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12843604                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16061383                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                896970974                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1098365615                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763486                       # average fanout of values written-back
system.cpu0.iew.wb_producers                684824670                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.291394                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1105259839                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1351823081                       # number of integer regfile reads
system.cpu0.int_regfile_writes              569323770                       # number of integer regfile writes
system.cpu0.ipc                              0.234556                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.234556                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           600496      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            568877855     41.91%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7853      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  990      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          112760613      8.31%     50.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                573      0.00%     50.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           77430793      5.71%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          13683166      1.01%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           18742289      1.38%     58.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          20713207      1.53%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           339800014     25.04%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             817100      0.06%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      161837537     11.92%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      41956617      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1357229103                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              546586583                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          996100271                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    373501719                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         763929525                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  131619768                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.096977                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3694566      2.81%      2.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                30991      0.02%      2.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               304408      0.23%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                1810      0.00%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             90079039     68.44%     71.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              166123      0.13%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              28454470     21.62%     93.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8944      0.01%     93.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          8869260      6.74%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           10157      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             941661792                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5623845838                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    724863896                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1238365624                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1440470599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1357229103                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1339921                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      557385958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         14097491                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        435144                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    483146424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3759770643                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.360987                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.019975                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3145574327     83.66%     83.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          285046760      7.58%     91.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          131810087      3.51%     94.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           70720557      1.88%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74991430      1.99%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           28846160      0.77%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12161922      0.32%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5722754      0.15%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4896646      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3759770643                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.360069                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         31060205                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        20223763                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           369960655                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           55528901                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              405226136                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             211091719                       # number of misc regfile writes
system.cpu0.numCycles                      3769353200                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2959424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2662575068                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            731375254                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             115158988                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               187362770                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             278151657                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             23244666                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2187335805                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1552573880                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1296203680                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                478022617                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9481879                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28504701                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            402971518                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               564828431                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        679325978                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1508009827                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        333969                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9282                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                344741904                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9106                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5063737971                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2978172880                       # The number of ROB writes
system.cpu0.timesIdled                          95464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2628                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.503878                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              204292913                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           205311508                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         25354675                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247946337                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            501827                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         505051                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3224                       # Number of indirect misses.
system.cpu1.branchPred.lookups              264007580                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1692                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        295892                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         25348833                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 111653962                       # Number of branches committed
system.cpu1.commit.bw_lim_events             49921810                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         894163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      553565810                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           875505914                       # Number of instructions committed
system.cpu1.commit.committedOps             875803737                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3667952223                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.238772                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.162570                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3436950683     93.70%     93.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     81993061      2.24%     95.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     30525366      0.83%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     17286309      0.47%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     14539444      0.40%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      9202680      0.25%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     15374729      0.42%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     12158141      0.33%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     49921810      1.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3667952223                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 331776062                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              898417                       # Number of function calls committed.
system.cpu1.commit.int_insts                698180837                       # Number of committed integer instructions.
system.cpu1.commit.loads                    221358959                       # Number of loads committed
system.cpu1.commit.membars                     592635                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       592635      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       404654142     46.20%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            266      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     102164919     11.67%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      56154140      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     13360825      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      18742064      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     18705769      2.14%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      138158691     15.78%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        621557      0.07%     86.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     83496160      9.53%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     39152185      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        875803737                       # Class of committed instruction
system.cpu1.commit.refs                     261428593                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  875505914                       # Number of Instructions Simulated
system.cpu1.committedOps                    875803737                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.292556                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.292556                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3046539721                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5914                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           162797624                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1630729519                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               143956283                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                475364872                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              28162870                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14085                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             62688541                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  264007580                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                137022826                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3583336815                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2389856                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    2015679136                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               56337424                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070249                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         145206760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         204794740                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.536348                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3756712287                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.536700                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.209446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2689398002     71.59%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               732568832     19.50%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                64150009      1.71%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               154335149      4.11%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                13052726      0.35%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1563679      0.04%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                79186158      2.11%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                22456110      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1622      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3756712287                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                389722587                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               328846097                       # number of floating regfile writes
system.cpu1.idleCycles                        1446016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            28565585                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               159918489                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.350306                       # Inst execution rate
system.cpu1.iew.exec_refs                   530570769                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  42578088                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1843344072                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            366171277                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            447279                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33628005                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            54977718                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1427116290                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            487992681                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         27035863                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1316504144                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              14555674                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            313520665                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              28162870                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            340723141                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     30301173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          584243                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      3065493                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    144812318                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     14908084                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       3065493                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     12699432                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      15866153                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                887972419                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1087462704                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.763646                       # average fanout of values written-back
system.cpu1.iew.wb_producers                678096897                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.289361                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1094293287                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1338029789                       # number of integer regfile reads
system.cpu1.int_regfile_writes              563640844                       # number of integer regfile writes
system.cpu1.ipc                              0.232961                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.232961                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           594481      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            563060755     41.91%     41.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 269      0.00%     41.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          111469337      8.30%     50.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           76810841      5.72%     55.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          13531527      1.01%     56.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           18742064      1.39%     58.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          20494564      1.53%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           336141143     25.02%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             624219      0.05%     84.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      160333232     11.93%     96.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      41737191      3.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1343540007                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              542488652                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          987965912                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    370162844                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         756429754                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  131024941                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.097522                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3589645      2.74%      2.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                30516      0.02%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               258945      0.20%      2.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                1763      0.00%      2.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             90130465     68.79%     71.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              163460      0.12%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              28065336     21.42%     93.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   64      0.00%     93.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          8774928      6.70%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            9819      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             931481815                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5600763464                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    717299860                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1225064233                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1425787662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1343540007                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1328628                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      551312553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         13912134                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        434465                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    477842385                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3756712287                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.357637                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.015298                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3148073268     83.80%     83.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          282659870      7.52%     91.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          130922206      3.49%     94.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           70127152      1.87%     96.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           73927393      1.97%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           28430279      0.76%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           12040210      0.32%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5703230      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            4828679      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3756712287                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.357500                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         30737130                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        20009143                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           366171277                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           54977718                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              401520835                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             209127717                       # number of misc regfile writes
system.cpu1.numCycles                      3758158303                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14021160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2677916455                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            724382836                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             114256381                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               183681766                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             269828784                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             22913213                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2164827490                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1536634216                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1283017193                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                473329020                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9059960                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              28162870                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            393379508                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               558634357                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        672545007                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1492282483                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        242668                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              7428                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                340334635                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          7406                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5047357216                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2947727015                       # The number of ROB writes
system.cpu1.timesIdled                          17529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.486262                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              204079256                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           205133102                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         25323465                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        247725507                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            500234                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         503632                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3398                       # Number of indirect misses.
system.cpu2.branchPred.lookups              263733156                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1759                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        295323                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts         25316622                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                 111570259                       # Number of branches committed
system.cpu2.commit.bw_lim_events             49850907                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         892572                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      552845812                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           874988510                       # Number of instructions committed
system.cpu2.commit.committedOps             875285738                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3665355501                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.238800                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.162619                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3434520720     93.70%     93.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     81926853      2.24%     95.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     30446361      0.83%     96.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     17320647      0.47%     97.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4     14516074      0.40%     97.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      9192920      0.25%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     15399063      0.42%     98.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     12181956      0.33%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     49850907      1.36%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3665355501                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 331511619                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              897136                       # Number of function calls committed.
system.cpu2.commit.int_insts                697854742                       # Number of committed integer instructions.
system.cpu2.commit.loads                    221251269                       # Number of loads committed
system.cpu2.commit.membars                     591509                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       591509      0.07%      0.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       404480996     46.21%     46.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            310      0.00%     46.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             384      0.00%     46.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd     102071182     11.66%     57.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      56089334      6.41%     64.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult     13348659      1.53%     65.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv      18742064      2.14%     68.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc     18673369      2.13%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead      138079366     15.78%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        621554      0.07%     85.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     83467226      9.54%     95.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     39119785      4.47%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        875285738                       # Class of committed instruction
system.cpu2.commit.refs                     261287931                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  874988510                       # Number of Instructions Simulated
system.cpu2.committedOps                    875285738                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.292083                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.292083                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3044986601                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 6884                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved           162617909                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts            1629200907                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles               143704687                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                474485120                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles              28126583                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                16507                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             62703980                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  263733156                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                136724336                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3580973335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              2384753                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                    2013831726                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               56266852                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070225                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles         144900204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         204579490                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.536232                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3754006971                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.536594                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.209196                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2687440622     71.59%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               732169675     19.50%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                64100099      1.71%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3               154190702      4.11%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                13035009      0.35%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1565267      0.04%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                79071693      2.11%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                22432144      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1760      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3754006971                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                389279468                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               328514487                       # number of floating regfile writes
system.cpu2.idleCycles                        1516221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts            28523441                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches               159752747                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.350382                       # Inst execution rate
system.cpu2.iew.exec_refs                   530609690                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  42535254                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1839074290                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            365888304                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            446021                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         33555781                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            54915451                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts         1425882181                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            488074436                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts         27005030                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1315867999                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              14542463                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            314725188                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles              28126583                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            341892954                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     30338925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          583268                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation      3060192                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads    144637035                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores     14878789                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents       3060192                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect     12680245                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect      15843196                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                887770209                       # num instructions consuming a value
system.cpu2.iew.wb_count                   1086576682                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.763542                       # average fanout of values written-back
system.cpu2.iew.wb_producers                677850015                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.289328                       # insts written-back per cycle
system.cpu2.iew.wb_sent                    1093393177                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1337541085                       # number of integer regfile reads
system.cpu2.int_regfile_writes              563278703                       # number of integer regfile writes
system.cpu2.ipc                              0.232987                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.232987                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           593335      0.04%      0.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            562657010     41.90%     41.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 313      0.00%     41.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  384      0.00%     41.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd          111342351      8.29%     50.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     50.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           76697501      5.71%     55.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult          13520032      1.01%     56.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     56.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv           18742064      1.40%     58.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc          20452515      1.52%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     59.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           336105219     25.03%     84.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             624830      0.05%     84.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      160443615     11.95%     96.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      41693860      3.10%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1342873029                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              542278412                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          987530860                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    369789556                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         755571011                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  131132292                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.097651                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3618728      2.76%      2.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                30065      0.02%      2.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt               275838      0.21%      2.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                1832      0.00%      2.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             90110853     68.72%     71.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc              161792      0.12%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     71.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              28127017     21.45%     93.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   73      0.00%     93.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          8796146      6.71%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            9948      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             931133574                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5597273718                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    716787126                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes       1223967448                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                1424557882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1342873029                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1324299                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      550596443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued         13919257                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        431727                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    477359105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3754006971                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.357717                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.015725                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3145995367     83.80%     83.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          282185362      7.52%     91.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2          130802030      3.48%     94.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           70053152      1.87%     96.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           73950993      1.97%     98.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           28416390      0.76%     99.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           12052943      0.32%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5685301      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            4865433      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3754006971                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.357573                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         30674318                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores        19976163                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           365888304                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           54915451                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              401092138                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             208924608                       # number of misc regfile writes
system.cpu2.numCycles                      3755523192                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16654545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2674305509                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            723981333                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             114206055                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               183385584                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             271618255                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents             22906092                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           2162859450                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts            1535220884                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands         1281882938                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                472544359                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9317598                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles              28126583                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            395377163                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               557901605                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        671738428                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups      1491121022                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        267773                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              7659                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                340662372                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          7653                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  5043593413                       # The number of ROB reads
system.cpu2.rob.rob_writes                 2945143320                       # The number of ROB writes
system.cpu2.timesIdled                          17895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.532036                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              204006284                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           204965449                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         25316465                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        247734789                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            500970                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         505220                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4250                       # Number of indirect misses.
system.cpu3.branchPred.lookups              263725364                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1833                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        295356                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts         25309700                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                 111582731                       # Number of branches committed
system.cpu3.commit.bw_lim_events             49808823                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         892833                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      552859942                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           875042929                       # Number of instructions committed
system.cpu3.commit.committedOps             875340035                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3670715274                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.238466                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.161740                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3439784894     93.71%     93.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     82013922      2.23%     95.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     30455430      0.83%     96.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     17333156      0.47%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4     14501736      0.40%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      9194185      0.25%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     15394564      0.42%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     12228564      0.33%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     49808823      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3670715274                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 331545330                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              898049                       # Number of function calls committed.
system.cpu3.commit.int_insts                697880343                       # Number of committed integer instructions.
system.cpu3.commit.loads                    221256123                       # Number of loads committed
system.cpu3.commit.membars                     591292                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       591292      0.07%      0.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       404493339     46.21%     46.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            344      0.00%     46.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             384      0.00%     46.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd     102081349     11.66%     57.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      56101818      6.41%     64.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult     13349556      1.53%     65.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv      18742064      2.14%     68.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc     18679607      2.13%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead      138086566     15.78%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        622780      0.07%     86.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     83464913      9.54%     95.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     39126023      4.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        875340035                       # Class of committed instruction
system.cpu3.commit.refs                     261300282                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  875042929                       # Number of Instructions Simulated
system.cpu3.committedOps                    875340035                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.297781                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.297781                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3051351052                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 6812                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved           162566802                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts            1629261924                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles               143707037                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                473346880                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles              28119790                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                16673                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             62836182                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  263725364                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                136689030                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3586347522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              2379686                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                    2013911847                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               56253110                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.070126                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles         144886864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         204507254                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.535509                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3759360941                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.535851                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.208668                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2692844601     71.63%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               732158016     19.48%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                64099143      1.71%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3               154089569      4.10%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                13039639      0.35%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1565178      0.04%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                79108204      2.10%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                22454709      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1882      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3759360941                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                389307488                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               328526670                       # number of floating regfile writes
system.cpu3.idleCycles                        1381808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts            28520633                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches               159767373                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.350046                       # Inst execution rate
system.cpu3.iew.exec_refs                   531105131                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  42546124                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1843442515                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            365907426                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            446479                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts         33547429                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            54922854                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts         1425949481                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            488559007                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts         26999990                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1316432039                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              14606624                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            316854367                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles              28119790                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            344155967                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     30451816                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          583484                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation      3060425                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads    144651303                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores     14878695                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents       3060425                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect     12691294                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect      15829339                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                888051618                       # num instructions consuming a value
system.cpu3.iew.wb_count                   1086686132                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.763560                       # average fanout of values written-back
system.cpu3.iew.wb_producers                678080403                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.288955                       # insts written-back per cycle
system.cpu3.iew.wb_sent                    1093503493                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1338135441                       # number of integer regfile reads
system.cpu3.int_regfile_writes              563352232                       # number of integer regfile writes
system.cpu3.ipc                              0.232678                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.232678                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           593413      0.04%      0.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            562704600     41.89%     41.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 349      0.00%     41.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  384      0.00%     41.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd          111335852      8.29%     50.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           76707624      5.71%     55.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult          13520716      1.01%     56.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     56.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv           18742064      1.40%     58.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc          20461210      1.52%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     59.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           336391318     25.04%     84.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             625719      0.05%     84.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      160645480     11.96%     96.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      41703300      3.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1343432029                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              542268548                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          987749719                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    369810704                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         755615358                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  130908615                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.097443                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3616852      2.76%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                30060      0.02%      2.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt               272933      0.21%      2.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                1822      0.00%      3.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             89868323     68.65%     71.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc              162666      0.12%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     71.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              28139423     21.50%     93.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   38      0.00%     93.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          8806339      6.73%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite           10159      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             931478683                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5603305851                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    716875428                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes       1224003624                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                1424624961                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1343432029                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1324520                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      550609446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued         13921956                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        431687                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    477325173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3759360941                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.357356                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.015386                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3151369932     83.83%     83.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          281895507      7.50%     91.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2          130955549      3.48%     94.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           69990540      1.86%     96.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           74074468      1.97%     98.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           28482483      0.76%     99.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           12077933      0.32%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5640313      0.15%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            4874216      0.13%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3759360941                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.357225                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         30673423                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores        19976328                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           365907426                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           54922854                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              401101007                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             208954394                       # number of misc regfile writes
system.cpu3.numCycles                      3760742749                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    11436231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2680273355                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            724016609                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             114380700                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles               183413245                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             271870400                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents             22894213                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           2162963867                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts            1535279918                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands         1281937286                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                471429384                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9233466                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles              28119790                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            395842793                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               557920677                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        671789413                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups      1491174454                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        282374                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              8095                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                341879119                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          8074                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  5049059563                       # The number of ROB reads
system.cpu3.rob.rob_writes                 2945274664                       # The number of ROB writes
system.cpu3.timesIdled                          17481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    185313641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     364969980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     13014964                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5464515                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    193892606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    169091373                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    395015553                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      174555888                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          178011776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12587931                       # Transaction distribution
system.membus.trans_dist::CleanEvict        167070631                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           338737                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5229                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6955675                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6953444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     178011777                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    549935200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              549935200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12643401664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12643401664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           280363                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         185311418                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               185311418    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           185311418                       # Request fanout histogram
system.membus.respLayer1.occupancy       973080995250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        465501271906                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2016                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1009                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8320270.564916                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   10821626.062911                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1009    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70437500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1009                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1877761091500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8395153000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst    136703263                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       136703263                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst    136703263                       # number of overall hits
system.cpu2.icache.overall_hits::total      136703263                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21073                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21073                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21073                       # number of overall misses
system.cpu2.icache.overall_misses::total        21073                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1316427999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1316427999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1316427999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1316427999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst    136724336                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    136724336                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst    136724336                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    136724336                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000154                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000154                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62469.890334                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62469.890334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62469.890334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62469.890334                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          946                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.840000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19913                       # number of writebacks
system.cpu2.icache.writebacks::total            19913                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1160                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1160                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1160                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1160                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19913                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19913                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19913                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19913                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1235918499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1235918499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1235918499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1235918499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000146                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000146                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62065.911666                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62065.911666                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62065.911666                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62065.911666                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19913                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst    136703263                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      136703263                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21073                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21073                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1316427999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1316427999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst    136724336                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    136724336                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62469.890334                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62469.890334                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1160                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1160                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19913                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19913                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1235918499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1235918499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62065.911666                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62065.911666                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          137746253                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19945                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6906.304989                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        273468585                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       273468585                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    189239480                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       189239480                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    189239480                       # number of overall hits
system.cpu2.dcache.overall_hits::total      189239480                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    141323454                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     141323454                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    141323454                       # number of overall misses
system.cpu2.dcache.overall_misses::total    141323454                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 13297605474064                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 13297605474064                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 13297605474064                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 13297605474064                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    330562934                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    330562934                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    330562934                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    330562934                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.427524                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.427524                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.427524                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.427524                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 94093.408402                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94093.408402                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 94093.408402                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94093.408402                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2162116341                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1004785                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         31406157                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          14816                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    68.843709                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.817562                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     49088292                       # number of writebacks
system.cpu2.dcache.writebacks::total         49088292                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     92218435                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     92218435                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     92218435                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     92218435                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     49105019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     49105019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     49105019                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     49105019                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5999149470387                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5999149470387                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5999149470387                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5999149470387                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.148550                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.148550                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.148550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.148550                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122169.782082                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122169.782082                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122169.782082                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122169.782082                       # average overall mshr miss latency
system.cpu2.dcache.replacements              49088278                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    164705302                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      164705302                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    126120207                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    126120207                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 12232983650500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 12232983650500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    290825509                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    290825509                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.433663                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.433663                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 96994.636637                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96994.636637                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     78917355                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     78917355                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     47202852                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     47202852                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5776818023500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5776818023500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.162306                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.162306                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 122382.817536                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 122382.817536                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data     24534178                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24534178                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data     15203247                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     15203247                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 1064621823564                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1064621823564                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     39737425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     39737425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.382593                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.382593                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 70025.950612                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 70025.950612                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data     13301080                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     13301080                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data      1902167                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1902167                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data 222331446887                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 222331446887                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.047868                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.047868                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116883.242579                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116883.242579                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1255                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1255                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36069500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36069500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         5065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.247779                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.247779                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28740.637450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28740.637450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          474                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          474                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          781                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          781                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.154195                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.154195                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5763.124200                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5763.124200                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1931                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1931                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1639                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1639                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10512000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10512000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         3570                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3570                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459104                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459104                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6413.666870                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6413.666870                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1559                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1559                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9086000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9086000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436695                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436695                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5828.094933                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5828.094933                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1351500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1351500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1218500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1218500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1422                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1422                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       293901                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       293901                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  10067339999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  10067339999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       295323                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       295323                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.995185                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.995185                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 34254.187631                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 34254.187631                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       293901                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       293901                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   9773438999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   9773438999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.995185                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.995185                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 33254.187631                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 33254.187631                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.935061                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          238695848                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         49318160                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.839918                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.935061                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.997971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        711051913                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       711051913                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1918                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          960                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6026405.729167                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   9056066.722478                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          960    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70407000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            960                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1880370895000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5785349500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst    136667161                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       136667161                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    136667161                       # number of overall hits
system.cpu3.icache.overall_hits::total      136667161                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        21869                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         21869                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        21869                       # number of overall misses
system.cpu3.icache.overall_misses::total        21869                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1273969500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1273969500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1273969500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1273969500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst    136689030                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    136689030                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    136689030                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    136689030                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000160                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000160                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58254.584114                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58254.584114                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58254.584114                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58254.584114                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          503                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    62.875000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        20257                       # number of writebacks
system.cpu3.icache.writebacks::total            20257                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1612                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1612                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1612                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1612                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        20257                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        20257                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        20257                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        20257                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1167982000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1167982000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1167982000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1167982000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000148                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000148                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000148                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000148                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57658.192230                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57658.192230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57658.192230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57658.192230                       # average overall mshr miss latency
system.cpu3.icache.replacements                 20257                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst    136667161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      136667161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        21869                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        21869                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1273969500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1273969500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    136689030                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    136689030                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58254.584114                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58254.584114                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1612                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1612                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        20257                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        20257                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1167982000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1167982000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57658.192230                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57658.192230                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          137730920                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            20289                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6788.452856                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        273398317                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       273398317                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    188154646                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       188154646                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    188154646                       # number of overall hits
system.cpu3.dcache.overall_hits::total      188154646                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    142459257                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     142459257                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    142459257                       # number of overall misses
system.cpu3.dcache.overall_misses::total    142459257                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 13469248172594                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 13469248172594                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 13469248172594                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 13469248172594                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    330613903                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    330613903                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    330613903                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    330613903                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.430893                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.430893                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.430893                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.430893                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 94548.072594                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94548.072594                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 94548.072594                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94548.072594                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2167076679                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1004074                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         31518680                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          14660                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.755312                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.490723                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     49099604                       # number of writebacks
system.cpu3.dcache.writebacks::total         49099604                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     93342935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     93342935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     93342935                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     93342935                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     49116322                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     49116322                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     49116322                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     49116322                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6020310440589                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6020310440589                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6020310440589                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6020310440589                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.148561                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.148561                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.148561                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.148561                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 122572.501267                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 122572.501267                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 122572.501267                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 122572.501267                       # average overall mshr miss latency
system.cpu3.dcache.replacements              49099583                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    164695996                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      164695996                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    126173168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    126173168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 12274628537500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 12274628537500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    290869164                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    290869164                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.433780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.433780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97283.984638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97283.984638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     78960619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     78960619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     47212549                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     47212549                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5784567118000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5784567118000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.162315                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.162315                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 122521.813385                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122521.813385                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     23458650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23458650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data     16286089                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     16286089                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 1194619635094                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 1194619635094                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     39744739                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     39744739                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.409767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.409767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 73352.149500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73352.149500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data     14382316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     14382316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data      1903773                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1903773                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data 235743322589                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 235743322589                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.047900                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047900                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123829.533557                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123829.533557                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4048                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4048                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     20028500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20028500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         5279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.233188                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.233188                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16270.105605                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16270.105605                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          535                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          535                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          696                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          696                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3047000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3047000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.131843                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.131843                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4377.873563                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4377.873563                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1842                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1842                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1945                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1945                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     12560000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     12560000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3787                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3787                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.513599                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.513599                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6457.583548                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6457.583548                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1860                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1860                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     10822000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10822000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.491154                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.491154                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5818.279570                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5818.279570                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1335500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1335500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1213500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1213500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1390                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1390                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       293966                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       293966                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  10080551999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  10080551999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       295356                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       295356                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.995294                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.995294                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 34291.557524                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 34291.557524                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           11                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       293955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       293955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   9786585999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   9786585999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.995257                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.995257                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 33292.803317                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 33292.803317                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.939472                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          237621590                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         49329246                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.817053                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.939472                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998108                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998108                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        711165871                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       711165871                       # Number of data accesses
system.cpu0.numPwrStateTransitions                830                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          415                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3566071.084337                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7366473.518544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          415    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     40382000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            415                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1884676325000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1479919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    138504616                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       138504616                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    138504616                       # number of overall hits
system.cpu0.icache.overall_hits::total      138504616                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100400                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100400                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100400                       # number of overall misses
system.cpu0.icache.overall_misses::total       100400                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7433792997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7433792997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7433792997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7433792997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    138605016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    138605016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    138605016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    138605016                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000724                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000724                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000724                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000724                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74041.762918                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74041.762918                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74041.762918                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74041.762918                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3876                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.173913                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        90796                       # number of writebacks
system.cpu0.icache.writebacks::total            90796                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9604                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9604                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9604                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9604                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        90796                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        90796                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        90796                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        90796                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6784065499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6784065499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6784065499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6784065499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000655                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000655                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000655                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000655                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74717.669270                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74717.669270                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74717.669270                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74717.669270                       # average overall mshr miss latency
system.cpu0.icache.replacements                 90796                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    138504616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      138504616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7433792997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7433792997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    138605016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    138605016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000724                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000724                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74041.762918                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74041.762918                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9604                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9604                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        90796                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        90796                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6784065499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6784065499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74717.669270                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74717.669270                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          138595681                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            90828                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1525.913606                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        277300828                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       277300828                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    193585728                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       193585728                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    193585728                       # number of overall hits
system.cpu0.dcache.overall_hits::total      193585728                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    140538457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     140538457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    140538457                       # number of overall misses
system.cpu0.dcache.overall_misses::total    140538457                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 13272297421383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 13272297421383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 13272297421383                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 13272297421383                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    334124185                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    334124185                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    334124185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    334124185                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.420617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.420617                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.420617                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.420617                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 94438.900958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94438.900958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 94438.900958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94438.900958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2183529339                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       992039                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31692298                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14728                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.897791                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.357347                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     49447707                       # number of writebacks
system.cpu0.dcache.writebacks::total         49447707                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     91081368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     91081368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     91081368                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     91081368                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     49457089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     49457089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     49457089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     49457089                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6037595304415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6037595304415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6037595304415                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6037595304415                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.148020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.148020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.148020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.148020                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 122077.449896                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122077.449896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 122077.449896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122077.449896                       # average overall mshr miss latency
system.cpu0.dcache.replacements              49447693                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167021426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167021426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    126941342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    126941342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12322685474000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12322685474000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    293962768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    293962768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.431828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.431828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97073.855372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97073.855372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     79422642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     79422642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     47518700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     47518700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5820335077500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5820335077500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 122485.149583                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122485.149583                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     26564302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26564302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13597115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13597115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 949611947383                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 949611947383                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     40161417                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40161417                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.338562                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.338562                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69839.223055                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69839.223055                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11658726                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11658726                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1938389                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1938389                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 217260226915                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 217260226915                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 112082.882701                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112082.882701                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4582                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4582                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1113                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1113                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     35229500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     35229500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31652.740341                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31652.740341                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          897                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          897                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          216                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.037928                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037928                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6731.481481                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6731.481481                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3254                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3254                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1362                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1362                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6970000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6970000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.295061                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.295061                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5117.474302                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5117.474302                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5683000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5683000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.283579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.283579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4341.482047                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4341.482047                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       221000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       221000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2586                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2586                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       297110                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       297110                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   9898021999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   9898021999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       299696                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       299696                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.991371                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.991371                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33314.334755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33314.334755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       297104                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       297104                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   9600911999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   9600911999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.991351                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.991351                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32314.987341                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32314.987341                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952853                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243402158                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         49668172                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.900566                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952853                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        718536524                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       718536524                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2710559                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2716050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2716307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8860                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2719146                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10899618                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12462                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2710559                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8032                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2716050                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8202                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2716307                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8860                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2719146                       # number of overall hits
system.l2.overall_hits::total                10899618                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             78335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          46722359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          46365995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          46376366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          46384240                       # number of demand (read+write) misses
system.l2.demand_misses::total              185961679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            78335                       # number of overall misses
system.l2.overall_misses::.cpu0.data         46722359                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11276                       # number of overall misses
system.l2.overall_misses::.cpu1.data         46365995                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11711                       # number of overall misses
system.l2.overall_misses::.cpu2.data         46376366                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11397                       # number of overall misses
system.l2.overall_misses::.cpu3.data         46384240                       # number of overall misses
system.l2.overall_misses::total             185961679                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6496693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5914466426486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1057247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5883665354484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1106257500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5876887880988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1030162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5897877291974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     23582587314432                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6496693500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5914466426486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1057247500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5883665354484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1106257500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5876887880988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1030162000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5897877291974                       # number of overall miss cycles
system.l2.overall_miss_latency::total    23582587314432                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           90797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        49432918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        49082045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        49092673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           20257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        49103386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            196861297                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          90797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       49432918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       49082045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       49092673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          20257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       49103386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           196861297                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.862749                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.945167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.584007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.944663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.588108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.944670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.562620                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.944624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944633                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.862749                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.945167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.584007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.944663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.588108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.944670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.562620                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.944624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944633                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82934.748197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126587.495860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93760.863781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126896.130547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94463.111604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126721.612491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90388.874265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 127152.612438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126814.230982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82934.748197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126587.495860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93760.863781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126896.130547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94463.111604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126721.612491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90388.874265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 127152.612438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126814.230982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            12587931                       # number of writebacks
system.l2.writebacks::total                  12587931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            419                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         212366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         258767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2698                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         256794                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2465                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         259522                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              995827                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           419                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        212366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        258767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2698                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        256794                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2465                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        259522                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             995827                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        77916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     46509993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     46107228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     46119572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     46124718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         184965852                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        77916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     46509993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     46107228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     46119572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     46124718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        184965852                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5694448005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5433793415125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    775072003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5402852588194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    822922503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5396093394652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    764095501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5416869700653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 21657665636636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5694448005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5433793415125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    775072003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5402852588194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    822922503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5396093394652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    764095501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5416869700653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 21657665636636                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.858134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.940871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.439196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.939391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.452619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.939439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.440934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.939339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.939574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.858134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.940871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.439196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.939391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.452619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.939439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.440934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.939339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.939574                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73084.449985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116830.665081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91400.000354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117180.165075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91303.950183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117002.243530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85545.846507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117439.627504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117090.075830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73084.449985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116830.665081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91400.000354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117180.165075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91303.950183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117002.243530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85545.846507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117439.627504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117090.075830                       # average overall mshr miss latency
system.l2.replacements                      354206527                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14415925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14415925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14415925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14415925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    173719769                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        173719769                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    173719769                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    173719769                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            9275                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8714                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            8535                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            8468                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                34992                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         16682                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         15948                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data         16204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data         16179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              65013                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    165240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    153632500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data    155239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data    156197000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    630309000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        25957                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        24662                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        24739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        24647                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           100005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.642678                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.646663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.654998                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.656429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.650097                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9905.317108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9633.339604                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9580.288818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9654.304963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9695.122514                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          237                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          303                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          312                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          280                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1132                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        16445                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        15645                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data        15892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data        15899                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         63881                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    343408884                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    329935867                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    338045384                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    334592868                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1345983003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.633548                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.634377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.642387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.645068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.638778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20882.267194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21088.901694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21271.418575                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21044.900182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21070.161754                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           192                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           159                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                579                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          302                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          295                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            934                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.283582                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.294702                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.461017                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.380086                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           89                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1521000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1798500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2731996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7151996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.782609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.283582                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.294702                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.461017                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.380086                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20379.629630                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20013.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20207.865169                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20088.205882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20146.467606                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           263541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           247441                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           247583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           248901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1007466                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1748572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1735301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1734817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1735221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6953911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 216808604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 227165008500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 222395530999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 235662846500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  902031990499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2012113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1982742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1982400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1984122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7961377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.869023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.875109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.874554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123991.808459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130908.129771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128195.383720                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135811.430648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129715.780156                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               27                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1748568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1735293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1734811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1735212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6953884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 199322802007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 209811802516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 205047353015                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 218310482013                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 832492439551                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.869021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.875106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.874549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113992.022047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120908.574238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118195.787907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125811.994162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119716.181569                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        78335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           112719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6496693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1057247500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1106257500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1030162000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9690360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        90797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        20257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         150275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.862749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.584007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.588108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.562620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82934.748197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93760.863781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94463.111604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90388.874265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85969.184432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          419                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2796                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2698                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2465                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8378                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        77916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5694448005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    775072003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    822922503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    764095501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8056538012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.858134                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.439196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.452619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.440934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.694334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73084.449985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91400.000354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91303.950183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85545.846507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77213.540334                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2447018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2468609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2468724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2470245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9854596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     44973787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     44630694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     44641549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     44649019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       178895049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5697657821986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5656500345984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5654492349989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5662214445474                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 22670864963433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     47420805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     47099303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     47110273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     47119264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     188749645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.948398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.947587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.947597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.947575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.947790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 126688.415676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126740.138658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126664.340209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126816.099710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126727.179372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       212362                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       258759                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       256788                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       259513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       987422                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     44761425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     44371935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     44384761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     44389506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    177907627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5234470613118                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5193040785678                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5191046041637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5198559218640                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20817116659073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.943920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.942093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.942146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.942067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.942559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116941.554321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117034.354839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116955.592971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117112.346748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117010.816288                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   384054896                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 354206591                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.084268                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.040629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.078732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.295676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.185668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.183865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.200445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.127901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.127873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.128132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3434990063                       # Number of tag accesses
system.l2.tags.data_accesses               3434990063                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4986624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2976627648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        542720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    2950852736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        576832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    2951643968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        571648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    2951971904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11837774080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4986624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       542720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       576832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       571648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6677824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    805627584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       805627584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          77916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       46509807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       46107074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       46119437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       46124561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           184965220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12587931                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12587931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2643802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1578144789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           287739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1564479478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           305824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1564898972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           303076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1565072837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6276136515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2643802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       287739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       305824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       303076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3540441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      427126643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            427126643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      427126643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2643802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1578144789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          287739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1564479478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          305824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1564898972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          303076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1565072837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6703263158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10607325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     77917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  45964040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  45555601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  45526312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  45573868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000201926250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       662908                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       662908                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           211703521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           10021559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   184965221                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12587931                       # Number of write requests accepted
system.mem_ctrls.readBursts                 184965221                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12587931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2241058                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1980606                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          10652974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10856860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10246165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          11451043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11482322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          11444415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11704021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          11918595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          15180257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          11443401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11251659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11112376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10994699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         11367259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10752974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         10865143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            619898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            619313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            618007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            844042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            618824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            618025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            642869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            643498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            786450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            622713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           752329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           596852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           765590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           621855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           618137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           618920                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 10563597879504                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               913620815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            13989675935754                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     57811.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76561.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 56426098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9466456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             184965221                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12587931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  747484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2359706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5459187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10372876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                16625297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                22968342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                27866810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                27875873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                24104729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                18554458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12463628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                7230931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3629482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1648571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 620208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 196570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 192058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 317214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 381801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 422541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 452594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 478035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 507225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 538409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 569712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 614129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 628676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 610612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 612005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 616812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 621021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 624752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 270797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 184448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 144299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 121996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 107938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  96892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  96301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 104766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 113552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 114778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 110411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 104906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  99811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  94614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  88850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  83817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  79809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  76419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  74021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  72605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  71322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  73295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  25100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    127438937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.091328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.150732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   104.237105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     95628998     75.04%     75.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     26649621     20.91%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2767436      2.17%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       694210      0.54%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       296877      0.23%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       190571      0.15%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       209386      0.16%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       187293      0.15%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       814545      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    127438937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       662908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     275.640292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    152.284922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    228.324289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         184420     27.82%     27.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       119563     18.04%     45.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        23864      3.60%     49.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         6301      0.95%     50.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        15643      2.36%     52.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        38512      5.81%     58.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447        65646      9.90%     68.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511        76181     11.49%     79.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575        64221      9.69%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639        39767      6.00%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703        18927      2.86%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767         6787      1.02%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831         1956      0.30%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          618      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          243      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          125      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           48      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           35      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        662908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       662908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.051688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           662490     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              132      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              217      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        662908                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11694346432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               143427712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               678868608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11837774144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            805627584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6200.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       359.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6276.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    427.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        51.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1886156310500                       # Total gap between requests
system.mem_ctrls.avgGap                       9547.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4986688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2941698560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       542720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   2915558464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       576832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   2913683968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       571648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   2916727552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    678868608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2643836.116197212599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1559626127.781271457672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 287738.622705601621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1545767203.804944515228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 305824.080948772142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1544773385.819045305252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 303075.634198871907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1546387029.444208860397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 359921724.395616471767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        77917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     46509807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     46107074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     46119437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     46124561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12587931                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2467811000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3505438035250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    419033500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3491326719756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    444750500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3484447985999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    389557750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3504742041999                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50040818750000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31672.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75369.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49414.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75722.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49345.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75552.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43613.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75984.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3975301.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         463111331340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         246149517735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        663789863520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        28098456120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     148891622880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     855939181020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3493108320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2409473080935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1277.451477                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1663909250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  62982920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1821509415250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         446802628860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         237481248180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        640860653160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        27271764720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     148891622880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     856060368720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3391055520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2360759342040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1251.624487                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1397561250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  62982920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1821775763250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2154                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1078                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6565520.871985                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8998796.200096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1078    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70123000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1078                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1879078613000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7077631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    137002444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       137002444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    137002444                       # number of overall hits
system.cpu1.icache.overall_hits::total      137002444                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20382                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20382                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20382                       # number of overall misses
system.cpu1.icache.overall_misses::total        20382                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1255122000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1255122000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1255122000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1255122000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    137022826                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    137022826                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    137022826                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    137022826                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000149                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000149                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61579.923462                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61579.923462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61579.923462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61579.923462                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          340                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19308                       # number of writebacks
system.cpu1.icache.writebacks::total            19308                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1074                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1074                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1074                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1074                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19308                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1184441000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1184441000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1184441000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1184441000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61344.572198                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61344.572198                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61344.572198                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61344.572198                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19308                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    137002444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      137002444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20382                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20382                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1255122000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1255122000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    137022826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    137022826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61579.923462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61579.923462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1074                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1074                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1184441000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1184441000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61344.572198                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61344.572198                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          138031810                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19340                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7137.115305                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        274064960                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       274064960                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    189867373                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       189867373                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    189867373                       # number of overall hits
system.cpu1.dcache.overall_hits::total      189867373                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    140960713                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     140960713                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    140960713                       # number of overall misses
system.cpu1.dcache.overall_misses::total    140960713                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 13327952161326                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 13327952161326                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 13327952161326                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 13327952161326                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    330828086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    330828086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    330828086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    330828086                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.426084                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.426084                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.426084                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.426084                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94550.828225                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94550.828225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94550.828225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94550.828225                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2164293169                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1004377                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         31367986                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14687                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.996880                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.385443                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     49077383                       # number of writebacks
system.cpu1.dcache.writebacks::total         49077383                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     91865952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     91865952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     91865952                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     91865952                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     49094761                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     49094761                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     49094761                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     49094761                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6005853529112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6005853529112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6005853529112                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6005853529112                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.148400                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.148400                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.148400                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.148400                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122331.862031                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122331.862031                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122331.862031                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122331.862031                       # average overall mshr miss latency
system.cpu1.dcache.replacements              49077366                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    165193964                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      165193964                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    125864170                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    125864170                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12258877110000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12258877110000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    291058134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    291058134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.432437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.432437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97397.671712                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97397.671712                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     78671982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     78671982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     47192188                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     47192188                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5778830650000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5778830650000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 122453.119783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122453.119783                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     24673409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24673409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     15096543                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     15096543                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1069075051326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1069075051326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     39769952                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     39769952                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.379597                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.379597                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70815.884890                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70815.884890                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     13193970                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     13193970                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1902573                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1902573                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 227022879112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 227022879112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047839                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047839                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119324.135848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119324.135848                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3651                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3651                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33087500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33087500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.243159                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.243159                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28207.587383                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28207.587383                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          584                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          584                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3207500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3207500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.122098                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.122098                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5445.670628                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5445.670628                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1857                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1857                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1598                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1598                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9625000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9625000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         3455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.462518                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.462518                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6023.153942                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6023.153942                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1557                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1557                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8268000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8268000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.450651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.450651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5310.211946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5310.211946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2104500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2104500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1904500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1904500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1287                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1287                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       294605                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       294605                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  10110398499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  10110398499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       295892                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       295892                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.995650                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.995650                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34318.489160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34318.489160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       294599                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       294599                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   9815793499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   9815793499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.995630                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.995630                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33319.167747                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33319.167747                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937388                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          239313572                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         49308154                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.853428                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937388                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998043                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998043                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        711572639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       711572639                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1886156244500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         189269625                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           20                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27003856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    182446490                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       341618596                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          373263                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5808                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         379071                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          477                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8503833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8503833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        150275                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189119371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       272389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    148672917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    147585869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        59739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    147617267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        60771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    147650801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             591977677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11621888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6328346368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2471424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6282189568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2548864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6283569472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2592896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6284977024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25198317504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       355397318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 864037760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        552359637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362728                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.563382                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              367779408     66.58%     66.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1              175292174     31.74%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4355005      0.79%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3378265      0.61%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                1554784      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          552359637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       394377561730                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       74198240629                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          31257949                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       74216538354                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          31660160                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       74704046511                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         136493302                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       74184359091                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30395301                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
