
raspbian-preinstalled/sha512sum:     file format elf32-littlearm


Disassembly of section .init:

00010d64 <.init>:
   10d64:	push	{r3, lr}
   10d68:	bl	121d4 <dcngettext@plt+0x11bc>
   10d6c:	pop	{r3, pc}

Disassembly of section .plt:

00010d70 <fdopen@plt-0x14>:
   10d70:	push	{lr}		; (str lr, [sp, #-4]!)
   10d74:	ldr	lr, [pc, #4]	; 10d80 <fdopen@plt-0x4>
   10d78:	add	lr, pc, lr
   10d7c:	ldr	pc, [lr, #8]!
   10d80:	andeq	r2, r2, r0, lsl #5

00010d84 <fdopen@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #139264	; 0x22000
   10d8c:	ldr	pc, [ip, #640]!	; 0x280

00010d90 <calloc@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #139264	; 0x22000
   10d98:	ldr	pc, [ip, #632]!	; 0x278

00010d9c <fputs_unlocked@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #139264	; 0x22000
   10da4:	ldr	pc, [ip, #624]!	; 0x270

00010da8 <raise@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #139264	; 0x22000
   10db0:	ldr	pc, [ip, #616]!	; 0x268

00010db4 <__getdelim@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #139264	; 0x22000
   10dbc:	ldr	pc, [ip, #608]!	; 0x260

00010dc0 <strcmp@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #139264	; 0x22000
   10dc8:	ldr	pc, [ip, #600]!	; 0x258

00010dcc <posix_fadvise64@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #139264	; 0x22000
   10dd4:	ldr	pc, [ip, #592]!	; 0x250

00010dd8 <fflush@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #139264	; 0x22000
   10de0:	ldr	pc, [ip, #584]!	; 0x248

00010de4 <free@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #139264	; 0x22000
   10dec:	ldr	pc, [ip, #576]!	; 0x240

00010df0 <_exit@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #139264	; 0x22000
   10df8:	ldr	pc, [ip, #568]!	; 0x238

00010dfc <memcpy@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #139264	; 0x22000
   10e04:	ldr	pc, [ip, #560]!	; 0x230

00010e08 <mbsinit@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #139264	; 0x22000
   10e10:	ldr	pc, [ip, #552]!	; 0x228

00010e14 <fwrite_unlocked@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #139264	; 0x22000
   10e1c:	ldr	pc, [ip, #544]!	; 0x220

00010e20 <memcmp@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #139264	; 0x22000
   10e28:	ldr	pc, [ip, #536]!	; 0x218

00010e2c <dcgettext@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #139264	; 0x22000
   10e34:	ldr	pc, [ip, #528]!	; 0x210

00010e38 <__stack_chk_fail@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #139264	; 0x22000
   10e40:	ldr	pc, [ip, #520]!	; 0x208

00010e44 <realloc@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #139264	; 0x22000
   10e4c:	ldr	pc, [ip, #512]!	; 0x200

00010e50 <textdomain@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #139264	; 0x22000
   10e58:	ldr	pc, [ip, #504]!	; 0x1f8

00010e5c <iswprint@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #139264	; 0x22000
   10e64:	ldr	pc, [ip, #496]!	; 0x1f0

00010e68 <fwrite@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #139264	; 0x22000
   10e70:	ldr	pc, [ip, #488]!	; 0x1e8

00010e74 <lseek64@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #139264	; 0x22000
   10e7c:	ldr	pc, [ip, #480]!	; 0x1e0

00010e80 <__ctype_get_mb_cur_max@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #139264	; 0x22000
   10e88:	ldr	pc, [ip, #472]!	; 0x1d8

00010e8c <__fpending@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #139264	; 0x22000
   10e94:	ldr	pc, [ip, #464]!	; 0x1d0

00010e98 <mbrtowc@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #139264	; 0x22000
   10ea0:	ldr	pc, [ip, #456]!	; 0x1c8

00010ea4 <error@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #139264	; 0x22000
   10eac:	ldr	pc, [ip, #448]!	; 0x1c0

00010eb0 <malloc@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #139264	; 0x22000
   10eb8:	ldr	pc, [ip, #440]!	; 0x1b8

00010ebc <__libc_start_main@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #139264	; 0x22000
   10ec4:	ldr	pc, [ip, #432]!	; 0x1b0

00010ec8 <__freading@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #139264	; 0x22000
   10ed0:	ldr	pc, [ip, #424]!	; 0x1a8

00010ed4 <__ctype_tolower_loc@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #139264	; 0x22000
   10edc:	ldr	pc, [ip, #416]!	; 0x1a0

00010ee0 <__gmon_start__@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #139264	; 0x22000
   10ee8:	ldr	pc, [ip, #408]!	; 0x198

00010eec <getopt_long@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #139264	; 0x22000
   10ef4:	ldr	pc, [ip, #400]!	; 0x190

00010ef8 <__ctype_b_loc@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #139264	; 0x22000
   10f00:	ldr	pc, [ip, #392]!	; 0x188

00010f04 <exit@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #139264	; 0x22000
   10f0c:	ldr	pc, [ip, #384]!	; 0x180

00010f10 <strlen@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #139264	; 0x22000
   10f18:	ldr	pc, [ip, #376]!	; 0x178

00010f1c <strchr@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #139264	; 0x22000
   10f24:	ldr	pc, [ip, #368]!	; 0x170

00010f28 <__errno_location@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #139264	; 0x22000
   10f30:	ldr	pc, [ip, #360]!	; 0x168

00010f34 <__cxa_atexit@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #139264	; 0x22000
   10f3c:	ldr	pc, [ip, #352]!	; 0x160

00010f40 <setvbuf@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #139264	; 0x22000
   10f48:	ldr	pc, [ip, #344]!	; 0x158

00010f4c <memset@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #139264	; 0x22000
   10f54:	ldr	pc, [ip, #336]!	; 0x150

00010f58 <__printf_chk@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #139264	; 0x22000
   10f60:	ldr	pc, [ip, #328]!	; 0x148

00010f64 <fileno@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #139264	; 0x22000
   10f6c:	ldr	pc, [ip, #320]!	; 0x140

00010f70 <__fprintf_chk@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #139264	; 0x22000
   10f78:	ldr	pc, [ip, #312]!	; 0x138

00010f7c <fclose@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #139264	; 0x22000
   10f84:	ldr	pc, [ip, #304]!	; 0x130

00010f88 <fseeko64@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #139264	; 0x22000
   10f90:	ldr	pc, [ip, #296]!	; 0x128

00010f94 <fcntl64@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #139264	; 0x22000
   10f9c:	ldr	pc, [ip, #288]!	; 0x120

00010fa0 <__overflow@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #139264	; 0x22000
   10fa8:	ldr	pc, [ip, #280]!	; 0x118

00010fac <setlocale@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #139264	; 0x22000
   10fb4:	ldr	pc, [ip, #272]!	; 0x110

00010fb8 <strrchr@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #139264	; 0x22000
   10fc0:	ldr	pc, [ip, #264]!	; 0x108

00010fc4 <nl_langinfo@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #139264	; 0x22000
   10fcc:	ldr	pc, [ip, #256]!	; 0x100

00010fd0 <fopen64@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #139264	; 0x22000
   10fd8:	ldr	pc, [ip, #248]!	; 0xf8

00010fdc <bindtextdomain@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #139264	; 0x22000
   10fe4:	ldr	pc, [ip, #240]!	; 0xf0

00010fe8 <fread_unlocked@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #139264	; 0x22000
   10ff0:	ldr	pc, [ip, #232]!	; 0xe8

00010ff4 <strncmp@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #139264	; 0x22000
   10ffc:	ldr	pc, [ip, #224]!	; 0xe0

00011000 <abort@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #139264	; 0x22000
   11008:	ldr	pc, [ip, #216]!	; 0xd8

0001100c <close@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #139264	; 0x22000
   11014:	ldr	pc, [ip, #208]!	; 0xd0

00011018 <dcngettext@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #139264	; 0x22000
   11020:	ldr	pc, [ip, #200]!	; 0xc8

Disassembly of section .text:

00011028 <.text>:
   11028:	ldr	r3, [pc, #4072]	; 12018 <dcngettext@plt+0x1000>
   1102c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11030:	sub	sp, sp, #268	; 0x10c
   11034:	ldr	r3, [r3]
   11038:	mov	r7, r0
   1103c:	ldr	r0, [r1]
   11040:	str	r3, [sp, #260]	; 0x104
   11044:	mov	r6, r1
   11048:	bl	1df00 <dcngettext@plt+0xcee8>
   1104c:	ldr	r1, [pc, #4040]	; 1201c <dcngettext@plt+0x1004>
   11050:	mov	r0, #6
   11054:	bl	10fac <setlocale@plt>
   11058:	ldr	r1, [pc, #4032]	; 12020 <dcngettext@plt+0x1008>
   1105c:	ldr	r0, [pc, #4032]	; 12024 <dcngettext@plt+0x100c>
   11060:	bl	10fdc <bindtextdomain@plt>
   11064:	ldr	r0, [pc, #4024]	; 12024 <dcngettext@plt+0x100c>
   11068:	bl	10e50 <textdomain@plt>
   1106c:	ldr	r0, [pc, #4020]	; 12028 <dcngettext@plt+0x1010>
   11070:	bl	211ac <dcngettext@plt+0x10194>
   11074:	ldr	r2, [pc, #4016]	; 1202c <dcngettext@plt+0x1014>
   11078:	ldr	r9, [pc, #4016]	; 12030 <dcngettext@plt+0x1018>
   1107c:	ldr	r8, [pc, #4016]	; 12034 <dcngettext@plt+0x101c>
   11080:	ldr	fp, [pc, #4016]	; 12038 <dcngettext@plt+0x1020>
   11084:	ldr	sl, [pc, #4016]	; 1203c <dcngettext@plt+0x1024>
   11088:	mov	r3, #0
   1108c:	mvn	r5, #0
   11090:	ldr	r0, [r2]
   11094:	mov	r4, r3
   11098:	mov	r1, r3
   1109c:	mov	r2, #1
   110a0:	str	r3, [sp, #36]	; 0x24
   110a4:	bl	10f40 <setvbuf@plt>
   110a8:	str	r4, [sp, #32]
   110ac:	mov	r4, #0
   110b0:	str	r4, [sp]
   110b4:	mov	r3, r9
   110b8:	mov	r2, r8
   110bc:	mov	r1, r6
   110c0:	mov	r0, r7
   110c4:	bl	10eec <getopt_long@plt>
   110c8:	cmn	r0, #1
   110cc:	beq	1121c <dcngettext@plt+0x204>
   110d0:	cmp	r0, #119	; 0x77
   110d4:	beq	111ec <dcngettext@plt+0x1d4>
   110d8:	ble	1110c <dcngettext@plt+0xf4>
   110dc:	cmp	r0, fp
   110e0:	beq	11204 <dcngettext@plt+0x1ec>
   110e4:	ble	11144 <dcngettext@plt+0x12c>
   110e8:	cmp	r0, sl
   110ec:	beq	111dc <dcngettext@plt+0x1c4>
   110f0:	bge	1112c <dcngettext@plt+0x114>
   110f4:	ldr	r2, [pc, #3908]	; 12040 <dcngettext@plt+0x1028>
   110f8:	mov	r3, #1
   110fc:	strb	r4, [r2, #6]
   11100:	strb	r4, [r2, #7]
   11104:	strb	r3, [r2, #8]
   11108:	b	110ac <dcngettext@plt+0x94>
   1110c:	cmp	r0, #98	; 0x62
   11110:	beq	111d4 <dcngettext@plt+0x1bc>
   11114:	ble	11168 <dcngettext@plt+0x150>
   11118:	cmp	r0, #99	; 0x63
   1111c:	bne	11158 <dcngettext@plt+0x140>
   11120:	mov	r3, #1
   11124:	str	r3, [sp, #32]
   11128:	b	110ac <dcngettext@plt+0x94>
   1112c:	cmp	r0, #260	; 0x104
   11130:	bne	112c0 <dcngettext@plt+0x2a8>
   11134:	mov	r3, #1
   11138:	str	r3, [sp, #36]	; 0x24
   1113c:	mov	r5, r3
   11140:	b	110ac <dcngettext@plt+0x94>
   11144:	cmp	r0, #122	; 0x7a
   11148:	bne	111ac <dcngettext@plt+0x194>
   1114c:	ldr	r3, [pc, #3824]	; 12044 <dcngettext@plt+0x102c>
   11150:	strb	r4, [r3]
   11154:	b	110ac <dcngettext@plt+0x94>
   11158:	cmp	r0, #116	; 0x74
   1115c:	bne	112c0 <dcngettext@plt+0x2a8>
   11160:	mov	r5, r4
   11164:	b	110ac <dcngettext@plt+0x94>
   11168:	cmn	r0, #3
   1116c:	bne	111c4 <dcngettext@plt+0x1ac>
   11170:	ldr	ip, [pc, #3792]	; 12048 <dcngettext@plt+0x1030>
   11174:	ldr	r1, [pc, #3792]	; 1204c <dcngettext@plt+0x1034>
   11178:	ldr	r3, [pc, #3792]	; 12050 <dcngettext@plt+0x1038>
   1117c:	ldr	r0, [pc, #3752]	; 1202c <dcngettext@plt+0x1014>
   11180:	ldr	r2, [pc, #3788]	; 12054 <dcngettext@plt+0x103c>
   11184:	str	r4, [sp, #12]
   11188:	ldr	r0, [r0]
   1118c:	ldr	r3, [r3]
   11190:	stmib	sp, {r1, ip}
   11194:	str	r2, [sp]
   11198:	ldr	r1, [pc, #3768]	; 12058 <dcngettext@plt+0x1040>
   1119c:	ldr	r2, [pc, #3768]	; 1205c <dcngettext@plt+0x1044>
   111a0:	bl	205dc <dcngettext@plt+0xf5c4>
   111a4:	mov	r0, r4
   111a8:	bl	10f04 <exit@plt>
   111ac:	cmp	r0, #256	; 0x100
   111b0:	bne	112c0 <dcngettext@plt+0x2a8>
   111b4:	ldr	r2, [pc, #3716]	; 12040 <dcngettext@plt+0x1028>
   111b8:	mov	r3, #1
   111bc:	strb	r3, [r2, #5]
   111c0:	b	110ac <dcngettext@plt+0x94>
   111c4:	cmn	r0, #2
   111c8:	bne	112c0 <dcngettext@plt+0x2a8>
   111cc:	mov	r0, r4
   111d0:	bl	125cc <dcngettext@plt+0x15b4>
   111d4:	mov	r5, #1
   111d8:	b	110ac <dcngettext@plt+0x94>
   111dc:	ldr	r2, [pc, #3676]	; 12040 <dcngettext@plt+0x1028>
   111e0:	mov	r3, #1
   111e4:	strb	r3, [r2, #9]
   111e8:	b	110ac <dcngettext@plt+0x94>
   111ec:	ldr	r2, [pc, #3660]	; 12040 <dcngettext@plt+0x1028>
   111f0:	mov	r3, #1
   111f4:	strb	r4, [r2, #6]
   111f8:	strb	r4, [r2, #8]
   111fc:	strb	r3, [r2, #7]
   11200:	b	110ac <dcngettext@plt+0x94>
   11204:	ldr	r2, [pc, #3636]	; 12040 <dcngettext@plt+0x1028>
   11208:	mov	r3, #1
   1120c:	strb	r4, [r2, #7]
   11210:	strb	r4, [r2, #8]
   11214:	strb	r3, [r2, #6]
   11218:	b	110ac <dcngettext@plt+0x94>
   1121c:	ldr	sl, [pc, #3612]	; 12040 <dcngettext@plt+0x1028>
   11220:	ldr	r8, [sp, #36]	; 0x24
   11224:	cmp	r5, r4
   11228:	mov	r3, #130	; 0x82
   1122c:	movne	r8, r4
   11230:	str	r3, [sl, #12]
   11234:	cmp	r8, r4
   11238:	mov	r3, #128	; 0x80
   1123c:	str	r3, [sl]
   11240:	bne	1218c <dcngettext@plt+0x1174>
   11244:	ldr	r3, [pc, #3576]	; 12044 <dcngettext@plt+0x102c>
   11248:	ldrb	r3, [r3]
   1124c:	cmp	r3, #10
   11250:	ldr	r3, [sp, #32]
   11254:	beq	112c8 <dcngettext@plt+0x2b0>
   11258:	cmp	r3, #0
   1125c:	movne	r2, #5
   11260:	ldrne	r1, [pc, #3576]	; 12060 <dcngettext@plt+0x1048>
   11264:	bne	12144 <dcngettext@plt+0x112c>
   11268:	ldrb	r3, [sl, #5]
   1126c:	cmp	r3, #0
   11270:	bne	1213c <dcngettext@plt+0x1124>
   11274:	ldrb	r3, [sl, #6]
   11278:	cmp	r3, #0
   1127c:	bne	12180 <dcngettext@plt+0x1168>
   11280:	ldrb	r3, [sl, #7]
   11284:	cmp	r3, #0
   11288:	bne	11fa8 <dcngettext@plt+0xf90>
   1128c:	ldrb	r3, [sl, #8]
   11290:	ldr	r2, [sp, #32]
   11294:	eor	r3, r3, #1
   11298:	orrs	r4, r2, r3
   1129c:	moveq	r2, #5
   112a0:	ldreq	r1, [pc, #3516]	; 12064 <dcngettext@plt+0x104c>
   112a4:	bne	11320 <dcngettext@plt+0x308>
   112a8:	mov	r0, r4
   112ac:	bl	10e2c <dcgettext@plt>
   112b0:	mov	r1, r4
   112b4:	mov	r2, r0
   112b8:	mov	r0, r4
   112bc:	bl	10ea4 <error@plt>
   112c0:	mov	r0, #1
   112c4:	bl	125cc <dcngettext@plt+0x15b4>
   112c8:	ldr	r2, [sp, #36]	; 0x24
   112cc:	ands	r4, r3, r2
   112d0:	movne	r2, #5
   112d4:	ldrne	r1, [pc, #3468]	; 12068 <dcngettext@plt+0x1050>
   112d8:	bne	12144 <dcngettext@plt+0x112c>
   112dc:	ldr	r3, [sp, #32]
   112e0:	cmp	r5, #0
   112e4:	movlt	r3, #0
   112e8:	andge	r3, r3, #1
   112ec:	cmp	r3, #0
   112f0:	movne	r2, #5
   112f4:	ldrne	r1, [pc, #3440]	; 1206c <dcngettext@plt+0x1054>
   112f8:	bne	112a8 <dcngettext@plt+0x290>
   112fc:	ldrb	r3, [sl, #5]
   11300:	cmp	r3, #0
   11304:	beq	12168 <dcngettext@plt+0x1150>
   11308:	ldr	r3, [sp, #32]
   1130c:	cmp	r3, #0
   11310:	beq	1213c <dcngettext@plt+0x1124>
   11314:	ldrb	r3, [sl, #7]
   11318:	cmp	r3, #0
   1131c:	bne	1133c <dcngettext@plt+0x324>
   11320:	ldrb	r2, [sl, #9]
   11324:	ldr	r3, [sp, #32]
   11328:	eor	r3, r3, #1
   1132c:	tst	r2, r3
   11330:	movne	r2, #5
   11334:	ldrne	r1, [pc, #3380]	; 12070 <dcngettext@plt+0x1058>
   11338:	bne	12144 <dcngettext@plt+0x112c>
   1133c:	ldr	r3, [pc, #3376]	; 12074 <dcngettext@plt+0x105c>
   11340:	cmn	r5, #1
   11344:	add	r2, r6, r7, lsl #2
   11348:	ldr	r3, [r3]
   1134c:	moveq	r5, #0
   11350:	cmp	r3, r7
   11354:	str	r2, [sp, #80]	; 0x50
   11358:	addeq	r2, r2, #4
   1135c:	streq	r2, [sp, #80]	; 0x50
   11360:	ldreq	r2, [pc, #3344]	; 12078 <dcngettext@plt+0x1060>
   11364:	streq	r2, [r6, r7, lsl #2]
   11368:	add	r6, r6, r3, lsl #2
   1136c:	ldr	r3, [sp, #80]	; 0x50
   11370:	cmp	r3, r6
   11374:	bls	120f0 <dcngettext@plt+0x10d8>
   11378:	cmp	r5, #0
   1137c:	movne	r3, #42	; 0x2a
   11380:	moveq	r3, #32
   11384:	str	r3, [sp, #100]	; 0x64
   11388:	uxtb	r3, r3
   1138c:	str	r3, [sp, #96]	; 0x60
   11390:	mov	r3, #1
   11394:	str	r6, [sp, #52]	; 0x34
   11398:	str	r3, [sp, #72]	; 0x48
   1139c:	ldr	r3, [sp, #32]
   113a0:	cmp	r3, #0
   113a4:	ldr	r3, [sp, #52]	; 0x34
   113a8:	ldr	r0, [r3], #4
   113ac:	str	r0, [sp, #48]	; 0x30
   113b0:	str	r3, [sp, #52]	; 0x34
   113b4:	beq	11a08 <dcngettext@plt+0x9f0>
   113b8:	ldr	r1, [pc, #3256]	; 12078 <dcngettext@plt+0x1060>
   113bc:	bl	10dc0 <strcmp@plt>
   113c0:	subs	r3, r0, #0
   113c4:	str	r3, [sp, #56]	; 0x38
   113c8:	bne	11ad8 <dcngettext@plt+0xac0>
   113cc:	mov	r3, #1
   113d0:	mov	r2, #5
   113d4:	ldr	r1, [pc, #3232]	; 1207c <dcngettext@plt+0x1064>
   113d8:	strb	r3, [sl, #4]
   113dc:	bl	10e2c <dcgettext@plt>
   113e0:	ldr	r3, [pc, #3224]	; 12080 <dcngettext@plt+0x1068>
   113e4:	ldr	r9, [r3]
   113e8:	str	r0, [sp, #48]	; 0x30
   113ec:	mov	r3, #0
   113f0:	mov	r0, #0
   113f4:	mov	r1, #0
   113f8:	mov	r2, r0
   113fc:	mov	fp, r3
   11400:	str	r3, [sp, #84]	; 0x54
   11404:	str	r3, [sp, #108]	; 0x6c
   11408:	str	r3, [sp, #112]	; 0x70
   1140c:	mov	r3, r1
   11410:	strd	r0, [sp, #64]	; 0x40
   11414:	strd	r2, [sp, #40]	; 0x28
   11418:	strd	r2, [sp, #24]
   1141c:	mov	r2, #1
   11420:	mov	r3, #0
   11424:	strd	r2, [sp, #16]
   11428:	mov	r3, r9
   1142c:	mov	r2, #10
   11430:	add	r1, sp, #112	; 0x70
   11434:	add	r0, sp, #108	; 0x6c
   11438:	bl	10db4 <__getdelim@plt>
   1143c:	subs	r7, r0, #0
   11440:	ble	11720 <dcngettext@plt+0x708>
   11444:	ldr	r4, [sp, #108]	; 0x6c
   11448:	ldrb	r3, [r4]
   1144c:	cmp	r3, #35	; 0x23
   11450:	beq	11510 <dcngettext@plt+0x4f8>
   11454:	add	r2, r4, r7
   11458:	ldrb	r2, [r2, #-1]
   1145c:	cmp	r2, #10
   11460:	subeq	r7, r7, #1
   11464:	moveq	r3, #0
   11468:	strbeq	r3, [r4, r7]
   1146c:	ldreq	r4, [sp, #108]	; 0x6c
   11470:	ldrbeq	r3, [r4]
   11474:	cmp	r3, #32
   11478:	cmpne	r3, #9
   1147c:	moveq	r8, #1
   11480:	movne	r8, #0
   11484:	bne	114a4 <dcngettext@plt+0x48c>
   11488:	mov	r2, r4
   1148c:	rsb	r1, r4, #1
   11490:	add	r8, r1, r2
   11494:	ldrb	r3, [r2, #1]!
   11498:	cmp	r3, #9
   1149c:	cmpne	r3, #32
   114a0:	beq	11490 <dcngettext@plt+0x478>
   114a4:	cmp	r3, #92	; 0x5c
   114a8:	addeq	r8, r8, #1
   114ac:	add	r6, r4, r8
   114b0:	mov	r0, r6
   114b4:	mov	r2, #6
   114b8:	ldr	r1, [pc, #3012]	; 12084 <dcngettext@plt+0x106c>
   114bc:	ldreq	r5, [sp, #32]
   114c0:	movne	r5, #0
   114c4:	bl	10ff4 <strncmp@plt>
   114c8:	cmp	r0, #0
   114cc:	bne	1157c <dcngettext@plt+0x564>
   114d0:	add	r3, r8, #6
   114d4:	ldrb	r2, [r4, r3]
   114d8:	cmp	r2, #32
   114dc:	addeq	r3, r8, #7
   114e0:	ldrbeq	r2, [r4, r3]
   114e4:	cmp	r2, #40	; 0x28
   114e8:	beq	11a68 <dcngettext@plt+0xa50>
   114ec:	ldr	r2, [sp, #24]
   114f0:	ldrb	r3, [sl, #7]
   114f4:	adds	r2, r2, #1
   114f8:	str	r2, [sp, #24]
   114fc:	ldr	r2, [sp, #28]
   11500:	adc	r2, r2, #0
   11504:	cmp	r3, #0
   11508:	str	r2, [sp, #28]
   1150c:	bne	118bc <dcngettext@plt+0x8a4>
   11510:	ldr	r3, [r9]
   11514:	ands	r3, r3, #48	; 0x30
   11518:	bne	11720 <dcngettext@plt+0x708>
   1151c:	ldr	r2, [sp, #16]
   11520:	adds	r2, r2, #1
   11524:	str	r2, [sp, #16]
   11528:	ldr	r2, [sp, #20]
   1152c:	adc	r2, r2, #0
   11530:	str	r2, [sp, #20]
   11534:	ldrd	r0, [sp, #16]
   11538:	orrs	r2, r0, r1
   1153c:	bne	11428 <dcngettext@plt+0x410>
   11540:	mov	r0, r3
   11544:	mov	r2, #5
   11548:	ldr	r1, [pc, #2872]	; 12088 <dcngettext@plt+0x1070>
   1154c:	mov	r4, r3
   11550:	bl	10e2c <dcgettext@plt>
   11554:	ldr	r2, [sp, #48]	; 0x30
   11558:	mov	r1, #3
   1155c:	mov	r5, r0
   11560:	mov	r0, r4
   11564:	bl	1ff98 <dcngettext@plt+0xef80>
   11568:	mov	r2, r5
   1156c:	mov	r1, r4
   11570:	mov	r3, r0
   11574:	mov	r0, #1
   11578:	bl	10ea4 <error@plt>
   1157c:	ldrb	r1, [r4, r8]
   11580:	ldr	r3, [sl, #12]
   11584:	sub	r2, r7, r8
   11588:	cmp	r1, #92	; 0x5c
   1158c:	addeq	r3, r3, #1
   11590:	cmp	r2, r3
   11594:	bcc	114ec <dcngettext@plt+0x4d4>
   11598:	ldr	r3, [sl]
   1159c:	add	r8, r8, r3
   115a0:	ldrb	r3, [r4, r8]
   115a4:	cmp	r3, #32
   115a8:	cmpne	r3, #9
   115ac:	movne	r3, #1
   115b0:	moveq	r3, #0
   115b4:	bne	114ec <dcngettext@plt+0x4d4>
   115b8:	strb	r3, [r4, r8]
   115bc:	mov	r0, r6
   115c0:	bl	12288 <dcngettext@plt+0x1270>
   115c4:	cmp	r0, #0
   115c8:	beq	114ec <dcngettext@plt+0x4d4>
   115cc:	add	r1, r8, #1
   115d0:	sub	r3, r7, r1
   115d4:	cmp	r3, #1
   115d8:	ldr	r3, [pc, #2660]	; 12044 <dcngettext@plt+0x102c>
   115dc:	ldr	r2, [r3, #4]
   115e0:	beq	11ac0 <dcngettext@plt+0xaa8>
   115e4:	ldrb	r3, [r4, r1]
   115e8:	cmp	r3, #32
   115ec:	cmpne	r3, #42	; 0x2a
   115f0:	movne	r3, #1
   115f4:	moveq	r3, #0
   115f8:	bne	11ac0 <dcngettext@plt+0xaa8>
   115fc:	cmp	r2, #1
   11600:	addne	r1, r8, #2
   11604:	ldrne	r2, [pc, #2616]	; 12044 <dcngettext@plt+0x102c>
   11608:	strne	r3, [r2, #4]
   1160c:	cmp	r5, #0
   11610:	add	r4, r4, r1
   11614:	bne	11d44 <dcngettext@plt+0xd2c>
   11618:	ldr	r3, [sp, #56]	; 0x38
   1161c:	cmp	r3, #0
   11620:	bne	11638 <dcngettext@plt+0x620>
   11624:	ldr	r1, [pc, #2636]	; 12078 <dcngettext@plt+0x1060>
   11628:	mov	r0, r4
   1162c:	bl	10dc0 <strcmp@plt>
   11630:	cmp	r0, #0
   11634:	beq	114ec <dcngettext@plt+0x4d4>
   11638:	ldrb	r7, [sl, #6]
   1163c:	cmp	r7, #0
   11640:	movne	r7, #0
   11644:	strne	r7, [sp, #60]	; 0x3c
   11648:	bne	11670 <dcngettext@plt+0x658>
   1164c:	mov	r1, #10
   11650:	mov	r0, r4
   11654:	bl	10f1c <strchr@plt>
   11658:	ldr	r3, [sp, #32]
   1165c:	cmp	r0, #0
   11660:	movne	r7, r3
   11664:	moveq	r3, #0
   11668:	movne	r3, #1
   1166c:	str	r3, [sp, #60]	; 0x3c
   11670:	add	r2, sp, #107	; 0x6b
   11674:	add	r1, sp, #192	; 0xc0
   11678:	mov	r0, r4
   1167c:	bl	12438 <dcngettext@plt+0x1420>
   11680:	subs	r3, r0, #0
   11684:	str	r3, [sp, #76]	; 0x4c
   11688:	bne	11908 <dcngettext@plt+0x8f0>
   1168c:	ldr	r2, [sp, #40]	; 0x28
   11690:	ldrb	r3, [sl, #6]
   11694:	adds	r2, r2, #1
   11698:	str	r2, [sp, #40]	; 0x28
   1169c:	ldr	r2, [sp, #44]	; 0x2c
   116a0:	adc	r2, r2, #0
   116a4:	cmp	r3, #0
   116a8:	str	r2, [sp, #44]	; 0x2c
   116ac:	bne	11710 <dcngettext@plt+0x6f8>
   116b0:	ldr	r3, [sp, #60]	; 0x3c
   116b4:	cmp	r3, #0
   116b8:	beq	116e4 <dcngettext@plt+0x6cc>
   116bc:	ldr	r3, [pc, #2408]	; 1202c <dcngettext@plt+0x1014>
   116c0:	ldr	r0, [r3]
   116c4:	ldr	r3, [r0, #20]
   116c8:	ldr	r2, [r0, #24]
   116cc:	cmp	r3, r2
   116d0:	addcc	r1, r3, #1
   116d4:	movcc	r2, #92	; 0x5c
   116d8:	strcc	r1, [r0, #20]
   116dc:	strbcc	r2, [r3]
   116e0:	bcs	1200c <dcngettext@plt+0xff4>
   116e4:	mov	r1, r7
   116e8:	mov	r0, r4
   116ec:	bl	12378 <dcngettext@plt+0x1360>
   116f0:	ldr	r1, [pc, #2452]	; 1208c <dcngettext@plt+0x1074>
   116f4:	mov	r2, #5
   116f8:	mov	r0, #0
   116fc:	bl	10e2c <dcgettext@plt>
   11700:	ldr	r1, [pc, #2440]	; 12090 <dcngettext@plt+0x1078>
   11704:	mov	r2, r0
   11708:	mov	r0, #1
   1170c:	bl	10f58 <__printf_chk@plt>
   11710:	ldr	r3, [r9]
   11714:	ldr	fp, [sp, #32]
   11718:	ands	r3, r3, #48	; 0x30
   1171c:	beq	1151c <dcngettext@plt+0x504>
   11720:	ldr	r0, [sp, #108]	; 0x6c
   11724:	bl	10de4 <free@plt>
   11728:	ldr	r4, [r9]
   1172c:	ands	r4, r4, #32
   11730:	bne	11d5c <dcngettext@plt+0xd44>
   11734:	ldr	r3, [sp, #56]	; 0x38
   11738:	cmp	r3, #0
   1173c:	bne	11cc0 <dcngettext@plt+0xca8>
   11740:	cmp	fp, #0
   11744:	beq	11d00 <dcngettext@plt+0xce8>
   11748:	ldrb	r3, [sl, #6]
   1174c:	cmp	r3, #0
   11750:	bne	11b20 <dcngettext@plt+0xb08>
   11754:	ldrd	r0, [sp, #24]
   11758:	orrs	r3, r0, r1
   1175c:	beq	117a8 <dcngettext@plt+0x790>
   11760:	mov	r3, #0
   11764:	cmp	r1, r3
   11768:	mvn	r2, #0
   1176c:	cmpeq	r0, r2
   11770:	ldrls	r3, [sp, #24]
   11774:	bhi	11f90 <dcngettext@plt+0xf78>
   11778:	mov	r2, #5
   1177c:	str	r2, [sp]
   11780:	ldr	r1, [pc, #2316]	; 12094 <dcngettext@plt+0x107c>
   11784:	ldr	r2, [pc, #2316]	; 12098 <dcngettext@plt+0x1080>
   11788:	mov	r0, #0
   1178c:	bl	11018 <dcngettext@plt>
   11790:	ldrd	r2, [sp, #24]
   11794:	mov	r1, #0
   11798:	strd	r2, [sp]
   1179c:	mov	r2, r0
   117a0:	mov	r0, r1
   117a4:	bl	10ea4 <error@plt>
   117a8:	ldrd	r0, [sp, #40]	; 0x28
   117ac:	orrs	r3, r0, r1
   117b0:	beq	117fc <dcngettext@plt+0x7e4>
   117b4:	mov	r3, #0
   117b8:	cmp	r1, r3
   117bc:	mvn	r2, #0
   117c0:	cmpeq	r0, r2
   117c4:	ldrls	r3, [sp, #40]	; 0x28
   117c8:	bhi	11f78 <dcngettext@plt+0xf60>
   117cc:	mov	r2, #5
   117d0:	str	r2, [sp]
   117d4:	ldr	r1, [pc, #2240]	; 1209c <dcngettext@plt+0x1084>
   117d8:	ldr	r2, [pc, #2240]	; 120a0 <dcngettext@plt+0x1088>
   117dc:	mov	r0, #0
   117e0:	bl	11018 <dcngettext@plt>
   117e4:	ldrd	r2, [sp, #40]	; 0x28
   117e8:	mov	r1, #0
   117ec:	strd	r2, [sp]
   117f0:	mov	r2, r0
   117f4:	mov	r0, r1
   117f8:	bl	10ea4 <error@plt>
   117fc:	ldrd	r0, [sp, #64]	; 0x40
   11800:	orrs	r3, r0, r1
   11804:	beq	11850 <dcngettext@plt+0x838>
   11808:	mov	r3, #0
   1180c:	cmp	r1, r3
   11810:	mvn	r2, #0
   11814:	cmpeq	r0, r2
   11818:	ldrls	r3, [sp, #64]	; 0x40
   1181c:	bhi	11f60 <dcngettext@plt+0xf48>
   11820:	mov	r2, #5
   11824:	str	r2, [sp]
   11828:	ldr	r1, [pc, #2164]	; 120a4 <dcngettext@plt+0x108c>
   1182c:	ldr	r2, [pc, #2164]	; 120a8 <dcngettext@plt+0x1090>
   11830:	mov	r0, #0
   11834:	bl	11018 <dcngettext@plt>
   11838:	ldrd	r2, [sp, #64]	; 0x40
   1183c:	mov	r1, #0
   11840:	strd	r2, [sp]
   11844:	mov	r2, r0
   11848:	mov	r0, r1
   1184c:	bl	10ea4 <error@plt>
   11850:	ldrb	r3, [sl, #5]
   11854:	cmp	r3, #0
   11858:	beq	11b20 <dcngettext@plt+0xb08>
   1185c:	ldr	r3, [sp, #84]	; 0x54
   11860:	cmp	r3, #0
   11864:	beq	11fc4 <dcngettext@plt+0xfac>
   11868:	ldrd	r2, [sp, #64]	; 0x40
   1186c:	ldrd	r0, [sp, #40]	; 0x28
   11870:	mov	lr, r2
   11874:	orr	ip, r0, r2
   11878:	orr	r3, r1, r3
   1187c:	str	ip, [sp, #88]	; 0x58
   11880:	str	r3, [sp, #92]	; 0x5c
   11884:	ldrd	r2, [sp, #88]	; 0x58
   11888:	orrs	r3, r2, r3
   1188c:	bne	118a8 <dcngettext@plt+0x890>
   11890:	ldrd	r2, [sp, #24]
   11894:	ldrb	r4, [sl, #9]
   11898:	mov	r1, r2
   1189c:	orrs	r3, r1, r3
   118a0:	eor	r4, r4, #1
   118a4:	orreq	r4, r4, #1
   118a8:	and	r4, r4, #1
   118ac:	ldr	r3, [sp, #72]	; 0x48
   118b0:	and	r3, r3, r4
   118b4:	str	r3, [sp, #72]	; 0x48
   118b8:	b	11a24 <dcngettext@plt+0xa0c>
   118bc:	mov	r2, #5
   118c0:	ldr	r1, [pc, #2020]	; 120ac <dcngettext@plt+0x1094>
   118c4:	mov	r0, #0
   118c8:	bl	10e2c <dcgettext@plt>
   118cc:	ldr	r2, [sp, #48]	; 0x30
   118d0:	mov	r1, #3
   118d4:	mov	r4, r0
   118d8:	mov	r0, #0
   118dc:	bl	1ff98 <dcngettext@plt+0xef80>
   118e0:	mov	r2, r4
   118e4:	ldrd	r4, [sp, #16]
   118e8:	ldr	r3, [pc, #1940]	; 12084 <dcngettext@plt+0x106c>
   118ec:	mov	r1, #0
   118f0:	str	r3, [sp, #8]
   118f4:	strd	r4, [sp]
   118f8:	mov	r3, r0
   118fc:	mov	r0, r1
   11900:	bl	10ea4 <error@plt>
   11904:	b	11510 <dcngettext@plt+0x4f8>
   11908:	ldrb	r3, [sl, #5]
   1190c:	cmp	r3, #0
   11910:	beq	11920 <dcngettext@plt+0x908>
   11914:	ldrb	r3, [sp, #107]	; 0x6b
   11918:	cmp	r3, #0
   1191c:	bne	11710 <dcngettext@plt+0x6f8>
   11920:	ldr	r8, [sl]
   11924:	lsrs	r8, r8, #1
   11928:	beq	11c84 <dcngettext@plt+0xc6c>
   1192c:	bl	10ed4 <__ctype_tolower_loc@plt>
   11930:	mov	r5, #0
   11934:	ldr	ip, [pc, #1908]	; 120b0 <dcngettext@plt+0x1098>
   11938:	add	r2, sp, #191	; 0xbf
   1193c:	add	lr, r6, #1
   11940:	ldr	r1, [r0]
   11944:	b	11970 <dcngettext@plt+0x958>
   11948:	and	r3, r3, #15
   1194c:	ldrb	r0, [lr, r5, lsl #1]
   11950:	add	r3, ip, r3
   11954:	ldrb	r3, [r3, #264]	; 0x108
   11958:	ldr	r0, [r1, r0, lsl #2]
   1195c:	cmp	r0, r3
   11960:	bne	1198c <dcngettext@plt+0x974>
   11964:	add	r5, r5, #1
   11968:	cmp	r8, r5
   1196c:	beq	11c84 <dcngettext@plt+0xc6c>
   11970:	ldrb	r3, [r2, #1]!
   11974:	ldrb	fp, [r6, r5, lsl #1]
   11978:	add	r0, ip, r3, lsr #4
   1197c:	ldr	fp, [r1, fp, lsl #2]
   11980:	ldrb	r0, [r0, #264]	; 0x108
   11984:	cmp	fp, r0
   11988:	beq	11948 <dcngettext@plt+0x930>
   1198c:	ldr	r2, [sp, #64]	; 0x40
   11990:	ldrb	r3, [sl, #6]
   11994:	adds	r2, r2, #1
   11998:	str	r2, [sp, #64]	; 0x40
   1199c:	ldr	r2, [sp, #68]	; 0x44
   119a0:	adc	r2, r2, #0
   119a4:	cmp	r3, #0
   119a8:	str	r2, [sp, #68]	; 0x44
   119ac:	bne	11710 <dcngettext@plt+0x6f8>
   119b0:	ldr	r3, [sp, #60]	; 0x3c
   119b4:	cmp	r3, #0
   119b8:	beq	119e4 <dcngettext@plt+0x9cc>
   119bc:	ldr	r3, [pc, #1640]	; 1202c <dcngettext@plt+0x1014>
   119c0:	ldr	r0, [r3]
   119c4:	ldr	r3, [r0, #20]
   119c8:	ldr	r2, [r0, #24]
   119cc:	cmp	r3, r2
   119d0:	addcc	r1, r3, #1
   119d4:	movcc	r2, #92	; 0x5c
   119d8:	strcc	r1, [r0, #20]
   119dc:	strbcc	r2, [r3]
   119e0:	bcs	120fc <dcngettext@plt+0x10e4>
   119e4:	mov	r1, r7
   119e8:	mov	r0, r4
   119ec:	bl	12378 <dcngettext@plt+0x1360>
   119f0:	cmp	r8, r5
   119f4:	beq	11e50 <dcngettext@plt+0xe38>
   119f8:	mov	r2, #5
   119fc:	ldr	r1, [pc, #1712]	; 120b4 <dcngettext@plt+0x109c>
   11a00:	mov	r0, #0
   11a04:	b	116fc <dcngettext@plt+0x6e4>
   11a08:	add	r2, sp, #112	; 0x70
   11a0c:	add	r1, sp, #120	; 0x78
   11a10:	ldr	r0, [sp, #48]	; 0x30
   11a14:	bl	12438 <dcngettext@plt+0x1420>
   11a18:	subs	r4, r0, #0
   11a1c:	bne	11b30 <dcngettext@plt+0xb18>
   11a20:	str	r4, [sp, #72]	; 0x48
   11a24:	ldr	r3, [sp, #80]	; 0x50
   11a28:	ldr	r2, [sp, #52]	; 0x34
   11a2c:	cmp	r3, r2
   11a30:	bhi	1139c <dcngettext@plt+0x384>
   11a34:	ldrb	r3, [sl, #4]
   11a38:	cmp	r3, #0
   11a3c:	bne	11e98 <dcngettext@plt+0xe80>
   11a40:	ldr	r3, [pc, #1488]	; 12018 <dcngettext@plt+0x1000>
   11a44:	ldr	r1, [sp, #72]	; 0x48
   11a48:	ldr	r2, [sp, #260]	; 0x104
   11a4c:	ldr	r3, [r3]
   11a50:	eor	r0, r1, #1
   11a54:	cmp	r2, r3
   11a58:	uxtb	r0, r0
   11a5c:	bne	12164 <dcngettext@plt+0x114c>
   11a60:	add	sp, sp, #268	; 0x10c
   11a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a68:	add	r3, r3, #1
   11a6c:	subs	r7, r7, r3
   11a70:	beq	114ec <dcngettext@plt+0x4d4>
   11a74:	subs	r7, r7, #1
   11a78:	add	r4, r4, r3
   11a7c:	beq	11aa8 <dcngettext@plt+0xa90>
   11a80:	ldrb	r2, [r4, r7]
   11a84:	add	r3, r4, r7
   11a88:	cmp	r2, #41	; 0x29
   11a8c:	bne	11aa0 <dcngettext@plt+0xa88>
   11a90:	b	11bf0 <dcngettext@plt+0xbd8>
   11a94:	ldrb	r2, [r3, #-1]!
   11a98:	cmp	r2, #41	; 0x29
   11a9c:	beq	11bec <dcngettext@plt+0xbd4>
   11aa0:	subs	r7, r7, #1
   11aa4:	bne	11a94 <dcngettext@plt+0xa7c>
   11aa8:	ldrb	r3, [r4]
   11aac:	cmp	r3, #41	; 0x29
   11ab0:	bne	114ec <dcngettext@plt+0x4d4>
   11ab4:	mov	r6, r4
   11ab8:	mov	r7, #0
   11abc:	b	11bf4 <dcngettext@plt+0xbdc>
   11ac0:	cmp	r2, #0
   11ac4:	beq	114ec <dcngettext@plt+0x4d4>
   11ac8:	ldr	r2, [pc, #1396]	; 12044 <dcngettext@plt+0x102c>
   11acc:	mov	r3, #1
   11ad0:	str	r3, [r2, #4]
   11ad4:	b	1160c <dcngettext@plt+0x5f4>
   11ad8:	ldr	r1, [pc, #1496]	; 120b8 <dcngettext@plt+0x10a0>
   11adc:	ldr	r0, [sp, #48]	; 0x30
   11ae0:	bl	1de68 <dcngettext@plt+0xce50>
   11ae4:	subs	r9, r0, #0
   11ae8:	bne	113ec <dcngettext@plt+0x3d4>
   11aec:	bl	10f28 <__errno_location@plt>
   11af0:	ldr	r2, [sp, #48]	; 0x30
   11af4:	mov	r1, #3
   11af8:	ldr	r4, [r0]
   11afc:	mov	r0, r9
   11b00:	bl	1ff98 <dcngettext@plt+0xef80>
   11b04:	mov	r1, r4
   11b08:	ldr	r2, [pc, #1452]	; 120bc <dcngettext@plt+0x10a4>
   11b0c:	mov	r4, r9
   11b10:	mov	r3, r0
   11b14:	mov	r0, r9
   11b18:	bl	10ea4 <error@plt>
   11b1c:	b	118ac <dcngettext@plt+0x894>
   11b20:	ldr	r3, [sp, #84]	; 0x54
   11b24:	cmp	r3, #0
   11b28:	bne	11868 <dcngettext@plt+0x850>
   11b2c:	b	118a8 <dcngettext@plt+0x890>
   11b30:	mov	r1, #92	; 0x5c
   11b34:	ldr	r0, [sp, #48]	; 0x30
   11b38:	bl	10f1c <strchr@plt>
   11b3c:	cmp	r0, #0
   11b40:	beq	11e80 <dcngettext@plt+0xe68>
   11b44:	ldr	r3, [pc, #1272]	; 12044 <dcngettext@plt+0x102c>
   11b48:	ldrb	r3, [r3]
   11b4c:	cmp	r3, #10
   11b50:	beq	11d9c <dcngettext@plt+0xd84>
   11b54:	ldr	r3, [sp, #36]	; 0x24
   11b58:	cmp	r3, #0
   11b5c:	bne	12004 <dcngettext@plt+0xfec>
   11b60:	ldr	r3, [sl]
   11b64:	ldr	r4, [sp, #36]	; 0x24
   11b68:	lsrs	r3, r3, #1
   11b6c:	beq	11ddc <dcngettext@plt+0xdc4>
   11b70:	ldr	r5, [pc, #1352]	; 120c0 <dcngettext@plt+0x10a8>
   11b74:	add	r6, sp, #119	; 0x77
   11b78:	ldrb	r2, [r6, #1]
   11b7c:	mov	r1, r5
   11b80:	mov	r0, #1
   11b84:	bl	10f58 <__printf_chk@plt>
   11b88:	ldr	r2, [sl]
   11b8c:	add	r3, r6, #2
   11b90:	add	r1, sp, #120	; 0x78
   11b94:	sub	r3, r3, r1
   11b98:	cmp	r3, r2, lsr #1
   11b9c:	add	r6, r6, #1
   11ba0:	bcc	11b78 <dcngettext@plt+0xb60>
   11ba4:	ldr	r3, [sp, #36]	; 0x24
   11ba8:	cmp	r3, #0
   11bac:	beq	11ddc <dcngettext@plt+0xdc4>
   11bb0:	ldr	r3, [pc, #1140]	; 1202c <dcngettext@plt+0x1014>
   11bb4:	ldr	r0, [r3]
   11bb8:	ldr	r3, [pc, #1156]	; 12044 <dcngettext@plt+0x102c>
   11bbc:	ldr	r2, [r0, #24]
   11bc0:	ldrb	r1, [r3]
   11bc4:	ldr	r3, [r0, #20]
   11bc8:	cmp	r3, r2
   11bcc:	addcc	r2, r3, #1
   11bd0:	strcc	r2, [r0, #20]
   11bd4:	ldrcc	r4, [sp, #72]	; 0x48
   11bd8:	strbcc	r1, [r3]
   11bdc:	bcc	11a20 <dcngettext@plt+0xa08>
   11be0:	bl	10fa0 <__overflow@plt>
   11be4:	ldr	r4, [sp, #72]	; 0x48
   11be8:	b	11a20 <dcngettext@plt+0xa08>
   11bec:	add	r3, r4, r7
   11bf0:	mov	r6, r3
   11bf4:	cmp	r5, #0
   11bf8:	bne	11e68 <dcngettext@plt+0xe50>
   11bfc:	add	r7, r7, #1
   11c00:	mov	r3, #0
   11c04:	strb	r3, [r6]
   11c08:	ldrb	r3, [r4, r7]
   11c0c:	add	r2, r4, r7
   11c10:	cmp	r3, #32
   11c14:	cmpne	r3, #9
   11c18:	rsbeq	r1, r4, #1
   11c1c:	bne	11c34 <dcngettext@plt+0xc1c>
   11c20:	add	r7, r1, r2
   11c24:	ldrb	r3, [r2, #1]!
   11c28:	cmp	r3, #9
   11c2c:	cmpne	r3, #32
   11c30:	beq	11c20 <dcngettext@plt+0xc08>
   11c34:	cmp	r3, #61	; 0x3d
   11c38:	bne	114ec <dcngettext@plt+0x4d4>
   11c3c:	add	r3, r7, #1
   11c40:	add	r6, r4, r3
   11c44:	ldrb	r3, [r4, r3]
   11c48:	cmp	r3, #9
   11c4c:	cmpne	r3, #32
   11c50:	bne	11c70 <dcngettext@plt+0xc58>
   11c54:	add	r7, r7, #2
   11c58:	add	r3, r4, r7
   11c5c:	mov	r6, r3
   11c60:	ldrb	r2, [r3], #1
   11c64:	cmp	r2, #9
   11c68:	cmpne	r2, #32
   11c6c:	beq	11c5c <dcngettext@plt+0xc44>
   11c70:	mov	r0, r6
   11c74:	bl	12288 <dcngettext@plt+0x1270>
   11c78:	cmp	r0, #0
   11c7c:	bne	11618 <dcngettext@plt+0x600>
   11c80:	b	114ec <dcngettext@plt+0x4d4>
   11c84:	ldrb	r3, [sl, #6]
   11c88:	mov	r5, r8
   11c8c:	cmp	r3, #0
   11c90:	str	r3, [sp, #84]	; 0x54
   11c94:	bne	11710 <dcngettext@plt+0x6f8>
   11c98:	ldrb	r3, [sl, #8]
   11c9c:	cmp	r3, #0
   11ca0:	str	r3, [sp, #84]	; 0x54
   11ca4:	bne	11710 <dcngettext@plt+0x6f8>
   11ca8:	ldr	r3, [sp, #60]	; 0x3c
   11cac:	cmp	r3, #0
   11cb0:	beq	11e3c <dcngettext@plt+0xe24>
   11cb4:	ldr	r3, [sp, #76]	; 0x4c
   11cb8:	str	r3, [sp, #84]	; 0x54
   11cbc:	b	119bc <dcngettext@plt+0x9a4>
   11cc0:	mov	r0, r9
   11cc4:	bl	20968 <dcngettext@plt+0xf950>
   11cc8:	cmp	r0, #0
   11ccc:	beq	11740 <dcngettext@plt+0x728>
   11cd0:	bl	10f28 <__errno_location@plt>
   11cd4:	ldr	r2, [sp, #48]	; 0x30
   11cd8:	mov	r1, #3
   11cdc:	ldr	r5, [r0]
   11ce0:	mov	r0, r4
   11ce4:	bl	1ff98 <dcngettext@plt+0xef80>
   11ce8:	mov	r1, r5
   11cec:	ldr	r2, [pc, #968]	; 120bc <dcngettext@plt+0x10a4>
   11cf0:	mov	r3, r0
   11cf4:	mov	r0, r4
   11cf8:	bl	10ea4 <error@plt>
   11cfc:	b	118ac <dcngettext@plt+0x894>
   11d00:	mov	r2, #5
   11d04:	ldr	r1, [pc, #952]	; 120c4 <dcngettext@plt+0x10ac>
   11d08:	mov	r0, fp
   11d0c:	bl	10e2c <dcgettext@plt>
   11d10:	ldr	r2, [sp, #48]	; 0x30
   11d14:	mov	r1, #3
   11d18:	mov	r5, r0
   11d1c:	mov	r0, fp
   11d20:	bl	1ff98 <dcngettext@plt+0xef80>
   11d24:	ldr	r3, [pc, #856]	; 12084 <dcngettext@plt+0x106c>
   11d28:	mov	r2, r5
   11d2c:	str	r3, [sp]
   11d30:	mov	r1, fp
   11d34:	mov	r3, r0
   11d38:	mov	r0, fp
   11d3c:	bl	10ea4 <error@plt>
   11d40:	b	118a8 <dcngettext@plt+0x890>
   11d44:	sub	r1, r7, r1
   11d48:	mov	r0, r4
   11d4c:	bl	122e4 <dcngettext@plt+0x12cc>
   11d50:	adds	r0, r0, #0
   11d54:	movne	r0, #1
   11d58:	b	11c78 <dcngettext@plt+0xc60>
   11d5c:	mov	r2, #5
   11d60:	ldr	r1, [pc, #864]	; 120c8 <dcngettext@plt+0x10b0>
   11d64:	mov	r0, #0
   11d68:	bl	10e2c <dcgettext@plt>
   11d6c:	ldr	r2, [sp, #48]	; 0x30
   11d70:	mov	r1, #3
   11d74:	mov	r4, r0
   11d78:	mov	r0, #0
   11d7c:	bl	1ff98 <dcngettext@plt+0xef80>
   11d80:	mov	r1, #0
   11d84:	mov	r2, r4
   11d88:	mov	r4, #0
   11d8c:	mov	r3, r0
   11d90:	mov	r0, r1
   11d94:	bl	10ea4 <error@plt>
   11d98:	b	118ac <dcngettext@plt+0x894>
   11d9c:	ldr	r3, [sp, #36]	; 0x24
   11da0:	cmp	r3, #0
   11da4:	bne	11ed4 <dcngettext@plt+0xebc>
   11da8:	ldr	r3, [pc, #636]	; 1202c <dcngettext@plt+0x1014>
   11dac:	ldr	r0, [r3]
   11db0:	ldr	r3, [r0, #20]
   11db4:	ldr	r2, [r0, #24]
   11db8:	cmp	r3, r2
   11dbc:	addcc	r1, r3, #1
   11dc0:	movcc	r2, #92	; 0x5c
   11dc4:	strcc	r1, [r0, #20]
   11dc8:	strbcc	r2, [r3]
   11dcc:	bcs	12120 <dcngettext@plt+0x1108>
   11dd0:	ldr	r3, [sl]
   11dd4:	lsrs	r3, r3, #1
   11dd8:	bne	11b70 <dcngettext@plt+0xb58>
   11ddc:	ldr	r3, [pc, #584]	; 1202c <dcngettext@plt+0x1014>
   11de0:	ldr	r0, [r3]
   11de4:	ldr	r3, [r0, #20]
   11de8:	ldr	r2, [r0, #24]
   11dec:	cmp	r3, r2
   11df0:	addcc	r1, r3, #1
   11df4:	movcc	r2, #32
   11df8:	strcc	r1, [r0, #20]
   11dfc:	strbcc	r2, [r3]
   11e00:	bcs	12108 <dcngettext@plt+0x10f0>
   11e04:	ldr	r3, [pc, #544]	; 1202c <dcngettext@plt+0x1014>
   11e08:	ldr	r0, [r3]
   11e0c:	ldr	r2, [r0, #24]
   11e10:	ldr	r3, [r0, #20]
   11e14:	cmp	r3, r2
   11e18:	addcc	r2, r3, #1
   11e1c:	strcc	r2, [r0, #20]
   11e20:	ldrcc	r2, [sp, #96]	; 0x60
   11e24:	strbcc	r2, [r3]
   11e28:	bcs	12114 <dcngettext@plt+0x10fc>
   11e2c:	mov	r1, r4
   11e30:	ldr	r0, [sp, #48]	; 0x30
   11e34:	bl	12378 <dcngettext@plt+0x1360>
   11e38:	b	11bb0 <dcngettext@plt+0xb98>
   11e3c:	mov	r1, r7
   11e40:	mov	r0, r4
   11e44:	bl	12378 <dcngettext@plt+0x1360>
   11e48:	ldr	r3, [sp, #76]	; 0x4c
   11e4c:	str	r3, [sp, #84]	; 0x54
   11e50:	ldrb	r0, [sl, #8]
   11e54:	cmp	r0, #0
   11e58:	bne	11710 <dcngettext@plt+0x6f8>
   11e5c:	mov	r2, #5
   11e60:	ldr	r1, [pc, #612]	; 120cc <dcngettext@plt+0x10b4>
   11e64:	b	116fc <dcngettext@plt+0x6e4>
   11e68:	mov	r1, r7
   11e6c:	mov	r0, r4
   11e70:	bl	122e4 <dcngettext@plt+0x12cc>
   11e74:	cmp	r0, #0
   11e78:	bne	11bfc <dcngettext@plt+0xbe4>
   11e7c:	b	114ec <dcngettext@plt+0x4d4>
   11e80:	mov	r1, #10
   11e84:	ldr	r0, [sp, #48]	; 0x30
   11e88:	bl	10f1c <strchr@plt>
   11e8c:	cmp	r0, #0
   11e90:	bne	11b44 <dcngettext@plt+0xb2c>
   11e94:	b	11b54 <dcngettext@plt+0xb3c>
   11e98:	ldr	r3, [pc, #480]	; 12080 <dcngettext@plt+0x1068>
   11e9c:	ldr	r0, [r3]
   11ea0:	bl	20968 <dcngettext@plt+0xf950>
   11ea4:	cmn	r0, #1
   11ea8:	bne	11a40 <dcngettext@plt+0xa28>
   11eac:	bl	10f28 <__errno_location@plt>
   11eb0:	mov	r2, #5
   11eb4:	ldr	r1, [pc, #448]	; 1207c <dcngettext@plt+0x1064>
   11eb8:	ldr	r4, [r0]
   11ebc:	mov	r0, #0
   11ec0:	bl	10e2c <dcgettext@plt>
   11ec4:	mov	r1, r4
   11ec8:	mov	r2, r0
   11ecc:	mov	r0, #1
   11ed0:	bl	10ea4 <error@plt>
   11ed4:	ldr	r3, [pc, #336]	; 1202c <dcngettext@plt+0x1014>
   11ed8:	ldr	r0, [r3]
   11edc:	ldr	r3, [r0, #20]
   11ee0:	ldr	r2, [r0, #24]
   11ee4:	cmp	r3, r2
   11ee8:	bcs	1212c <dcngettext@plt+0x1114>
   11eec:	ldr	r4, [sp, #36]	; 0x24
   11ef0:	add	r1, r3, #1
   11ef4:	mov	r2, #92	; 0x5c
   11ef8:	str	r1, [r0, #20]
   11efc:	strb	r2, [r3]
   11f00:	ldr	r3, [pc, #292]	; 1202c <dcngettext@plt+0x1014>
   11f04:	mov	r2, #6
   11f08:	mov	r5, r3
   11f0c:	mov	r1, #1
   11f10:	ldr	r3, [r3]
   11f14:	ldr	r0, [pc, #360]	; 12084 <dcngettext@plt+0x106c>
   11f18:	bl	10e14 <fwrite_unlocked@plt>
   11f1c:	ldr	r3, [r5]
   11f20:	mov	r2, #2
   11f24:	mov	r1, #1
   11f28:	ldr	r0, [pc, #416]	; 120d0 <dcngettext@plt+0x10b8>
   11f2c:	bl	10e14 <fwrite_unlocked@plt>
   11f30:	mov	r1, r4
   11f34:	ldr	r0, [sp, #48]	; 0x30
   11f38:	bl	12378 <dcngettext@plt+0x1360>
   11f3c:	ldr	r3, [r5]
   11f40:	mov	r2, #4
   11f44:	mov	r1, #1
   11f48:	ldr	r0, [pc, #388]	; 120d4 <dcngettext@plt+0x10bc>
   11f4c:	bl	10e14 <fwrite_unlocked@plt>
   11f50:	ldr	r3, [sl]
   11f54:	lsrs	r3, r3, #1
   11f58:	bne	11b70 <dcngettext@plt+0xb58>
   11f5c:	b	11ba4 <dcngettext@plt+0xb8c>
   11f60:	ldr	r2, [pc, #368]	; 120d8 <dcngettext@plt+0x10c0>
   11f64:	mov	r3, #0
   11f68:	bl	20fd4 <dcngettext@plt+0xffbc>
   11f6c:	add	r3, r2, #999424	; 0xf4000
   11f70:	add	r3, r3, #576	; 0x240
   11f74:	b	11820 <dcngettext@plt+0x808>
   11f78:	ldr	r2, [pc, #344]	; 120d8 <dcngettext@plt+0x10c0>
   11f7c:	mov	r3, #0
   11f80:	bl	20fd4 <dcngettext@plt+0xffbc>
   11f84:	add	r3, r2, #999424	; 0xf4000
   11f88:	add	r3, r3, #576	; 0x240
   11f8c:	b	117cc <dcngettext@plt+0x7b4>
   11f90:	ldr	r2, [pc, #320]	; 120d8 <dcngettext@plt+0x10c0>
   11f94:	mov	r3, #0
   11f98:	bl	20fd4 <dcngettext@plt+0xffbc>
   11f9c:	add	r3, r2, #999424	; 0xf4000
   11fa0:	add	r3, r3, #576	; 0x240
   11fa4:	b	11778 <dcngettext@plt+0x760>
   11fa8:	ldr	r3, [sp, #32]
   11fac:	cmp	r3, #0
   11fb0:	moveq	r2, #5
   11fb4:	ldreq	r1, [pc, #288]	; 120dc <dcngettext@plt+0x10c4>
   11fb8:	moveq	r4, r3
   11fbc:	bne	1133c <dcngettext@plt+0x324>
   11fc0:	b	112a8 <dcngettext@plt+0x290>
   11fc4:	ldr	r6, [sp, #84]	; 0x54
   11fc8:	mov	r2, #5
   11fcc:	ldr	r1, [pc, #268]	; 120e0 <dcngettext@plt+0x10c8>
   11fd0:	mov	r0, r6
   11fd4:	bl	10e2c <dcgettext@plt>
   11fd8:	ldr	r2, [sp, #48]	; 0x30
   11fdc:	mov	r1, #3
   11fe0:	mov	r5, r0
   11fe4:	mov	r0, r6
   11fe8:	bl	1ff98 <dcngettext@plt+0xef80>
   11fec:	mov	r2, r5
   11ff0:	mov	r1, r6
   11ff4:	mov	r3, r0
   11ff8:	mov	r0, r6
   11ffc:	bl	10ea4 <error@plt>
   12000:	b	118a8 <dcngettext@plt+0x890>
   12004:	mov	r4, #0
   12008:	b	11f00 <dcngettext@plt+0xee8>
   1200c:	mov	r1, #92	; 0x5c
   12010:	bl	10fa0 <__overflow@plt>
   12014:	b	116e4 <dcngettext@plt+0x6cc>
   12018:	andeq	r2, r3, r8, lsl #30
   1201c:	andeq	r1, r2, r0, asr r8
   12020:	andeq	r1, r2, r0, asr r9
   12024:	andeq	r1, r2, r4, lsr #17
   12028:			; <UNDEFINED> instruction: 0x000129b4
   1202c:	andeq	r3, r3, r4, ror #2
   12030:	andeq	r1, r2, r8, lsl #4
   12034:	muleq	r2, r4, r9
   12038:	andeq	r0, r0, r1, lsl #2
   1203c:	andeq	r0, r0, r3, lsl #2
   12040:	andeq	r3, r3, ip, ror #2
   12044:	strdeq	r3, [r3], -r8
   12048:	andeq	r1, r2, r4, ror #18
   1204c:	andeq	r1, r2, r4, ror r9
   12050:	andeq	r3, r3, r0, lsl #2
   12054:	andeq	r1, r2, r4, lsl #19
   12058:	strdeq	r1, [r2], -r8
   1205c:	andeq	r1, r2, r0, lsr #17
   12060:	andeq	r1, r2, r0, asr #19
   12064:	andeq	r1, r2, ip, asr #22
   12068:	strdeq	r1, [r2], -ip
   1206c:	andeq	r1, r2, r8, lsr sl
   12070:	andeq	r1, r2, ip, lsl #23
   12074:	andeq	r3, r3, r0, asr r1
   12078:	strdeq	r1, [r2], -r0
   1207c:	andeq	r1, r2, ip, asr #23
   12080:	andeq	r3, r3, r0, ror #2
   12084:	andeq	r1, r2, r4, ror r3
   12088:	ldrdeq	r1, [r2], -ip
   1208c:	andeq	r1, r2, r8, lsr #24
   12090:	andeq	r1, r2, ip, lsr ip
   12094:	andeq	r1, r2, r4, asr #25
   12098:	muleq	r2, r4, ip
   1209c:	andeq	r1, r2, r0, lsr #26
   120a0:	strdeq	r1, [r2], -r0
   120a4:	andeq	r1, r2, ip, ror sp
   120a8:	andeq	r1, r2, ip, asr #26
   120ac:	strdeq	r1, [r2], -r8
   120b0:	ldrdeq	r1, [r2], -r0
   120b4:	andeq	r1, r2, r4, asr #24
   120b8:	strdeq	r1, [r2], -r4
   120bc:			; <UNDEFINED> instruction: 0x00021eb8
   120c0:	andeq	r1, r2, r8, asr #27
   120c4:	andeq	r1, r2, r0, ror #24
   120c8:	andeq	r1, r2, r0, asr ip
   120cc:	andeq	r1, r2, ip, asr #24
   120d0:	ldrdeq	r1, [r2], -r0
   120d4:	ldrdeq	r1, [r2], -r4
   120d8:	andeq	r4, pc, r0, asr #4
   120dc:	andeq	r1, r2, ip, lsl #22
   120e0:	andeq	r1, r2, ip, lsr #27
   120e4:	andeq	r1, r2, r4, lsl #21
   120e8:	andeq	r1, r2, ip, asr #21
   120ec:	muleq	r2, ip, r9
   120f0:	mov	r3, #1
   120f4:	str	r3, [sp, #72]	; 0x48
   120f8:	b	11a34 <dcngettext@plt+0xa1c>
   120fc:	mov	r1, #92	; 0x5c
   12100:	bl	10fa0 <__overflow@plt>
   12104:	b	119e4 <dcngettext@plt+0x9cc>
   12108:	mov	r1, #32
   1210c:	bl	10fa0 <__overflow@plt>
   12110:	b	11e04 <dcngettext@plt+0xdec>
   12114:	ldr	r1, [sp, #100]	; 0x64
   12118:	bl	10fa0 <__overflow@plt>
   1211c:	b	11e2c <dcngettext@plt+0xe14>
   12120:	mov	r1, #92	; 0x5c
   12124:	bl	10fa0 <__overflow@plt>
   12128:	b	11dd0 <dcngettext@plt+0xdb8>
   1212c:	mov	r1, #92	; 0x5c
   12130:	bl	10fa0 <__overflow@plt>
   12134:	ldr	r4, [sp, #36]	; 0x24
   12138:	b	11f00 <dcngettext@plt+0xee8>
   1213c:	ldr	r1, [pc, #-96]	; 120e4 <dcngettext@plt+0x10cc>
   12140:	mov	r2, #5
   12144:	mov	r0, #0
   12148:	bl	10e2c <dcgettext@plt>
   1214c:	mov	r1, #0
   12150:	mov	r2, r0
   12154:	mov	r0, r1
   12158:	bl	10ea4 <error@plt>
   1215c:	mov	r0, #1
   12160:	bl	125cc <dcngettext@plt+0x15b4>
   12164:	bl	10e38 <__stack_chk_fail@plt>
   12168:	ldrb	r3, [sl, #6]
   1216c:	cmp	r3, #0
   12170:	beq	11280 <dcngettext@plt+0x268>
   12174:	ldr	r3, [sp, #32]
   12178:	cmp	r3, #0
   1217c:	bne	11314 <dcngettext@plt+0x2fc>
   12180:	mov	r2, #5
   12184:	ldr	r1, [pc, #-164]	; 120e8 <dcngettext@plt+0x10d0>
   12188:	b	12144 <dcngettext@plt+0x112c>
   1218c:	mov	r2, #5
   12190:	ldr	r1, [pc, #-172]	; 120ec <dcngettext@plt+0x10d4>
   12194:	b	112a8 <dcngettext@plt+0x290>
   12198:	mov	fp, #0
   1219c:	mov	lr, #0
   121a0:	pop	{r1}		; (ldr r1, [sp], #4)
   121a4:	mov	r2, sp
   121a8:	push	{r2}		; (str r2, [sp, #-4]!)
   121ac:	push	{r0}		; (str r0, [sp, #-4]!)
   121b0:	ldr	ip, [pc, #16]	; 121c8 <dcngettext@plt+0x11b0>
   121b4:	push	{ip}		; (str ip, [sp, #-4]!)
   121b8:	ldr	r0, [pc, #12]	; 121cc <dcngettext@plt+0x11b4>
   121bc:	ldr	r3, [pc, #12]	; 121d0 <dcngettext@plt+0x11b8>
   121c0:	bl	10ebc <__libc_start_main@plt>
   121c4:	bl	11000 <abort@plt>
   121c8:	andeq	r1, r2, r8, lsr #3
   121cc:	andeq	r1, r1, r8, lsr #32
   121d0:	andeq	r1, r2, r8, asr #2
   121d4:	ldr	r3, [pc, #20]	; 121f0 <dcngettext@plt+0x11d8>
   121d8:	ldr	r2, [pc, #20]	; 121f4 <dcngettext@plt+0x11dc>
   121dc:	add	r3, pc, r3
   121e0:	ldr	r2, [r3, r2]
   121e4:	cmp	r2, #0
   121e8:	bxeq	lr
   121ec:	b	10ee0 <__gmon_start__@plt>
   121f0:	andeq	r0, r2, ip, lsl lr
   121f4:	andeq	r0, r0, ip, ror #1
   121f8:	ldr	r0, [pc, #24]	; 12218 <dcngettext@plt+0x1200>
   121fc:	ldr	r3, [pc, #24]	; 1221c <dcngettext@plt+0x1204>
   12200:	cmp	r3, r0
   12204:	bxeq	lr
   12208:	ldr	r3, [pc, #16]	; 12220 <dcngettext@plt+0x1208>
   1220c:	cmp	r3, #0
   12210:	bxeq	lr
   12214:	bx	r3
   12218:	andeq	r3, r3, r8, asr #2
   1221c:	andeq	r3, r3, r8, asr #2
   12220:	andeq	r0, r0, r0
   12224:	ldr	r0, [pc, #36]	; 12250 <dcngettext@plt+0x1238>
   12228:	ldr	r1, [pc, #36]	; 12254 <dcngettext@plt+0x123c>
   1222c:	sub	r1, r1, r0
   12230:	asr	r1, r1, #2
   12234:	add	r1, r1, r1, lsr #31
   12238:	asrs	r1, r1, #1
   1223c:	bxeq	lr
   12240:	ldr	r3, [pc, #16]	; 12258 <dcngettext@plt+0x1240>
   12244:	cmp	r3, #0
   12248:	bxeq	lr
   1224c:	bx	r3
   12250:	andeq	r3, r3, r8, asr #2
   12254:	andeq	r3, r3, r8, asr #2
   12258:	andeq	r0, r0, r0
   1225c:	push	{r4, lr}
   12260:	ldr	r4, [pc, #24]	; 12280 <dcngettext@plt+0x1268>
   12264:	ldrb	r3, [r4]
   12268:	cmp	r3, #0
   1226c:	popne	{r4, pc}
   12270:	bl	121f8 <dcngettext@plt+0x11e0>
   12274:	mov	r3, #1
   12278:	strb	r3, [r4]
   1227c:	pop	{r4, pc}
   12280:	andeq	r3, r3, r8, ror #2
   12284:	b	12224 <dcngettext@plt+0x120c>
   12288:	ldr	r3, [pc, #80]	; 122e0 <dcngettext@plt+0x12c8>
   1228c:	push	{r4, r5, r6, lr}
   12290:	mov	r5, r0
   12294:	ldr	r4, [r3]
   12298:	cmp	r4, #0
   1229c:	beq	122d0 <dcngettext@plt+0x12b8>
   122a0:	bl	10ef8 <__ctype_b_loc@plt>
   122a4:	mov	r3, r5
   122a8:	add	r1, r5, r4
   122ac:	ldr	ip, [r0]
   122b0:	ldrb	r2, [r3], #1
   122b4:	mov	r5, r3
   122b8:	lsl	r2, r2, #1
   122bc:	ldrh	r0, [ip, r2]
   122c0:	ands	r0, r0, #4096	; 0x1000
   122c4:	popeq	{r4, r5, r6, pc}
   122c8:	cmp	r1, r3
   122cc:	bne	122b0 <dcngettext@plt+0x1298>
   122d0:	ldrb	r0, [r5]
   122d4:	clz	r0, r0
   122d8:	lsr	r0, r0, #5
   122dc:	pop	{r4, r5, r6, pc}
   122e0:	andeq	r3, r3, ip, ror #2
   122e4:	cmp	r1, #0
   122e8:	bxeq	lr
   122ec:	push	{r4, r5, lr}
   122f0:	add	ip, r0, #1
   122f4:	mov	r2, #0
   122f8:	sub	r4, r1, #1
   122fc:	mov	r5, #10
   12300:	ldrb	r3, [r0, r2]
   12304:	cmp	r3, #0
   12308:	beq	12338 <dcngettext@plt+0x1320>
   1230c:	cmp	r3, #92	; 0x5c
   12310:	mov	lr, ip
   12314:	bne	12340 <dcngettext@plt+0x1328>
   12318:	cmp	r4, r2
   1231c:	add	r2, r2, #1
   12320:	beq	12338 <dcngettext@plt+0x1320>
   12324:	ldrb	r3, [r0, r2]
   12328:	cmp	r3, #92	; 0x5c
   1232c:	beq	12370 <dcngettext@plt+0x1358>
   12330:	cmp	r3, #110	; 0x6e
   12334:	beq	12368 <dcngettext@plt+0x1350>
   12338:	mov	r0, #0
   1233c:	pop	{r4, r5, pc}
   12340:	strb	r3, [ip, #-1]
   12344:	add	r2, r2, #1
   12348:	cmp	r1, r2
   1234c:	add	ip, ip, #1
   12350:	bhi	12300 <dcngettext@plt+0x12e8>
   12354:	add	r1, r0, r1
   12358:	cmp	lr, r1
   1235c:	movcc	r3, #0
   12360:	strbcc	r3, [lr]
   12364:	pop	{r4, r5, pc}
   12368:	strb	r5, [ip, #-1]
   1236c:	b	12344 <dcngettext@plt+0x132c>
   12370:	strb	r3, [ip, #-1]
   12374:	b	12344 <dcngettext@plt+0x132c>
   12378:	cmp	r1, #0
   1237c:	beq	12420 <dcngettext@plt+0x1408>
   12380:	push	{r4, r5, r6, r7, r8, lr}
   12384:	mov	r4, r0
   12388:	ldrb	ip, [r0]
   1238c:	cmp	ip, #0
   12390:	popeq	{r4, r5, r6, r7, r8, pc}
   12394:	ldr	r6, [pc, #144]	; 1242c <dcngettext@plt+0x1414>
   12398:	ldr	r7, [pc, #144]	; 12430 <dcngettext@plt+0x1418>
   1239c:	ldr	r5, [pc, #144]	; 12434 <dcngettext@plt+0x141c>
   123a0:	b	123cc <dcngettext@plt+0x13b4>
   123a4:	ldr	r3, [lr, #20]
   123a8:	ldr	r2, [lr, #24]
   123ac:	add	r1, r3, #1
   123b0:	cmp	r3, r2
   123b4:	strcc	r1, [lr, #20]
   123b8:	strbcc	ip, [r3]
   123bc:	bcs	12410 <dcngettext@plt+0x13f8>
   123c0:	ldrb	ip, [r4, #1]!
   123c4:	cmp	ip, #0
   123c8:	popeq	{r4, r5, r6, r7, r8, pc}
   123cc:	cmp	ip, #10
   123d0:	ldr	lr, [r6]
   123d4:	beq	123f8 <dcngettext@plt+0x13e0>
   123d8:	cmp	ip, #92	; 0x5c
   123dc:	mov	r3, lr
   123e0:	mov	r2, #2
   123e4:	mov	r1, #1
   123e8:	mov	r0, r5
   123ec:	bne	123a4 <dcngettext@plt+0x138c>
   123f0:	bl	10e14 <fwrite_unlocked@plt>
   123f4:	b	123c0 <dcngettext@plt+0x13a8>
   123f8:	mov	r3, lr
   123fc:	mov	r2, #2
   12400:	mov	r1, #1
   12404:	mov	r0, r7
   12408:	bl	10e14 <fwrite_unlocked@plt>
   1240c:	b	123c0 <dcngettext@plt+0x13a8>
   12410:	mov	r1, ip
   12414:	mov	r0, lr
   12418:	bl	10fa0 <__overflow@plt>
   1241c:	b	123c0 <dcngettext@plt+0x13a8>
   12420:	ldr	r3, [pc, #4]	; 1242c <dcngettext@plt+0x1414>
   12424:	ldr	r1, [r3]
   12428:	b	10d9c <fputs_unlocked@plt>
   1242c:	andeq	r3, r3, r4, ror #2
   12430:	andeq	r1, r2, r8, ror #5
   12434:	andeq	r1, r2, ip, ror #5
   12438:	push	{r4, r5, r6, r7, r8, lr}
   1243c:	mov	r6, r1
   12440:	ldr	r1, [pc, #368]	; 125b8 <dcngettext@plt+0x15a0>
   12444:	mov	r5, r2
   12448:	mov	r7, r0
   1244c:	bl	10dc0 <strcmp@plt>
   12450:	mov	r3, #0
   12454:	strb	r3, [r5]
   12458:	cmp	r0, r3
   1245c:	bne	124a0 <dcngettext@plt+0x1488>
   12460:	ldr	r5, [pc, #340]	; 125bc <dcngettext@plt+0x15a4>
   12464:	ldr	r3, [pc, #340]	; 125c0 <dcngettext@plt+0x15a8>
   12468:	mov	r2, #1
   1246c:	ldr	r4, [r5]
   12470:	mov	r1, #2
   12474:	mov	r0, r4
   12478:	strb	r2, [r3, #4]
   1247c:	bl	1de34 <dcngettext@plt+0xce1c>
   12480:	mov	r1, r6
   12484:	mov	r0, r4
   12488:	bl	1de08 <dcngettext@plt+0xcdf0>
   1248c:	cmp	r0, #0
   12490:	bne	12518 <dcngettext@plt+0x1500>
   12494:	mov	r4, #1
   12498:	mov	r0, r4
   1249c:	pop	{r4, r5, r6, r7, r8, pc}
   124a0:	ldr	r1, [pc, #284]	; 125c4 <dcngettext@plt+0x15ac>
   124a4:	mov	r0, r7
   124a8:	bl	1de68 <dcngettext@plt+0xce50>
   124ac:	subs	r4, r0, #0
   124b0:	beq	12564 <dcngettext@plt+0x154c>
   124b4:	mov	r1, #2
   124b8:	bl	1de34 <dcngettext@plt+0xce1c>
   124bc:	mov	r1, r6
   124c0:	mov	r0, r4
   124c4:	bl	1de08 <dcngettext@plt+0xcdf0>
   124c8:	subs	r5, r0, #0
   124cc:	ldrne	r5, [pc, #232]	; 125bc <dcngettext@plt+0x15a4>
   124d0:	bne	12518 <dcngettext@plt+0x1500>
   124d4:	mov	r0, r4
   124d8:	bl	20968 <dcngettext@plt+0xf950>
   124dc:	cmp	r0, #0
   124e0:	beq	12494 <dcngettext@plt+0x147c>
   124e4:	bl	10f28 <__errno_location@plt>
   124e8:	mov	r2, r7
   124ec:	mov	r1, #3
   124f0:	mov	r4, r5
   124f4:	ldr	r6, [r0]
   124f8:	mov	r0, r5
   124fc:	bl	1ff98 <dcngettext@plt+0xef80>
   12500:	mov	r1, r6
   12504:	ldr	r2, [pc, #188]	; 125c8 <dcngettext@plt+0x15b0>
   12508:	mov	r3, r0
   1250c:	mov	r0, r5
   12510:	bl	10ea4 <error@plt>
   12514:	b	12498 <dcngettext@plt+0x1480>
   12518:	bl	10f28 <__errno_location@plt>
   1251c:	mov	r2, r7
   12520:	mov	r1, #3
   12524:	ldr	r6, [r0]
   12528:	mov	r0, #0
   1252c:	bl	1ff98 <dcngettext@plt+0xef80>
   12530:	mov	r1, r6
   12534:	ldr	r2, [pc, #140]	; 125c8 <dcngettext@plt+0x15b0>
   12538:	mov	r3, r0
   1253c:	mov	r0, #0
   12540:	bl	10ea4 <error@plt>
   12544:	ldr	r3, [r5]
   12548:	cmp	r3, r4
   1254c:	moveq	r4, #0
   12550:	beq	12498 <dcngettext@plt+0x1480>
   12554:	mov	r0, r4
   12558:	bl	20968 <dcngettext@plt+0xf950>
   1255c:	mov	r4, #0
   12560:	b	12498 <dcngettext@plt+0x1480>
   12564:	ldr	r3, [pc, #84]	; 125c0 <dcngettext@plt+0x15a8>
   12568:	ldrb	r4, [r3, #5]
   1256c:	bl	10f28 <__errno_location@plt>
   12570:	cmp	r4, #0
   12574:	ldr	r6, [r0]
   12578:	beq	1258c <dcngettext@plt+0x1574>
   1257c:	cmp	r6, #2
   12580:	moveq	r3, #1
   12584:	strbeq	r3, [r5]
   12588:	beq	12498 <dcngettext@plt+0x1480>
   1258c:	mov	r2, r7
   12590:	mov	r1, #3
   12594:	mov	r0, #0
   12598:	bl	1ff98 <dcngettext@plt+0xef80>
   1259c:	mov	r1, r6
   125a0:	ldr	r2, [pc, #32]	; 125c8 <dcngettext@plt+0x15b0>
   125a4:	mov	r4, #0
   125a8:	mov	r3, r0
   125ac:	mov	r0, #0
   125b0:	bl	10ea4 <error@plt>
   125b4:	b	12498 <dcngettext@plt+0x1480>
   125b8:	strdeq	r1, [r2], -r0
   125bc:	andeq	r3, r3, r0, ror #2
   125c0:	andeq	r3, r3, ip, ror #2
   125c4:	strdeq	r1, [r2], -r4
   125c8:			; <UNDEFINED> instruction: 0x00021eb8
   125cc:	ldr	r3, [pc, #844]	; 12920 <dcngettext@plt+0x1908>
   125d0:	push	{r7, lr}
   125d4:	sub	sp, sp, #72	; 0x48
   125d8:	ldr	r3, [r3]
   125dc:	subs	r4, r0, #0
   125e0:	str	r3, [sp, #68]	; 0x44
   125e4:	beq	12620 <dcngettext@plt+0x1608>
   125e8:	ldr	r3, [pc, #820]	; 12924 <dcngettext@plt+0x190c>
   125ec:	mov	r2, #5
   125f0:	ldr	r1, [pc, #816]	; 12928 <dcngettext@plt+0x1910>
   125f4:	mov	r0, #0
   125f8:	ldr	r5, [r3]
   125fc:	bl	10e2c <dcgettext@plt>
   12600:	ldr	r3, [pc, #804]	; 1292c <dcngettext@plt+0x1914>
   12604:	mov	r1, #1
   12608:	ldr	r3, [r3]
   1260c:	mov	r2, r0
   12610:	mov	r0, r5
   12614:	bl	10f70 <__fprintf_chk@plt>
   12618:	mov	r0, r4
   1261c:	bl	10f04 <exit@plt>
   12620:	mov	r2, #5
   12624:	ldr	r1, [pc, #772]	; 12930 <dcngettext@plt+0x1918>
   12628:	bl	10e2c <dcgettext@plt>
   1262c:	ldr	r2, [pc, #760]	; 1292c <dcngettext@plt+0x1914>
   12630:	ldr	r5, [pc, #764]	; 12934 <dcngettext@plt+0x191c>
   12634:	mov	r3, #512	; 0x200
   12638:	ldr	r2, [r2]
   1263c:	str	r3, [sp]
   12640:	ldr	r3, [pc, #752]	; 12938 <dcngettext@plt+0x1920>
   12644:	mov	r1, r0
   12648:	mov	r0, #1
   1264c:	bl	10f58 <__printf_chk@plt>
   12650:	mov	r2, #5
   12654:	ldr	r1, [pc, #736]	; 1293c <dcngettext@plt+0x1924>
   12658:	mov	r0, r4
   1265c:	bl	10e2c <dcgettext@plt>
   12660:	ldr	r1, [r5]
   12664:	bl	10d9c <fputs_unlocked@plt>
   12668:	mov	r2, #5
   1266c:	ldr	r1, [pc, #716]	; 12940 <dcngettext@plt+0x1928>
   12670:	mov	r0, r4
   12674:	bl	10e2c <dcgettext@plt>
   12678:	ldr	r1, [r5]
   1267c:	bl	10d9c <fputs_unlocked@plt>
   12680:	mov	r2, #5
   12684:	ldr	r1, [pc, #696]	; 12944 <dcngettext@plt+0x192c>
   12688:	mov	r0, r4
   1268c:	bl	10e2c <dcgettext@plt>
   12690:	ldr	r2, [pc, #672]	; 12938 <dcngettext@plt+0x1920>
   12694:	mov	r1, r0
   12698:	mov	r0, #1
   1269c:	bl	10f58 <__printf_chk@plt>
   126a0:	mov	r2, #5
   126a4:	ldr	r1, [pc, #668]	; 12948 <dcngettext@plt+0x1930>
   126a8:	mov	r0, r4
   126ac:	bl	10e2c <dcgettext@plt>
   126b0:	ldr	r1, [r5]
   126b4:	bl	10d9c <fputs_unlocked@plt>
   126b8:	mov	r2, #5
   126bc:	ldr	r1, [pc, #648]	; 1294c <dcngettext@plt+0x1934>
   126c0:	mov	r0, r4
   126c4:	bl	10e2c <dcgettext@plt>
   126c8:	ldr	r1, [r5]
   126cc:	bl	10d9c <fputs_unlocked@plt>
   126d0:	mov	r2, #5
   126d4:	ldr	r1, [pc, #628]	; 12950 <dcngettext@plt+0x1938>
   126d8:	mov	r0, r4
   126dc:	bl	10e2c <dcgettext@plt>
   126e0:	ldr	r1, [r5]
   126e4:	bl	10d9c <fputs_unlocked@plt>
   126e8:	mov	r2, #5
   126ec:	ldr	r1, [pc, #608]	; 12954 <dcngettext@plt+0x193c>
   126f0:	mov	r0, r4
   126f4:	bl	10e2c <dcgettext@plt>
   126f8:	ldr	r1, [r5]
   126fc:	bl	10d9c <fputs_unlocked@plt>
   12700:	mov	r2, #5
   12704:	ldr	r1, [pc, #588]	; 12958 <dcngettext@plt+0x1940>
   12708:	mov	r0, r4
   1270c:	bl	10e2c <dcgettext@plt>
   12710:	ldr	r1, [r5]
   12714:	bl	10d9c <fputs_unlocked@plt>
   12718:	mov	r2, #5
   1271c:	ldr	r1, [pc, #568]	; 1295c <dcngettext@plt+0x1944>
   12720:	mov	r0, r4
   12724:	bl	10e2c <dcgettext@plt>
   12728:	ldr	r1, [r5]
   1272c:	bl	10d9c <fputs_unlocked@plt>
   12730:	mov	r2, #5
   12734:	ldr	r1, [pc, #548]	; 12960 <dcngettext@plt+0x1948>
   12738:	mov	r0, r4
   1273c:	bl	10e2c <dcgettext@plt>
   12740:	ldr	r2, [pc, #540]	; 12964 <dcngettext@plt+0x194c>
   12744:	mov	r1, r0
   12748:	mov	r0, #1
   1274c:	bl	10f58 <__printf_chk@plt>
   12750:	ldr	lr, [pc, #528]	; 12968 <dcngettext@plt+0x1950>
   12754:	add	ip, sp, #12
   12758:	ldm	lr!, {r0, r1, r2, r3}
   1275c:	stmia	ip!, {r0, r1, r2, r3}
   12760:	ldm	lr!, {r0, r1, r2, r3}
   12764:	ldr	r6, [sp, #12]
   12768:	stmia	ip!, {r0, r1, r2, r3}
   1276c:	cmp	r6, #0
   12770:	ldm	lr!, {r0, r1, r2, r3}
   12774:	addeq	r5, sp, #12
   12778:	stmia	ip!, {r0, r1, r2, r3}
   1277c:	ldm	lr, {r0, r1}
   12780:	stm	ip, {r0, r1}
   12784:	beq	127b4 <dcngettext@plt+0x179c>
   12788:	ldr	r7, [pc, #476]	; 1296c <dcngettext@plt+0x1954>
   1278c:	add	r5, sp, #12
   12790:	b	127a0 <dcngettext@plt+0x1788>
   12794:	ldr	r6, [r5, #8]!
   12798:	cmp	r6, #0
   1279c:	beq	127b4 <dcngettext@plt+0x179c>
   127a0:	mov	r1, r6
   127a4:	mov	r0, r7
   127a8:	bl	10dc0 <strcmp@plt>
   127ac:	cmp	r0, #0
   127b0:	bne	12794 <dcngettext@plt+0x177c>
   127b4:	ldr	r5, [r5, #4]
   127b8:	mov	r2, #5
   127bc:	cmp	r5, #0
   127c0:	ldr	r1, [pc, #424]	; 12970 <dcngettext@plt+0x1958>
   127c4:	beq	1286c <dcngettext@plt+0x1854>
   127c8:	mov	r0, #0
   127cc:	bl	10e2c <dcgettext@plt>
   127d0:	ldr	r3, [pc, #412]	; 12974 <dcngettext@plt+0x195c>
   127d4:	ldr	r2, [pc, #412]	; 12978 <dcngettext@plt+0x1960>
   127d8:	mov	r1, r0
   127dc:	mov	r0, #1
   127e0:	bl	10f58 <__printf_chk@plt>
   127e4:	mov	r1, #0
   127e8:	mov	r0, #5
   127ec:	bl	10fac <setlocale@plt>
   127f0:	cmp	r0, #0
   127f4:	ldreq	r6, [pc, #368]	; 1296c <dcngettext@plt+0x1954>
   127f8:	beq	12814 <dcngettext@plt+0x17fc>
   127fc:	mov	r2, #3
   12800:	ldr	r1, [pc, #372]	; 1297c <dcngettext@plt+0x1964>
   12804:	bl	10ff4 <strncmp@plt>
   12808:	ldr	r6, [pc, #348]	; 1296c <dcngettext@plt+0x1954>
   1280c:	cmp	r0, #0
   12810:	bne	128fc <dcngettext@plt+0x18e4>
   12814:	mov	r2, #5
   12818:	ldr	r1, [pc, #352]	; 12980 <dcngettext@plt+0x1968>
   1281c:	mov	r0, #0
   12820:	bl	10e2c <dcgettext@plt>
   12824:	ldr	r3, [pc, #320]	; 1296c <dcngettext@plt+0x1954>
   12828:	ldr	r2, [pc, #324]	; 12974 <dcngettext@plt+0x195c>
   1282c:	mov	r1, r0
   12830:	mov	r0, #1
   12834:	bl	10f58 <__printf_chk@plt>
   12838:	mov	r2, #5
   1283c:	ldr	r1, [pc, #320]	; 12984 <dcngettext@plt+0x196c>
   12840:	mov	r0, #0
   12844:	bl	10e2c <dcgettext@plt>
   12848:	ldr	r2, [pc, #312]	; 12988 <dcngettext@plt+0x1970>
   1284c:	cmp	r5, r6
   12850:	ldr	r3, [pc, #308]	; 1298c <dcngettext@plt+0x1974>
   12854:	movne	r3, r2
   12858:	mov	r1, r0
   1285c:	mov	r2, r5
   12860:	mov	r0, #1
   12864:	bl	10f58 <__printf_chk@plt>
   12868:	b	12618 <dcngettext@plt+0x1600>
   1286c:	mov	r0, r5
   12870:	bl	10e2c <dcgettext@plt>
   12874:	ldr	r3, [pc, #248]	; 12974 <dcngettext@plt+0x195c>
   12878:	ldr	r2, [pc, #248]	; 12978 <dcngettext@plt+0x1960>
   1287c:	mov	r1, r0
   12880:	mov	r0, #1
   12884:	bl	10f58 <__printf_chk@plt>
   12888:	mov	r1, r5
   1288c:	mov	r0, #5
   12890:	bl	10fac <setlocale@plt>
   12894:	cmp	r0, #0
   12898:	beq	128b0 <dcngettext@plt+0x1898>
   1289c:	mov	r2, #3
   128a0:	ldr	r1, [pc, #212]	; 1297c <dcngettext@plt+0x1964>
   128a4:	bl	10ff4 <strncmp@plt>
   128a8:	cmp	r0, #0
   128ac:	bne	128f4 <dcngettext@plt+0x18dc>
   128b0:	mov	r2, #5
   128b4:	ldr	r1, [pc, #196]	; 12980 <dcngettext@plt+0x1968>
   128b8:	mov	r0, #0
   128bc:	bl	10e2c <dcgettext@plt>
   128c0:	ldr	r3, [pc, #164]	; 1296c <dcngettext@plt+0x1954>
   128c4:	ldr	r2, [pc, #168]	; 12974 <dcngettext@plt+0x195c>
   128c8:	mov	r5, r3
   128cc:	mov	r1, r0
   128d0:	mov	r0, #1
   128d4:	bl	10f58 <__printf_chk@plt>
   128d8:	ldr	r1, [pc, #164]	; 12984 <dcngettext@plt+0x196c>
   128dc:	mov	r2, #5
   128e0:	mov	r0, #0
   128e4:	bl	10e2c <dcgettext@plt>
   128e8:	ldr	r3, [pc, #156]	; 1298c <dcngettext@plt+0x1974>
   128ec:	mov	r1, r0
   128f0:	b	1285c <dcngettext@plt+0x1844>
   128f4:	ldr	r6, [pc, #112]	; 1296c <dcngettext@plt+0x1954>
   128f8:	mov	r5, r6
   128fc:	mov	r2, #5
   12900:	ldr	r1, [pc, #136]	; 12990 <dcngettext@plt+0x1978>
   12904:	mov	r0, #0
   12908:	bl	10e2c <dcgettext@plt>
   1290c:	ldr	r2, [pc, #88]	; 1296c <dcngettext@plt+0x1954>
   12910:	mov	r1, r0
   12914:	mov	r0, #1
   12918:	bl	10f58 <__printf_chk@plt>
   1291c:	b	12814 <dcngettext@plt+0x17fc>
   12920:	andeq	r2, r3, r8, lsl #30
   12924:	andeq	r3, r3, r8, asr r1
   12928:	andeq	r1, r2, r4, lsl #6
   1292c:	andeq	r3, r3, r4, lsl #3
   12930:	andeq	r1, r2, ip, lsr #6
   12934:	andeq	r3, r3, r4, ror #2
   12938:	andeq	r1, r2, r4, ror r3
   1293c:	andeq	r1, r2, ip, ror r3
   12940:			; <UNDEFINED> instruction: 0x000213b4
   12944:	andeq	r1, r2, r4, ror #7
   12948:	andeq	r1, r2, r8, lsr #8
   1294c:	andeq	r1, r2, ip, asr r4
   12950:	muleq	r2, r0, r4
   12954:	andeq	r1, r2, ip, lsl #10
   12958:	andeq	r1, r2, r0, asr #13
   1295c:	strdeq	r1, [r2], -r0
   12960:	andeq	r1, r2, r8, lsr #14
   12964:	andeq	r1, r2, r4, asr r8
   12968:	ldrdeq	r1, [r2], -r0
   1296c:	strdeq	r1, [r2], -r8
   12970:	andeq	r1, r2, r0, ror #16
   12974:	andeq	r1, r2, r8, ror r8
   12978:	andeq	r1, r2, r0, lsr #17
   1297c:			; <UNDEFINED> instruction: 0x000218b0
   12980:	strdeq	r1, [r2], -ip
   12984:	andeq	r1, r2, ip, lsl r9
   12988:	andeq	r1, r2, r0, asr r8
   1298c:	andeq	r1, r2, r4, ror #27
   12990:			; <UNDEFINED> instruction: 0x000218b4
   12994:	ldr	r3, [pc, #4]	; 129a0 <dcngettext@plt+0x1988>
   12998:	str	r0, [r3]
   1299c:	bx	lr
   129a0:	andeq	r3, r3, ip, ror r1
   129a4:	ldr	r3, [pc, #4]	; 129b0 <dcngettext@plt+0x1998>
   129a8:	strb	r0, [r3, #4]
   129ac:	bx	lr
   129b0:	andeq	r3, r3, ip, ror r1
   129b4:	ldr	r3, [pc, #180]	; 12a70 <dcngettext@plt+0x1a58>
   129b8:	push	{r4, r5, r6, lr}
   129bc:	sub	sp, sp, #8
   129c0:	ldr	r0, [r3]
   129c4:	bl	20cd4 <dcngettext@plt+0xfcbc>
   129c8:	cmp	r0, #0
   129cc:	beq	129f4 <dcngettext@plt+0x19dc>
   129d0:	bl	10f28 <__errno_location@plt>
   129d4:	ldr	r5, [pc, #152]	; 12a74 <dcngettext@plt+0x1a5c>
   129d8:	ldrb	r3, [r5, #4]
   129dc:	cmp	r3, #0
   129e0:	mov	r4, r0
   129e4:	beq	12a10 <dcngettext@plt+0x19f8>
   129e8:	ldr	r3, [r0]
   129ec:	cmp	r3, #32
   129f0:	bne	12a10 <dcngettext@plt+0x19f8>
   129f4:	ldr	r3, [pc, #124]	; 12a78 <dcngettext@plt+0x1a60>
   129f8:	ldr	r0, [r3]
   129fc:	bl	20cd4 <dcngettext@plt+0xfcbc>
   12a00:	cmp	r0, #0
   12a04:	bne	12a50 <dcngettext@plt+0x1a38>
   12a08:	add	sp, sp, #8
   12a0c:	pop	{r4, r5, r6, pc}
   12a10:	mov	r2, #5
   12a14:	ldr	r1, [pc, #96]	; 12a7c <dcngettext@plt+0x1a64>
   12a18:	mov	r0, #0
   12a1c:	bl	10e2c <dcgettext@plt>
   12a20:	mov	r6, r0
   12a24:	ldr	r0, [r5]
   12a28:	cmp	r0, #0
   12a2c:	beq	12a5c <dcngettext@plt+0x1a44>
   12a30:	ldr	r4, [r4]
   12a34:	bl	1ff84 <dcngettext@plt+0xef6c>
   12a38:	mov	r1, r4
   12a3c:	str	r6, [sp]
   12a40:	ldr	r2, [pc, #56]	; 12a80 <dcngettext@plt+0x1a68>
   12a44:	mov	r3, r0
   12a48:	mov	r0, #0
   12a4c:	bl	10ea4 <error@plt>
   12a50:	ldr	r3, [pc, #44]	; 12a84 <dcngettext@plt+0x1a6c>
   12a54:	ldr	r0, [r3]
   12a58:	bl	10df0 <_exit@plt>
   12a5c:	mov	r3, r6
   12a60:	ldr	r1, [r4]
   12a64:	ldr	r2, [pc, #28]	; 12a88 <dcngettext@plt+0x1a70>
   12a68:	bl	10ea4 <error@plt>
   12a6c:	b	12a50 <dcngettext@plt+0x1a38>
   12a70:	andeq	r3, r3, r4, ror #2
   12a74:	andeq	r3, r3, ip, ror r1
   12a78:	andeq	r3, r3, r8, asr r1
   12a7c:	andeq	r1, r2, r8, lsr #29
   12a80:			; <UNDEFINED> instruction: 0x00021eb4
   12a84:	andeq	r3, r3, r4, lsl #2
   12a88:			; <UNDEFINED> instruction: 0x00021eb8
   12a8c:	andeq	r0, r0, r0
   12a90:	push	{r4, r5, r6, r7}
   12a94:	mov	r1, #0
   12a98:	add	r7, pc, #120	; 0x78
   12a9c:	ldrd	r6, [r7]
   12aa0:	add	r5, pc, #120	; 0x78
   12aa4:	ldrd	r4, [r5]
   12aa8:	add	r3, pc, #120	; 0x78
   12aac:	ldrd	r2, [r3]
   12ab0:	strd	r6, [r0]
   12ab4:	strd	r4, [r0, #8]
   12ab8:	add	r7, pc, #112	; 0x70
   12abc:	ldrd	r6, [r7]
   12ac0:	add	r5, pc, #112	; 0x70
   12ac4:	ldrd	r4, [r5]
   12ac8:	strd	r2, [r0, #16]
   12acc:	add	r3, pc, #108	; 0x6c
   12ad0:	ldrd	r2, [r3]
   12ad4:	strd	r6, [r0, #24]
   12ad8:	strd	r4, [r0, #32]
   12adc:	add	r7, pc, #100	; 0x64
   12ae0:	ldrd	r6, [r7]
   12ae4:	add	r5, pc, #100	; 0x64
   12ae8:	ldrd	r4, [r5]
   12aec:	strd	r2, [r0, #40]	; 0x28
   12af0:	mov	r2, #0
   12af4:	mov	r3, #0
   12af8:	strd	r6, [r0, #48]	; 0x30
   12afc:	strd	r4, [r0, #56]	; 0x38
   12b00:	str	r1, [r0, #80]	; 0x50
   12b04:	strd	r2, [r0, #72]	; 0x48
   12b08:	strd	r2, [r0, #64]	; 0x40
   12b0c:	pop	{r4, r5, r6, r7}
   12b10:	bx	lr
   12b14:	nop			; (mov r0, r0)
   12b18:	vtbl.8	d12, {d12-d13}, d8
   12b1c:	bvs	28c4c0 <stdout@@GLIBC_2.4+0x25935c>
   12b20:	strbhi	sl, [sl], #1851	; 0x73b
   12b24:	bllt	19fe540 <stdout@@GLIBC_2.4+0x19cb3dc>
   12b28:	vcmla.f32	d15, d4, d27[0], #90
   12b2c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   12b30:	svcpl	0x001d36f1
   12b34:	strbge	pc, [pc, #-1338]	; 12602 <dcngettext@plt+0x15ea>	; <UNPREDICTABLE>
   12b38:	sfmge	f0, 3, [r6, #836]!	; 0x344
   12b3c:	tstpl	lr, pc, ror r2
   12b40:	blcs	fadbc4 <stdout@@GLIBC_2.4+0xf7aa60>
   12b44:	blls	16cd7c <stdout@@GLIBC_2.4+0x139c18>
   12b48:	blx	10820fe <stdout@@GLIBC_2.4+0x104ef9a>
   12b4c:	svcne	0x0083d9ab
   12b50:	cmnne	lr, #1073741854	; 0x4000001e
   12b54:	blpl	ff845fc0 <stdout@@GLIBC_2.4+0xff812e5c>
   12b58:	push	{r4, r5, r6, r7}
   12b5c:	mov	r1, #0
   12b60:	add	r7, pc, #120	; 0x78
   12b64:	ldrd	r6, [r7]
   12b68:	add	r5, pc, #120	; 0x78
   12b6c:	ldrd	r4, [r5]
   12b70:	add	r3, pc, #120	; 0x78
   12b74:	ldrd	r2, [r3]
   12b78:	strd	r6, [r0]
   12b7c:	strd	r4, [r0, #8]
   12b80:	add	r7, pc, #112	; 0x70
   12b84:	ldrd	r6, [r7]
   12b88:	add	r5, pc, #112	; 0x70
   12b8c:	ldrd	r4, [r5]
   12b90:	strd	r2, [r0, #16]
   12b94:	add	r3, pc, #108	; 0x6c
   12b98:	ldrd	r2, [r3]
   12b9c:	strd	r6, [r0, #24]
   12ba0:	strd	r4, [r0, #32]
   12ba4:	add	r7, pc, #100	; 0x64
   12ba8:	ldrd	r6, [r7]
   12bac:	add	r5, pc, #100	; 0x64
   12bb0:	ldrd	r4, [r5]
   12bb4:	strd	r2, [r0, #40]	; 0x28
   12bb8:	mov	r2, #0
   12bbc:	mov	r3, #0
   12bc0:	strd	r6, [r0, #48]	; 0x30
   12bc4:	strd	r4, [r0, #56]	; 0x38
   12bc8:	str	r1, [r0, #80]	; 0x50
   12bcc:	strd	r2, [r0, #72]	; 0x48
   12bd0:	strd	r2, [r0, #64]	; 0x40
   12bd4:	pop	{r4, r5, r6, r7}
   12bd8:	bx	lr
   12bdc:	nop			; (mov r0, r0)
   12be0:	ldrdgt	r9, [r5, -r8]
   12be4:	blgt	feefa160 <stdout@@GLIBC_2.4+0xfeec6ffc>
   12be8:	ldrbtcc	sp, [ip], -r7, lsl #10
   12bec:	addsvs	r2, sl, #688128	; 0xa8000
   12bf0:	rsbscc	sp, r0, r7, lsl sp
   12bf4:	cmpls	r9, sl, asr r1
   12bf8:			; <UNDEFINED> instruction: 0xf70e5939
   12bfc:	strne	lr, [pc, #-3288]!	; 11f2c <dcngettext@plt+0xf14>
   12c00:			; <UNDEFINED> instruction: 0xffc00b31
   12c04:	ldrvs	r2, [r3, -r7, ror #12]!
   12c08:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   12c0c:			; <UNDEFINED> instruction: 0x8eb44a87
   12c10:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   12c14:	blle	31e450 <stdout@@GLIBC_2.4+0x2eb2ec>
   12c18:	cdplt	15, 15, cr4, cr10, cr4, {5}
   12c1c:			; <UNDEFINED> instruction: 0x47b5481d
   12c20:	push	{r4, r5, r6, lr}
   12c24:	sub	ip, r0, #8
   12c28:	ldr	r6, [pc, #104]	; 12c98 <dcngettext@plt+0x1c80>
   12c2c:	sub	sp, sp, #16
   12c30:	mov	r5, r1
   12c34:	ldr	r3, [r6]
   12c38:	add	r4, r0, #56	; 0x38
   12c3c:	mov	r2, r1
   12c40:	str	r3, [sp, #12]
   12c44:	ldr	lr, [ip, #8]!
   12c48:	mov	r3, sp
   12c4c:	rev	lr, lr
   12c50:	ldr	r1, [ip, #4]
   12c54:	str	lr, [sp, #4]
   12c58:	rev	r1, r1
   12c5c:	str	r1, [sp]
   12c60:	ldm	r3!, {r0, r1}
   12c64:	cmp	ip, r4
   12c68:	add	r2, r2, #8
   12c6c:	str	r0, [r2, #-8]
   12c70:	str	r1, [r2, #-4]
   12c74:	bne	12c44 <dcngettext@plt+0x1c2c>
   12c78:	ldr	r2, [sp, #12]
   12c7c:	ldr	r3, [r6]
   12c80:	mov	r0, r5
   12c84:	cmp	r2, r3
   12c88:	bne	12c94 <dcngettext@plt+0x1c7c>
   12c8c:	add	sp, sp, #16
   12c90:	pop	{r4, r5, r6, pc}
   12c94:	bl	10e38 <__stack_chk_fail@plt>
   12c98:	andeq	r2, r3, r8, lsl #30
   12c9c:	push	{r4, r5, r6, lr}
   12ca0:	sub	ip, r0, #8
   12ca4:	ldr	r6, [pc, #104]	; 12d14 <dcngettext@plt+0x1cfc>
   12ca8:	sub	sp, sp, #16
   12cac:	mov	r5, r1
   12cb0:	ldr	r3, [r6]
   12cb4:	add	r4, r0, #40	; 0x28
   12cb8:	mov	r2, r1
   12cbc:	str	r3, [sp, #12]
   12cc0:	ldr	lr, [ip, #8]!
   12cc4:	mov	r3, sp
   12cc8:	rev	lr, lr
   12ccc:	ldr	r1, [ip, #4]
   12cd0:	str	lr, [sp, #4]
   12cd4:	rev	r1, r1
   12cd8:	str	r1, [sp]
   12cdc:	ldm	r3!, {r0, r1}
   12ce0:	cmp	ip, r4
   12ce4:	add	r2, r2, #8
   12ce8:	str	r0, [r2, #-8]
   12cec:	str	r1, [r2, #-4]
   12cf0:	bne	12cc0 <dcngettext@plt+0x1ca8>
   12cf4:	ldr	r2, [sp, #12]
   12cf8:	ldr	r3, [r6]
   12cfc:	mov	r0, r5
   12d00:	cmp	r2, r3
   12d04:	bne	12d10 <dcngettext@plt+0x1cf8>
   12d08:	add	sp, sp, #16
   12d0c:	pop	{r4, r5, r6, pc}
   12d10:	bl	10e38 <__stack_chk_fail@plt>
   12d14:	andeq	r2, r3, r8, lsl #30
   12d18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d1c:	sub	sp, sp, #532	; 0x214
   12d20:	mov	ip, r2
   12d24:	str	r2, [sp, #384]	; 0x180
   12d28:	ldrd	r2, [r2, #64]	; 0x40
   12d2c:	ldrd	r8, [ip, #72]	; 0x48
   12d30:	mov	r7, #0
   12d34:	adds	r4, r2, r1
   12d38:	adcs	r5, r3, r7
   12d3c:	movcs	r2, #1
   12d40:	movcc	r2, #0
   12d44:	adds	r6, r8, r2
   12d48:	ldr	r2, [pc, #4088]	; 13d48 <dcngettext@plt+0x2d30>
   12d4c:	adc	r7, r9, #0
   12d50:	strd	r4, [ip, #64]	; 0x40
   12d54:	ldr	r2, [r2]
   12d58:	strd	r6, [ip, #72]	; 0x48
   12d5c:	str	r2, [sp, #524]	; 0x20c
   12d60:	mov	r2, ip
   12d64:	bic	r3, r1, #7
   12d68:	ldr	r4, [r2, #24]
   12d6c:	add	r1, r0, r3
   12d70:	ldr	r6, [r2, #40]	; 0x28
   12d74:	ldr	sl, [r2, #44]	; 0x2c
   12d78:	ldr	lr, [r2, #8]
   12d7c:	ldr	r5, [r2, #12]
   12d80:	ldr	r7, [r2, #16]
   12d84:	ldr	r8, [r2, #20]
   12d88:	str	r4, [sp]
   12d8c:	ldr	r9, [r2, #32]
   12d90:	ldr	r4, [r2, #36]	; 0x24
   12d94:	cmp	r0, r1
   12d98:	ldr	r1, [ip]
   12d9c:	ldr	ip, [ip, #4]
   12da0:	str	r6, [sp, #8]
   12da4:	str	sl, [sp, #24]
   12da8:	str	r1, [sp, #28]
   12dac:	str	ip, [sp, #12]
   12db0:	str	lr, [sp, #40]	; 0x28
   12db4:	str	r5, [sp, #44]	; 0x2c
   12db8:	str	r7, [sp, #52]	; 0x34
   12dbc:	str	r8, [sp, #56]	; 0x38
   12dc0:	ldr	fp, [r2, #28]
   12dc4:	str	r9, [sp, #36]	; 0x24
   12dc8:	str	r4, [sp, #20]
   12dcc:	ldr	sl, [r2, #48]	; 0x30
   12dd0:	ldr	r4, [r2, #52]	; 0x34
   12dd4:	ldr	r6, [r2, #60]	; 0x3c
   12dd8:	str	r4, [sp, #32]
   12ddc:	ldr	r4, [r2, #56]	; 0x38
   12de0:	bcs	1d7bc <dcngettext@plt+0xc7a4>
   12de4:	sub	r3, r3, #1
   12de8:	add	r2, r0, #248	; 0xf8
   12dec:	bic	r3, r3, #127	; 0x7f
   12df0:	add	r3, r3, r2
   12df4:	str	r3, [sp, #388]	; 0x184
   12df8:	ldr	r3, [sp, #20]
   12dfc:	ldr	r2, [sp, #8]
   12e00:	str	r3, [sp, #252]	; 0xfc
   12e04:	ldr	r3, [sp]
   12e08:	add	r0, r0, #120	; 0x78
   12e0c:	str	r0, [sp, #196]	; 0xc4
   12e10:	str	sl, [sp, #212]	; 0xd4
   12e14:	ldr	r0, [sp, #32]
   12e18:	str	r2, [sp, #256]	; 0x100
   12e1c:	str	lr, [sp, #204]	; 0xcc
   12e20:	ldr	r2, [sp, #24]
   12e24:	str	sl, [sp, #48]	; 0x30
   12e28:	mov	lr, r4
   12e2c:	mov	sl, r3
   12e30:	str	r4, [sp, #220]	; 0xdc
   12e34:	str	r6, [sp, #200]	; 0xc8
   12e38:	str	r0, [sp, #216]	; 0xd8
   12e3c:	str	r2, [sp, #260]	; 0x104
   12e40:	str	r9, [sp, #248]	; 0xf8
   12e44:	str	r3, [sp, #240]	; 0xf0
   12e48:	str	fp, [sp, #244]	; 0xf4
   12e4c:	str	r7, [sp, #232]	; 0xe8
   12e50:	str	r8, [sp, #236]	; 0xec
   12e54:	str	r5, [sp, #208]	; 0xd0
   12e58:	str	r1, [sp, #224]	; 0xe0
   12e5c:	str	ip, [sp, #228]	; 0xe4
   12e60:	str	fp, [sp, #4]
   12e64:	ldr	ip, [sp, #196]	; 0xc4
   12e68:	ldr	r9, [sp, #4]
   12e6c:	sub	r2, ip, #128	; 0x80
   12e70:	add	r3, sp, #392	; 0x188
   12e74:	ldr	r0, [r2, #8]!
   12e78:	add	r3, r3, #8
   12e7c:	rev	r0, r0
   12e80:	ldr	r1, [r2, #4]
   12e84:	cmp	ip, r2
   12e88:	rev	r1, r1
   12e8c:	str	r0, [r3, #-4]
   12e90:	str	r1, [r3, #-8]
   12e94:	bne	12e74 <dcngettext@plt+0x1e5c>
   12e98:	ldr	r7, [sp, #36]	; 0x24
   12e9c:	ldr	r1, [sp, #20]
   12ea0:	ldr	r3, [sp, #392]	; 0x188
   12ea4:	lsr	r0, r7, #14
   12ea8:	lsr	r4, r7, #18
   12eac:	ldr	r8, [pc, #3736]	; 13d4c <dcngettext@plt+0x2d34>
   12eb0:	orr	r4, r4, r1, lsl #14
   12eb4:	orr	r0, r0, r1, lsl #18
   12eb8:	str	r9, [sp, #4]
   12ebc:	adds	r3, r3, r8
   12ec0:	ldr	r9, [sp, #48]	; 0x30
   12ec4:	ldr	r8, [sp, #8]
   12ec8:	eor	r0, r0, r4
   12ecc:	mov	r4, r1
   12ed0:	lsl	r5, r7, #23
   12ed4:	lsr	ip, r1, #14
   12ed8:	orr	r5, r5, r1, lsr #9
   12edc:	lsr	r2, r1, #18
   12ee0:	lsl	fp, r4, #23
   12ee4:	orr	r1, ip, r7, lsl #18
   12ee8:	eor	r4, r8, r9
   12eec:	ldr	ip, [sp, #396]	; 0x18c
   12ef0:	ldr	r8, [pc, #3672]	; 13d50 <dcngettext@plt+0x2d38>
   12ef4:	orr	r2, r2, r7, lsl #14
   12ef8:	adc	r8, ip, r8
   12efc:	eor	r0, r0, r5
   12f00:	adds	r3, r3, lr
   12f04:	ldr	r5, [sp, #28]
   12f08:	eor	ip, r1, r2
   12f0c:	adc	r8, r8, r6
   12f10:	ldr	r2, [sp, #24]
   12f14:	ldr	r1, [sp, #32]
   12f18:	adds	r3, r0, r3
   12f1c:	ldr	r0, [sp, #12]
   12f20:	orr	fp, fp, r7, lsr #9
   12f24:	and	r4, r4, r7
   12f28:	eor	fp, fp, ip
   12f2c:	eor	r7, r2, r1
   12f30:	lsr	r2, r5, #28
   12f34:	orr	lr, r2, r0, lsl #4
   12f38:	ldr	ip, [sp, #20]
   12f3c:	mov	r2, r0
   12f40:	adc	fp, fp, r8
   12f44:	lsl	r1, r5, #30
   12f48:	ldr	r8, [sp, #28]
   12f4c:	ldr	r6, [sp, #40]	; 0x28
   12f50:	eor	r4, r4, r9
   12f54:	orr	r1, r1, r0, lsr #2
   12f58:	ldr	r9, [sp, #32]
   12f5c:	and	r7, r7, ip
   12f60:	lsl	r0, r5, #25
   12f64:	orr	r6, r5, r6
   12f68:	lsl	ip, r2, #30
   12f6c:	lsr	r5, r2, #28
   12f70:	eor	r2, lr, r1
   12f74:	ldr	r1, [sp, #12]
   12f78:	ldr	lr, [sp, #52]	; 0x34
   12f7c:	eor	r7, r7, r9
   12f80:	orr	r5, r5, r8, lsl #4
   12f84:	ldr	r9, [sp, #44]	; 0x2c
   12f88:	orr	ip, ip, r8, lsr #2
   12f8c:	adds	r3, r3, r4
   12f90:	and	r6, r6, lr
   12f94:	eor	ip, ip, r5
   12f98:	ldr	lr, [sp, #40]	; 0x28
   12f9c:	ldr	r5, [sp, #56]	; 0x38
   12fa0:	adc	fp, fp, r7
   12fa4:	orr	r0, r0, r1, lsr #7
   12fa8:	lsl	r4, r1, #25
   12fac:	ldr	r7, [sp, #12]
   12fb0:	orr	r1, r1, r9
   12fb4:	and	lr, r8, lr
   12fb8:	and	r1, r1, r5
   12fbc:	ldr	r5, [sp, #4]
   12fc0:	orr	lr, r6, lr
   12fc4:	orr	r4, r4, r8, lsr #7
   12fc8:	and	r7, r7, r9
   12fcc:	eor	r0, r0, r2
   12fd0:	adds	r2, r3, sl
   12fd4:	adc	r5, fp, r5
   12fd8:	str	r2, [sp]
   12fdc:	adds	r0, r0, lr
   12fe0:	eor	ip, ip, r4
   12fe4:	orr	r1, r1, r7
   12fe8:	mov	r6, r5
   12fec:	adc	r1, ip, r1
   12ff0:	ldr	ip, [sp]
   12ff4:	adds	r5, r0, r3
   12ff8:	ldr	r0, [sp, #36]	; 0x24
   12ffc:	ldr	r3, [sp, #8]
   13000:	adc	r9, r1, fp
   13004:	str	r5, [sp, #4]
   13008:	ldr	fp, [sp, #24]
   1300c:	ldr	r5, [sp, #20]
   13010:	eor	r3, r0, r3
   13014:	mov	r2, r8
   13018:	lsr	r4, ip, #14
   1301c:	eor	r8, r5, fp
   13020:	lsr	lr, ip, #18
   13024:	lsl	sl, ip, #23
   13028:	and	r3, r3, ip
   1302c:	ldr	fp, [pc, #3360]	; 13d54 <dcngettext@plt+0x2d3c>
   13030:	ldr	ip, [sp, #400]	; 0x190
   13034:	orr	lr, lr, r6, lsl #14
   13038:	orr	r4, r4, r6, lsl #18
   1303c:	adds	r1, ip, fp
   13040:	lsr	r7, r6, #14
   13044:	orr	sl, sl, r6, lsr #9
   13048:	str	r9, [sp, #16]
   1304c:	lsr	ip, r6, #18
   13050:	eor	r4, r4, lr
   13054:	and	r8, r8, r6
   13058:	mov	lr, r6
   1305c:	ldr	r5, [pc, #3316]	; 13d58 <dcngettext@plt+0x2d40>
   13060:	ldr	r6, [sp, #8]
   13064:	ldr	fp, [sp, #404]	; 0x194
   13068:	eor	r3, r3, r6
   1306c:	adc	r6, fp, r5
   13070:	ldr	r5, [sp]
   13074:	ldr	fp, [sp, #48]	; 0x30
   13078:	eor	r4, r4, sl
   1307c:	orr	r9, r7, r5, lsl #18
   13080:	ldr	sl, [sp, #24]
   13084:	ldr	r7, [sp, #32]
   13088:	adds	r1, r1, fp
   1308c:	orr	ip, ip, r5, lsl #14
   13090:	ldr	r5, [sp, #4]
   13094:	eor	r8, r8, sl
   13098:	adc	r6, r6, r7
   1309c:	ldr	sl, [sp, #4]
   130a0:	eor	r7, r9, ip
   130a4:	adds	r3, r3, r1
   130a8:	ldr	r9, [sp, #16]
   130ac:	ldr	r1, [sp]
   130b0:	adc	r6, r8, r6
   130b4:	adds	r3, r3, r4
   130b8:	ldr	r4, [sp, #16]
   130bc:	str	lr, [sp, #48]	; 0x30
   130c0:	lsr	fp, r5, #28
   130c4:	lsl	lr, lr, #23
   130c8:	lsl	r5, r5, #30
   130cc:	orr	fp, fp, r9, lsl #4
   130d0:	orr	lr, lr, r1, lsr #9
   130d4:	orr	r5, r5, r9, lsr #2
   130d8:	lsl	r1, sl, #25
   130dc:	orr	r1, r1, r4, lsr #7
   130e0:	eor	r5, r5, fp
   130e4:	eor	r5, r5, r1
   130e8:	ldr	r1, [sp, #52]	; 0x34
   130ec:	eor	lr, lr, r7
   130f0:	ldr	fp, [sp, #40]	; 0x28
   130f4:	orr	sl, sl, r2
   130f8:	mov	ip, r9
   130fc:	mov	r8, r2
   13100:	ldr	r2, [sp, #4]
   13104:	adc	r6, r6, lr
   13108:	ldr	r7, [sp, #12]
   1310c:	adds	r1, r3, r1
   13110:	mov	lr, r1
   13114:	and	sl, sl, fp
   13118:	ldr	r1, [sp, #44]	; 0x2c
   1311c:	mov	fp, r4
   13120:	lsr	r9, r9, #28
   13124:	lsl	ip, ip, #30
   13128:	and	r8, r8, r2
   1312c:	orr	r9, r9, r2, lsl #4
   13130:	orr	r4, r4, r7
   13134:	orr	ip, ip, r2, lsr #2
   13138:	mov	r2, fp
   1313c:	and	r4, r4, r1
   13140:	mov	r1, r2
   13144:	and	r1, r1, r7
   13148:	ldr	r7, [sp, #4]
   1314c:	eor	ip, ip, r9
   13150:	ldr	r9, [sp, #56]	; 0x38
   13154:	lsl	fp, fp, #25
   13158:	adc	r9, r6, r9
   1315c:	orr	sl, sl, r8
   13160:	orr	fp, fp, r7, lsr #7
   13164:	mov	r8, r9
   13168:	adds	r5, r5, sl
   1316c:	orr	r4, r4, r1
   13170:	eor	ip, ip, fp
   13174:	adc	r7, ip, r4
   13178:	ldr	r2, [sp]
   1317c:	adds	fp, r5, r3
   13180:	lsr	r3, lr, #18
   13184:	adc	r9, r7, r6
   13188:	mov	sl, lr
   1318c:	orr	r6, r3, r8, lsl #14
   13190:	ldr	r5, [sp, #20]
   13194:	ldr	r3, [sp, #48]	; 0x30
   13198:	str	r9, [sp, #32]
   1319c:	mov	r7, r8
   131a0:	mov	r9, sl
   131a4:	lsr	r4, lr, #14
   131a8:	eor	lr, r2, r0
   131ac:	orr	r4, r4, r8, lsl #18
   131b0:	and	lr, lr, r9
   131b4:	eor	r8, r3, r5
   131b8:	ldr	r1, [pc, #2972]	; 13d5c <dcngettext@plt+0x2d44>
   131bc:	mov	r3, r9
   131c0:	ldr	r5, [sp, #408]	; 0x198
   131c4:	mov	r9, r7
   131c8:	eor	lr, lr, r0
   131cc:	ldr	ip, [pc, #2956]	; 13d60 <dcngettext@plt+0x2d48>
   131d0:	ldr	r0, [sp, #412]	; 0x19c
   131d4:	lsl	sl, sl, #23
   131d8:	mov	r2, r9
   131dc:	adds	r1, r5, r1
   131e0:	orr	sl, sl, r9, lsr #9
   131e4:	eor	r4, r4, r6
   131e8:	ldr	r6, [sp, #8]
   131ec:	lsr	r5, r9, #18
   131f0:	adc	ip, r0, ip
   131f4:	eor	r4, r4, sl
   131f8:	mov	r0, r3
   131fc:	ldr	sl, [sp, #20]
   13200:	lsr	r7, r7, #14
   13204:	adds	r1, r1, r6
   13208:	and	r8, r8, r9
   1320c:	lsl	r6, r2, #23
   13210:	orr	r9, r7, r3, lsl #18
   13214:	orr	r3, r5, r3, lsl #14
   13218:	eor	r7, r9, r3
   1321c:	eor	r8, r8, sl
   13220:	ldr	r9, [sp, #32]
   13224:	ldr	sl, [sp, #24]
   13228:	str	r2, [sp, #56]	; 0x38
   1322c:	str	r0, [sp, #52]	; 0x34
   13230:	mov	r2, fp
   13234:	orr	r6, r6, r0, lsr #9
   13238:	ldr	r0, [sp, #4]
   1323c:	adc	ip, ip, sl
   13240:	lsl	r5, r2, #30
   13244:	orr	sl, r0, r2
   13248:	lsr	fp, fp, #28
   1324c:	mov	r0, r9
   13250:	adds	r3, lr, r1
   13254:	orr	fp, fp, r9, lsl #4
   13258:	orr	r5, r5, r9, lsr #2
   1325c:	lsl	r1, r2, #25
   13260:	adc	ip, r8, ip
   13264:	eor	r5, r5, fp
   13268:	adds	r3, r3, r4
   1326c:	ldr	r8, [sp, #28]
   13270:	orr	r1, r1, r0, lsr #7
   13274:	ldr	r4, [sp, #4]
   13278:	eor	r1, r1, r5
   1327c:	ldr	r5, [sp, #40]	; 0x28
   13280:	eor	r6, r6, r7
   13284:	lsl	lr, r0, #30
   13288:	and	r7, r4, r2
   1328c:	and	sl, sl, r8
   13290:	lsr	r9, r9, #28
   13294:	ldr	r8, [sp, #16]
   13298:	adc	ip, ip, r6
   1329c:	orr	r9, r9, r2, lsl #4
   132a0:	adds	r5, r3, r5
   132a4:	orr	sl, sl, r7
   132a8:	orr	lr, lr, r2, lsr #2
   132ac:	ldr	r7, [sp, #12]
   132b0:	str	r5, [sp, #24]
   132b4:	orr	r4, r8, r0
   132b8:	lsl	fp, r0, #25
   132bc:	mov	r5, r8
   132c0:	eor	lr, lr, r9
   132c4:	ldr	r9, [sp, #44]	; 0x2c
   132c8:	and	r5, r5, r0
   132cc:	orr	fp, fp, r2, lsr #7
   132d0:	and	r4, r4, r7
   132d4:	adc	r9, ip, r9
   132d8:	orr	r4, r4, r5
   132dc:	adds	r1, r1, sl
   132e0:	eor	lr, lr, fp
   132e4:	adc	r6, lr, r4
   132e8:	adds	r3, r1, r3
   132ec:	ldr	r5, [sp, #24]
   132f0:	mov	fp, r3
   132f4:	ldr	r1, [sp, #52]	; 0x34
   132f8:	ldr	r3, [sp]
   132fc:	adc	ip, r6, ip
   13300:	eor	r3, r3, r1
   13304:	ldr	r6, [sp, #56]	; 0x38
   13308:	ldr	r1, [sp, #48]	; 0x30
   1330c:	lsr	r4, r5, #14
   13310:	lsr	lr, r5, #18
   13314:	mov	r7, r9
   13318:	orr	lr, lr, r9, lsl #14
   1331c:	orr	r4, r4, r9, lsl #18
   13320:	eor	r9, r1, r6
   13324:	ldr	r1, [sp, #416]	; 0x1a0
   13328:	ldr	r6, [pc, #2612]	; 13d64 <dcngettext@plt+0x2d4c>
   1332c:	lsl	sl, r5, #23
   13330:	adds	r1, r1, r6
   13334:	add	r6, r6, #1761607680	; 0x69000000
   13338:	orr	sl, sl, r7, lsr #9
   1333c:	ldr	r0, [sp]
   13340:	eor	r4, r4, lr
   13344:	sub	r6, r6, #13893632	; 0xd40000
   13348:	ldr	lr, [sp, #420]	; 0x1a4
   1334c:	eor	r4, r4, sl
   13350:	and	r3, r3, r5
   13354:	ldr	sl, [sp, #48]	; 0x30
   13358:	sub	r6, r6, #23
   1335c:	adc	lr, lr, r6
   13360:	and	r9, r9, r7
   13364:	mov	r6, r5
   13368:	eor	r3, r3, r0
   1336c:	ldr	r0, [sp, #36]	; 0x24
   13370:	str	ip, [sp, #8]
   13374:	lsr	r8, r7, #14
   13378:	eor	r9, r9, sl
   1337c:	lsr	ip, r7, #18
   13380:	ldr	sl, [sp, #20]
   13384:	adds	r1, r1, r0
   13388:	orr	ip, ip, r6, lsl #14
   1338c:	orr	r5, r8, r5, lsl #18
   13390:	mov	r0, fp
   13394:	eor	r8, r5, ip
   13398:	adc	lr, lr, sl
   1339c:	ldr	ip, [sp, #8]
   133a0:	adds	r3, r3, r1
   133a4:	ldr	r1, [sp, #24]
   133a8:	adc	lr, r9, lr
   133ac:	adds	r3, r3, r4
   133b0:	ldr	r4, [sp, #8]
   133b4:	str	r7, [sp, #60]	; 0x3c
   133b8:	lsl	r6, r0, #30
   133bc:	lsl	r7, r7, #23
   133c0:	lsr	fp, fp, #28
   133c4:	orr	fp, fp, ip, lsl #4
   133c8:	ldr	r9, [sp, #4]
   133cc:	orr	r7, r7, r1, lsr #9
   133d0:	orr	r6, r6, ip, lsr #2
   133d4:	lsl	r1, r0, #25
   133d8:	ldr	ip, [sp, #8]
   133dc:	orr	r5, r2, r0
   133e0:	eor	r6, r6, fp
   133e4:	orr	r1, r1, r4, lsr #7
   133e8:	eor	r7, r7, r8
   133ec:	str	r2, [sp, #64]	; 0x40
   133f0:	and	r8, r2, r0
   133f4:	and	r5, r5, r9
   133f8:	mov	r2, r4
   133fc:	ldr	r9, [sp, #32]
   13400:	eor	r1, r1, r6
   13404:	ldr	r6, [sp, #28]
   13408:	orr	r5, r5, r8
   1340c:	lsr	sl, ip, #28
   13410:	ldr	r8, [sp, #16]
   13414:	lsl	ip, ip, #30
   13418:	adc	lr, lr, r7
   1341c:	orr	sl, sl, r0, lsl #4
   13420:	adds	r6, r3, r6
   13424:	ldr	r7, [sp, #12]
   13428:	orr	r4, r9, r4
   1342c:	orr	ip, ip, r0, lsr #2
   13430:	lsl	fp, r2, #25
   13434:	orr	fp, fp, r0, lsr #7
   13438:	str	r6, [sp, #20]
   1343c:	and	r4, r4, r8
   13440:	and	r6, r9, r2
   13444:	eor	ip, ip, sl
   13448:	adc	r8, lr, r7
   1344c:	ldr	r2, [sp, #52]	; 0x34
   13450:	adds	r1, r1, r5
   13454:	eor	ip, ip, fp
   13458:	ldr	r7, [sp, #24]
   1345c:	orr	r4, r4, r6
   13460:	ldr	sl, [sp, #20]
   13464:	adc	r4, ip, r4
   13468:	adds	r3, r1, r3
   1346c:	adc	fp, r4, lr
   13470:	ldr	ip, [sp, #424]	; 0x1a8
   13474:	ldr	r4, [pc, #2284]	; 13d68 <dcngettext@plt+0x2d50>
   13478:	lsr	r5, sl, #14
   1347c:	orr	lr, r5, r8, lsl #18
   13480:	eor	r1, r2, r7
   13484:	mov	r5, r8
   13488:	adds	ip, ip, r4
   1348c:	ldr	r7, [sp, #60]	; 0x3c
   13490:	ldr	r4, [sp, #56]	; 0x38
   13494:	and	r1, r1, sl
   13498:	str	r5, [sp, #36]	; 0x24
   1349c:	mov	r9, r3
   134a0:	eor	r1, r1, r2
   134a4:	lsr	r3, sl, #18
   134a8:	ldr	r2, [sp]
   134ac:	eor	r4, r4, r7
   134b0:	ldr	r6, [sp, #428]	; 0x1ac
   134b4:	lsr	r7, r5, #18
   134b8:	ldr	r5, [pc, #2220]	; 13d6c <dcngettext@plt+0x2d54>
   134bc:	orr	r3, r3, r8, lsl #14
   134c0:	adc	r6, r6, r5
   134c4:	adds	ip, ip, r2
   134c8:	eor	r2, lr, r3
   134cc:	ldr	lr, [sp, #20]
   134d0:	lsr	r8, r8, #14
   134d4:	ldr	r5, [sp, #36]	; 0x24
   134d8:	orr	r8, r8, lr, lsl #18
   134dc:	orr	r7, r7, lr, lsl #14
   134e0:	ldr	lr, [sp, #48]	; 0x30
   134e4:	and	r4, r4, r5
   134e8:	adc	r6, r6, lr
   134ec:	ldr	lr, [sp, #56]	; 0x38
   134f0:	mov	r3, r9
   134f4:	eor	r4, r4, lr
   134f8:	adds	lr, r1, ip
   134fc:	ldr	ip, [sp, #20]
   13500:	lsl	sl, sl, #23
   13504:	str	r3, [sp, #12]
   13508:	orr	sl, sl, r5, lsr #9
   1350c:	lsl	r5, r5, #23
   13510:	ldr	r1, [sp, #12]
   13514:	eor	r7, r7, r8
   13518:	orr	r5, r5, ip, lsr #9
   1351c:	eor	r5, r5, r7
   13520:	ldr	r7, [sp, #12]
   13524:	lsr	r9, r9, #28
   13528:	lsl	r3, r3, #30
   1352c:	orr	r9, r9, fp, lsl #4
   13530:	orr	ip, r0, r1
   13534:	adc	r4, r4, r6
   13538:	eor	r2, r2, sl
   1353c:	and	r6, r0, r7
   13540:	orr	r3, r3, fp, lsr #2
   13544:	ldr	r7, [sp, #12]
   13548:	lsl	sl, r1, #25
   1354c:	str	r0, [sp]
   13550:	ldr	r0, [sp, #4]
   13554:	adds	r2, lr, r2
   13558:	orr	sl, sl, fp, lsr #7
   1355c:	eor	r3, r3, r9
   13560:	adc	r4, r4, r5
   13564:	ldr	r9, [sp, #8]
   13568:	ldr	lr, [sp, #64]	; 0x40
   1356c:	ldr	r5, [sp, #12]
   13570:	lsr	r8, fp, #28
   13574:	lsl	r1, fp, #30
   13578:	eor	r3, r3, sl
   1357c:	adds	sl, r0, r2
   13580:	orr	r8, r8, r7, lsl #4
   13584:	str	sl, [sp, #28]
   13588:	orr	r1, r1, r7, lsr #2
   1358c:	ldr	sl, [sp, #32]
   13590:	and	ip, ip, lr
   13594:	lsl	r7, fp, #25
   13598:	orr	lr, r9, fp
   1359c:	eor	r1, r1, r8
   135a0:	ldr	r8, [sp, #16]
   135a4:	and	r0, r9, fp
   135a8:	orr	ip, ip, r6
   135ac:	orr	r7, r7, r5, lsr #7
   135b0:	and	lr, lr, sl
   135b4:	adc	r8, r8, r4
   135b8:	eor	r1, r1, r7
   135bc:	adds	r3, r3, ip
   135c0:	orr	lr, lr, r0
   135c4:	adc	r0, r1, lr
   135c8:	adds	r3, r3, r2
   135cc:	ldr	lr, [sp, #28]
   135d0:	adc	r2, r0, r4
   135d4:	ldr	r6, [sp, #24]
   135d8:	ldr	r1, [sp, #20]
   135dc:	ldr	r4, [sp, #432]	; 0x1b0
   135e0:	ldr	r5, [pc, #1928]	; 13d70 <dcngettext@plt+0x2d58>
   135e4:	mov	sl, r8
   135e8:	mov	r7, r3
   135ec:	ldr	r9, [sp, #36]	; 0x24
   135f0:	eor	r3, r6, r1
   135f4:	str	r2, [sp, #48]	; 0x30
   135f8:	adds	r2, r4, r5
   135fc:	ldr	r4, [sp, #60]	; 0x3c
   13600:	and	r3, r3, lr
   13604:	lsr	ip, lr, #14
   13608:	lsr	r1, lr, #18
   1360c:	eor	r0, r4, r9
   13610:	orr	r1, r1, sl, lsl #14
   13614:	mov	r9, lr
   13618:	eor	r6, r3, r6
   1361c:	orr	ip, ip, sl, lsl #18
   13620:	lsl	r5, lr, #23
   13624:	lsr	r4, sl, #18
   13628:	lsr	lr, sl, #14
   1362c:	ldr	r8, [pc, #1856]	; 13d74 <dcngettext@plt+0x2d5c>
   13630:	str	sl, [sp, #40]	; 0x28
   13634:	ldr	sl, [sp, #436]	; 0x1b4
   13638:	ldr	r3, [sp, #52]	; 0x34
   1363c:	adc	r8, sl, r8
   13640:	adds	r2, r2, r3
   13644:	ldr	r3, [sp, #40]	; 0x28
   13648:	orr	r4, r4, r9, lsl #14
   1364c:	and	r0, r0, r3
   13650:	orr	r5, r5, r3, lsr #9
   13654:	orr	lr, lr, r9, lsl #18
   13658:	lsl	r9, r3, #23
   1365c:	ldr	r3, [sp, #56]	; 0x38
   13660:	eor	ip, ip, r1
   13664:	adc	r8, r8, r3
   13668:	ldr	r3, [sp, #60]	; 0x3c
   1366c:	eor	lr, lr, r4
   13670:	ldr	r4, [sp, #28]
   13674:	mov	sl, r7
   13678:	eor	ip, ip, r5
   1367c:	eor	r0, r0, r3
   13680:	ldr	r5, [sp, #48]	; 0x30
   13684:	adds	r3, r6, r2
   13688:	ldr	r2, [sp, #12]
   1368c:	str	sl, [sp, #44]	; 0x2c
   13690:	orr	r9, r9, r4, lsr #9
   13694:	lsl	r1, sl, #30
   13698:	orr	r4, r2, sl
   1369c:	lsl	r6, sl, #25
   136a0:	mov	sl, r5
   136a4:	adc	r0, r0, r8
   136a8:	eor	lr, lr, r9
   136ac:	adds	r3, r3, ip
   136b0:	lsr	r7, r7, #28
   136b4:	mov	r9, sl
   136b8:	adc	r0, r0, lr
   136bc:	orr	r7, r7, r5, lsl #4
   136c0:	ldr	ip, [sp]
   136c4:	ldr	lr, [sp, #64]	; 0x40
   136c8:	orr	r1, r1, r5, lsr #2
   136cc:	lsl	r2, sl, #30
   136d0:	orr	r6, r6, sl, lsr #7
   136d4:	ldr	sl, [sp, #44]	; 0x2c
   136d8:	eor	r1, r1, r7
   136dc:	ldr	r7, [sp, #12]
   136e0:	and	r4, r4, ip
   136e4:	lsl	r8, r9, #25
   136e8:	orr	ip, fp, r9
   136ec:	eor	r6, r6, r1
   136f0:	lsr	r5, r5, #28
   136f4:	adds	r1, lr, r3
   136f8:	and	lr, fp, r9
   136fc:	ldr	r9, [sp, #8]
   13700:	and	r7, r7, sl
   13704:	orr	r2, r2, sl, lsr #2
   13708:	orr	r8, r8, sl, lsr #7
   1370c:	orr	r5, r5, sl, lsl #4
   13710:	ldr	sl, [sp, #32]
   13714:	orr	r4, r4, r7
   13718:	and	ip, ip, r9
   1371c:	eor	r5, r5, r2
   13720:	adc	sl, sl, r0
   13724:	eor	r5, r5, r8
   13728:	adds	r6, r6, r4
   1372c:	orr	ip, ip, lr
   13730:	adc	lr, r5, ip
   13734:	adds	r3, r6, r3
   13738:	mov	r9, sl
   1373c:	ldr	r4, [pc, #1588]	; 13d78 <dcngettext@plt+0x2d60>
   13740:	mov	sl, r3
   13744:	adc	r3, lr, r0
   13748:	ldr	lr, [sp, #440]	; 0x1b8
   1374c:	ldr	r6, [sp, #20]
   13750:	ldr	ip, [sp, #28]
   13754:	adds	r0, lr, r4
   13758:	ldr	lr, [sp, #36]	; 0x24
   1375c:	ldr	r4, [sp, #40]	; 0x28
   13760:	eor	r2, r6, ip
   13764:	lsr	r8, r1, #18
   13768:	lsr	ip, r1, #14
   1376c:	eor	r7, lr, r4
   13770:	orr	r8, r8, r9, lsl #14
   13774:	str	r9, [sp, #52]	; 0x34
   13778:	ldr	r5, [pc, #1532]	; 13d7c <dcngettext@plt+0x2d64>
   1377c:	orr	ip, ip, r9, lsl #18
   13780:	lsr	r4, r9, #14
   13784:	lsr	lr, r9, #18
   13788:	ldr	r9, [sp, #444]	; 0x1bc
   1378c:	and	r2, r2, r1
   13790:	adc	r9, r9, r5
   13794:	eor	r5, r2, r6
   13798:	ldr	r2, [sp, #52]	; 0x34
   1379c:	ldr	r6, [sp, #24]
   137a0:	str	r3, [sp, #16]
   137a4:	lsl	r3, r1, #23
   137a8:	adds	r0, r0, r6
   137ac:	orr	r3, r3, r2, lsr #9
   137b0:	and	r7, r7, r2
   137b4:	lsl	r6, r2, #23
   137b8:	ldr	r2, [sp, #60]	; 0x3c
   137bc:	eor	ip, ip, r8
   137c0:	adc	r2, r9, r2
   137c4:	mov	r8, sl
   137c8:	orr	r4, r4, r1, lsl #18
   137cc:	str	r8, [sp, #4]
   137d0:	orr	lr, lr, r1, lsl #14
   137d4:	str	r2, [sp, #24]
   137d8:	ldr	r2, [sp, #36]	; 0x24
   137dc:	eor	lr, lr, r4
   137e0:	ldr	r4, [sp, #4]
   137e4:	eor	ip, ip, r3
   137e8:	eor	r7, r7, r2
   137ec:	ldr	r3, [sp, #44]	; 0x2c
   137f0:	adds	r2, r5, r0
   137f4:	ldr	r5, [sp, #16]
   137f8:	lsl	r9, r4, #25
   137fc:	orr	r4, r3, r4
   13800:	mov	r3, r5
   13804:	orr	r6, r6, r1, lsr #9
   13808:	lsl	r0, r3, #30
   1380c:	eor	r6, r6, lr
   13810:	ldr	r3, [sp, #24]
   13814:	ldr	lr, [sp, #16]
   13818:	lsr	sl, sl, #28
   1381c:	lsl	r8, r8, #30
   13820:	orr	sl, sl, r5, lsl #4
   13824:	orr	r8, r8, r5, lsr #2
   13828:	adc	r7, r7, r3
   1382c:	orr	r9, r9, lr, lsr #7
   13830:	eor	r3, sl, r8
   13834:	ldr	lr, [sp, #4]
   13838:	ldr	r8, [sp, #44]	; 0x2c
   1383c:	adds	r2, r2, ip
   13840:	and	r8, r8, lr
   13844:	ldr	lr, [sp, #12]
   13848:	adc	r6, r7, r6
   1384c:	and	ip, r4, lr
   13850:	ldr	r4, [sp, #4]
   13854:	ldr	r7, [sp]
   13858:	lsr	r5, r5, #28
   1385c:	orr	r5, r5, r4, lsl #4
   13860:	orr	r0, r0, r4, lsr #2
   13864:	ldr	r4, [sp, #16]
   13868:	adds	r7, r7, r2
   1386c:	ldr	sl, [sp, #48]	; 0x30
   13870:	ldr	lr, [sp, #16]
   13874:	eor	r0, r0, r5
   13878:	ldr	r5, [sp, #4]
   1387c:	str	r7, [sp, #32]
   13880:	ldr	r7, [sp, #16]
   13884:	orr	lr, sl, lr
   13888:	eor	r3, r3, r9
   1388c:	lsl	r4, r4, #25
   13890:	ldr	r9, [sp, #8]
   13894:	orr	ip, ip, r8
   13898:	and	r7, sl, r7
   1389c:	orr	r4, r4, r5, lsr #7
   138a0:	and	lr, lr, fp
   138a4:	adc	r9, r9, r6
   138a8:	eor	r0, r0, r4
   138ac:	adds	r3, r3, ip
   138b0:	orr	lr, lr, r7
   138b4:	adc	lr, r0, lr
   138b8:	adds	r5, r3, r2
   138bc:	adc	ip, lr, r6
   138c0:	mov	r8, r9
   138c4:	str	ip, [sp, #24]
   138c8:	ldr	r9, [pc, #1200]	; 13d80 <dcngettext@plt+0x2d68>
   138cc:	ldr	ip, [sp, #448]	; 0x1c0
   138d0:	ldr	lr, [sp, #52]	; 0x34
   138d4:	adds	r9, ip, r9
   138d8:	ldr	r3, [sp, #452]	; 0x1c4
   138dc:	ldr	ip, [sp, #40]	; 0x28
   138e0:	ldr	r6, [pc, #1180]	; 13d84 <dcngettext@plt+0x2d6c>
   138e4:	ldr	r4, [sp, #32]
   138e8:	adc	r3, r3, r6
   138ec:	eor	ip, ip, lr
   138f0:	ldr	r6, [sp, #20]
   138f4:	mov	lr, r8
   138f8:	ldr	sl, [sp, #28]
   138fc:	str	lr, [sp, #56]	; 0x38
   13900:	adds	r9, r9, r6
   13904:	ldr	r6, [sp, #56]	; 0x38
   13908:	str	r5, [sp]
   1390c:	mov	r0, sl
   13910:	lsr	r2, r4, #14
   13914:	lsr	r5, r4, #18
   13918:	orr	r5, r5, r8, lsl #14
   1391c:	lsr	r7, lr, #14
   13920:	eor	r0, r0, r1
   13924:	orr	r2, r2, r8, lsl #18
   13928:	lsl	r8, r4, #23
   1392c:	orr	r8, r8, r6, lsr #9
   13930:	and	r0, r0, r4
   13934:	and	ip, ip, r6
   13938:	eor	r2, r2, r5
   1393c:	mov	r5, r6
   13940:	mov	r6, r4
   13944:	orr	r4, r7, r4, lsl #18
   13948:	ldr	r7, [sp, #36]	; 0x24
   1394c:	lsr	lr, lr, #18
   13950:	adc	r3, r3, r7
   13954:	orr	lr, lr, r6, lsl #14
   13958:	ldr	r7, [sp, #40]	; 0x28
   1395c:	lsl	r6, r5, #23
   13960:	ldr	r5, [sp]
   13964:	eor	r0, r0, sl
   13968:	eor	r2, r2, r8
   1396c:	ldr	r8, [sp, #24]
   13970:	adds	r0, r0, r9
   13974:	eor	ip, ip, r7
   13978:	ldr	r9, [sp, #32]
   1397c:	eor	r7, r4, lr
   13980:	ldr	lr, [sp]
   13984:	ldr	r4, [sp, #4]
   13988:	lsr	sl, r5, #28
   1398c:	lsl	r5, r5, #30
   13990:	orr	sl, sl, r8, lsl #4
   13994:	orr	r5, r5, r8, lsr #2
   13998:	adc	ip, ip, r3
   1399c:	orr	r6, r6, r9, lsr #9
   139a0:	eor	r5, r5, sl
   139a4:	lsl	r9, lr, #25
   139a8:	ldr	sl, [sp, #24]
   139ac:	orr	lr, r4, lr
   139b0:	ldr	r3, [sp]
   139b4:	mov	r4, r8
   139b8:	adds	r2, r0, r2
   139bc:	eor	r6, r6, r7
   139c0:	ldr	r0, [sp, #4]
   139c4:	ldr	r7, [sp, #44]	; 0x2c
   139c8:	lsr	r8, r8, #28
   139cc:	lsl	r4, r4, #30
   139d0:	adc	ip, ip, r6
   139d4:	orr	r8, r8, r3, lsl #4
   139d8:	ldr	r6, [sp, #12]
   139dc:	orr	r4, r4, r3, lsr #2
   139e0:	orr	r9, r9, sl, lsr #7
   139e4:	and	r0, r0, r3
   139e8:	and	lr, lr, r7
   139ec:	eor	r4, r4, r8
   139f0:	ldr	r7, [sp, #16]
   139f4:	ldr	r8, [sp]
   139f8:	adds	r3, r6, r2
   139fc:	eor	r5, r5, r9
   13a00:	ldr	r6, [sp, #24]
   13a04:	ldr	r9, [sp, #48]	; 0x30
   13a08:	orr	lr, lr, r0
   13a0c:	ldr	r0, [sp, #16]
   13a10:	orr	r7, r7, sl
   13a14:	lsl	sl, sl, #25
   13a18:	and	r0, r0, r6
   13a1c:	orr	sl, sl, r8, lsr #7
   13a20:	and	r7, r7, r9
   13a24:	adc	fp, fp, ip
   13a28:	eor	r4, r4, sl
   13a2c:	adds	lr, r5, lr
   13a30:	orr	r7, r7, r0
   13a34:	adc	r7, r4, r7
   13a38:	adds	r2, lr, r2
   13a3c:	adc	r8, r7, ip
   13a40:	ldr	r6, [pc, #832]	; 13d88 <dcngettext@plt+0x2d70>
   13a44:	ldr	ip, [sp, #456]	; 0x1c8
   13a48:	mov	sl, r2
   13a4c:	ldr	r2, [sp, #32]
   13a50:	adds	r9, ip, r6
   13a54:	ldr	lr, [sp, #52]	; 0x34
   13a58:	ldr	ip, [sp, #56]	; 0x38
   13a5c:	eor	r0, r1, r2
   13a60:	lsr	r5, r3, #18
   13a64:	lsr	r2, r3, #14
   13a68:	mov	r6, fp
   13a6c:	orr	r5, r5, fp, lsl #14
   13a70:	lsr	r7, fp, #14
   13a74:	eor	ip, lr, ip
   13a78:	orr	r2, r2, fp, lsl #18
   13a7c:	lsr	lr, fp, #18
   13a80:	ldr	r4, [pc, #772]	; 13d8c <dcngettext@plt+0x2d74>
   13a84:	ldr	fp, [sp, #460]	; 0x1cc
   13a88:	str	r8, [sp, #8]
   13a8c:	adc	fp, fp, r4
   13a90:	ldr	r4, [sp, #28]
   13a94:	orr	lr, lr, r3, lsl #14
   13a98:	adds	r9, r9, r4
   13a9c:	orr	r4, r7, r3, lsl #18
   13aa0:	ldr	r7, [sp, #40]	; 0x28
   13aa4:	and	ip, ip, r6
   13aa8:	adc	fp, fp, r7
   13aac:	ldr	r7, [sp, #52]	; 0x34
   13ab0:	and	r0, r0, r3
   13ab4:	lsl	r8, r3, #23
   13ab8:	eor	r2, r2, r5
   13abc:	eor	ip, ip, r7
   13ac0:	mov	r5, sl
   13ac4:	eor	r7, r4, lr
   13ac8:	ldr	r4, [sp, #8]
   13acc:	str	r5, [sp, #28]
   13ad0:	orr	r8, r8, r6, lsr #9
   13ad4:	eor	r0, r0, r1
   13ad8:	str	r6, [sp, #60]	; 0x3c
   13adc:	lsl	r6, r6, #23
   13ae0:	adds	r0, r0, r9
   13ae4:	ldr	lr, [sp, #28]
   13ae8:	eor	r2, r2, r8
   13aec:	orr	r6, r6, r3, lsr #9
   13af0:	lsr	sl, sl, #28
   13af4:	lsl	r5, r5, #30
   13af8:	orr	sl, sl, r4, lsl #4
   13afc:	ldr	r8, [sp]
   13b00:	adc	ip, ip, fp
   13b04:	eor	r6, r6, r7
   13b08:	adds	r2, r0, r2
   13b0c:	orr	r5, r5, r4, lsr #2
   13b10:	adc	ip, ip, r6
   13b14:	ldr	fp, [sp, #4]
   13b18:	eor	r5, r5, sl
   13b1c:	ldr	r0, [sp]
   13b20:	ldr	sl, [sp, #28]
   13b24:	ldr	r6, [sp, #44]	; 0x2c
   13b28:	lsl	r9, lr, #25
   13b2c:	orr	lr, r8, lr
   13b30:	adds	r6, r6, r2
   13b34:	ldr	r7, [sp, #8]
   13b38:	and	r0, r0, sl
   13b3c:	lsr	r8, r4, #28
   13b40:	and	lr, lr, fp
   13b44:	lsl	r4, r4, #30
   13b48:	ldr	fp, [sp, #24]
   13b4c:	orr	r8, r8, sl, lsl #4
   13b50:	orr	r4, r4, sl, lsr #2
   13b54:	str	r6, [sp, #20]
   13b58:	ldr	sl, [sp, #8]
   13b5c:	orr	lr, lr, r0
   13b60:	ldr	r0, [sp, #8]
   13b64:	orr	r9, r9, r7, lsr #7
   13b68:	and	r0, fp, r0
   13b6c:	orr	r7, fp, r7
   13b70:	ldr	fp, [sp, #28]
   13b74:	ldr	r6, [sp, #16]
   13b78:	eor	r5, r5, r9
   13b7c:	lsl	sl, sl, #25
   13b80:	ldr	r9, [sp, #48]	; 0x30
   13b84:	orr	sl, sl, fp, lsr #7
   13b88:	and	r7, r7, r6
   13b8c:	eor	r4, r4, r8
   13b90:	adc	r9, r9, ip
   13b94:	eor	r4, r4, sl
   13b98:	adds	lr, r5, lr
   13b9c:	orr	r7, r7, r0
   13ba0:	ldr	r8, [sp, #20]
   13ba4:	adc	r7, r4, r7
   13ba8:	ldr	r4, [sp, #32]
   13bac:	adds	r2, lr, r2
   13bb0:	eor	r0, r4, r3
   13bb4:	mov	r6, r9
   13bb8:	adc	ip, r7, ip
   13bbc:	mov	r9, r2
   13bc0:	lsr	r5, r8, #18
   13bc4:	mov	r7, r8
   13bc8:	lsr	r2, r8, #14
   13bcc:	and	r0, r0, r8
   13bd0:	ldr	sl, [pc, #440]	; 13d90 <dcngettext@plt+0x2d78>
   13bd4:	ldr	r8, [sp, #464]	; 0x1d0
   13bd8:	str	ip, [sp, #12]
   13bdc:	adds	lr, r8, sl
   13be0:	ldr	r8, [sp, #56]	; 0x38
   13be4:	ldr	sl, [sp, #60]	; 0x3c
   13be8:	orr	ip, r5, r6, lsl #14
   13bec:	eor	r4, r8, sl
   13bf0:	str	r6, [sp, #40]	; 0x28
   13bf4:	orr	r2, r2, r6, lsl #18
   13bf8:	lsl	sl, r7, #23
   13bfc:	lsr	r8, r6, #14
   13c00:	lsr	r7, r6, #18
   13c04:	ldr	r5, [pc, #392]	; 13d94 <dcngettext@plt+0x2d7c>
   13c08:	ldr	r6, [sp, #468]	; 0x1d4
   13c0c:	eor	r2, r2, ip
   13c10:	adc	r6, r6, r5
   13c14:	adds	r1, lr, r1
   13c18:	ldr	lr, [sp, #40]	; 0x28
   13c1c:	ldr	r5, [sp, #32]
   13c20:	and	r4, r4, lr
   13c24:	eor	r0, r0, r5
   13c28:	orr	sl, sl, lr, lsr #9
   13c2c:	lsl	r5, lr, #23
   13c30:	ldr	lr, [sp, #52]	; 0x34
   13c34:	ldr	ip, [sp, #20]
   13c38:	adc	r6, r6, lr
   13c3c:	ldr	lr, [sp, #56]	; 0x38
   13c40:	orr	r8, r8, ip, lsl #18
   13c44:	orr	r7, r7, ip, lsl #14
   13c48:	eor	r4, r4, lr
   13c4c:	mov	ip, r9
   13c50:	adds	lr, r0, r1
   13c54:	ldr	r0, [sp, #12]
   13c58:	ldr	r1, [sp, #20]
   13c5c:	str	ip, [sp, #44]	; 0x2c
   13c60:	lsr	r9, r9, #28
   13c64:	lsl	ip, ip, #30
   13c68:	eor	r7, r7, r8
   13c6c:	orr	r9, r9, r0, lsl #4
   13c70:	ldr	r8, [sp, #44]	; 0x2c
   13c74:	orr	ip, ip, r0, lsr #2
   13c78:	orr	r5, r5, r1, lsr #9
   13c7c:	eor	ip, ip, r9
   13c80:	ldr	r9, [sp]
   13c84:	orr	r1, fp, r8
   13c88:	adc	r4, r4, r6
   13c8c:	eor	r5, r5, r7
   13c90:	ldr	r6, [sp, #12]
   13c94:	ldr	r7, [sp, #44]	; 0x2c
   13c98:	eor	r2, r2, sl
   13c9c:	adds	r2, lr, r2
   13ca0:	and	r1, r1, r9
   13ca4:	ldr	r9, [sp, #8]
   13ca8:	adc	r4, r4, r5
   13cac:	lsl	sl, r8, #25
   13cb0:	ldr	r5, [sp, #4]
   13cb4:	lsr	r8, r0, #28
   13cb8:	mov	lr, fp
   13cbc:	lsl	r0, r0, #30
   13cc0:	orr	sl, sl, r6, lsr #7
   13cc4:	and	lr, lr, r7
   13cc8:	orr	fp, r9, r6
   13ccc:	orr	r8, r8, r7, lsl #4
   13cd0:	mov	r6, r7
   13cd4:	orr	r0, r0, r7, lsr #2
   13cd8:	ldr	r7, [sp, #12]
   13cdc:	eor	ip, ip, sl
   13ce0:	adds	sl, r5, r2
   13ce4:	ldr	r5, [sp, #12]
   13ce8:	orr	r1, r1, lr
   13cec:	lsl	r7, r7, #25
   13cf0:	and	lr, r9, r5
   13cf4:	ldr	r5, [sp, #24]
   13cf8:	orr	r7, r7, r6, lsr #7
   13cfc:	str	sl, [sp, #36]	; 0x24
   13d00:	mov	sl, r6
   13d04:	ldr	r6, [sp, #16]
   13d08:	and	fp, fp, r5
   13d0c:	eor	r0, r0, r8
   13d10:	eor	r0, r0, r7
   13d14:	adc	r8, r6, r4
   13d18:	orr	fp, fp, lr
   13d1c:	adds	r1, ip, r1
   13d20:	ldr	ip, [sp, #20]
   13d24:	adc	fp, r0, fp
   13d28:	adds	r7, r1, r2
   13d2c:	mov	r9, r8
   13d30:	ldr	r1, [sp, #36]	; 0x24
   13d34:	eor	lr, r3, ip
   13d38:	ldr	r8, [pc, #88]	; 13d98 <dcngettext@plt+0x2d80>
   13d3c:	adc	ip, fp, r4
   13d40:	ldr	r4, [sp, #472]	; 0x1d8
   13d44:	b	13de4 <dcngettext@plt+0x2dcc>
   13d48:	andeq	r2, r3, r8, lsl #30
   13d4c:	strle	sl, [r8, -r2, lsr #28]!
   13d50:	addmi	r2, sl, #152, 30	; 0x260
   13d54:	mvncs	r6, #859832320	; 0x33400000
   13d58:	teqvc	r7, r1	; <illegal shifter operand>
   13d5c:	mcrr	11, 2, r3, sp, cr15
   13d60:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   13d64:			; <UNDEFINED> instruction: 0x8189dbbc
   13d68:	vqrshl.u8	d27, d24, d8
   13d6c:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   13d70:			; <UNDEFINED> instruction: 0xb605d019
   13d74:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   13d78:	svcge	0x00194f9b
   13d7c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   13d80:	ble	1b741e8 <stdout@@GLIBC_2.4+0x1b41084>
   13d84:	blge	72b8e0 <stdout@@GLIBC_2.4+0x6f877c>
   13d88:	movwge	r0, #12866	; 0x3242
   13d8c:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   13d90:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   13d94:	addne	r5, r3, #1024	; 0x400
   13d98:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   13d9c:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   13da0:	ldrble	fp, [pc, #1250]!	; 1428a <dcngettext@plt+0x3272>
   13da4:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   13da8:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   13dac:	adcsvc	r5, lr, #116, 26	; 0x1d00
   13db0:	blcc	5b987c <stdout@@GLIBC_2.4+0x586718>
   13db4:	ldrshhi	fp, [lr], #30
   13db8:	strbcs	r1, [r7, #565]	; 0x235
   13dbc:	blls	ff715860 <stdout@@GLIBC_2.4+0xff6e26fc>
   13dc0:	svcgt	0x00692694
   13dc4:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   13dc8:			; <UNDEFINED> instruction: 0x9ef14ad2
   13dcc:	ldr	r6, [fp], #2497	; 0x9c1
   13dd0:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   13dd4:	svc	0x00be4786
   13dd8:	blhi	fe3494b4 <stdout@@GLIBC_2.4+0xfe316350>
   13ddc:	svceq	0x00c19dc6
   13de0:	strvc	r9, [ip, r5, ror #24]!
   13de4:	str	ip, [sp, #52]	; 0x34
   13de8:	adds	ip, r4, r8
   13dec:	ldr	r4, [sp, #60]	; 0x3c
   13df0:	ldr	r8, [sp, #40]	; 0x28
   13df4:	lsr	r6, r1, #14
   13df8:	eor	r0, r4, r8
   13dfc:	mov	r8, r9
   13e00:	orr	r4, r6, r9, lsl #18
   13e04:	str	r8, [sp, #48]	; 0x30
   13e08:	ldr	r6, [sp, #476]	; 0x1dc
   13e0c:	and	lr, lr, r1
   13e10:	lsr	r5, r8, #18
   13e14:	ldr	r8, [pc, #-128]	; 13d9c <dcngettext@plt+0x2d84>
   13e18:	str	r3, [sp, #16]
   13e1c:	eor	lr, lr, r3
   13e20:	ldr	r3, [sp, #48]	; 0x30
   13e24:	adc	r8, r6, r8
   13e28:	lsr	r2, r1, #18
   13e2c:	ldr	r6, [sp, #32]
   13e30:	mov	fp, r1
   13e34:	orr	r2, r2, r9, lsl #14
   13e38:	lsl	r1, r1, #23
   13e3c:	adds	ip, ip, r6
   13e40:	and	r0, r0, r3
   13e44:	eor	r6, r4, r2
   13e48:	orr	r1, r1, r3, lsr #9
   13e4c:	lsl	r4, r3, #23
   13e50:	ldr	r3, [sp, #56]	; 0x38
   13e54:	eor	r1, r1, r6
   13e58:	ldr	r6, [sp, #36]	; 0x24
   13e5c:	adc	r8, r8, r3
   13e60:	lsr	r9, r9, #14
   13e64:	ldr	r3, [sp, #60]	; 0x3c
   13e68:	orr	r9, r9, fp, lsl #18
   13e6c:	orr	r5, r5, fp, lsl #14
   13e70:	mov	fp, r7
   13e74:	str	fp, [sp, #32]
   13e78:	eor	r0, r0, r3
   13e7c:	orr	r4, r4, r6, lsr #9
   13e80:	ldr	r3, [sp, #52]	; 0x34
   13e84:	eor	r5, r5, r9
   13e88:	eor	r5, r5, r4
   13e8c:	ldr	r4, [sp, #32]
   13e90:	lsl	r2, fp, #30
   13e94:	lsr	r7, r7, #28
   13e98:	adds	lr, lr, ip
   13e9c:	orr	r2, r2, r3, lsr #2
   13ea0:	orr	r7, r7, r3, lsl #4
   13ea4:	lsl	r9, fp, #25
   13ea8:	mov	r6, sl
   13eac:	lsl	ip, r3, #30
   13eb0:	orr	sl, sl, fp
   13eb4:	lsr	fp, r3, #28
   13eb8:	adc	r8, r0, r8
   13ebc:	orr	ip, ip, r4, lsr #2
   13ec0:	ldr	r0, [sp, #12]
   13ec4:	eor	r7, r7, r2
   13ec8:	orr	fp, fp, r4, lsl #4
   13ecc:	ldr	r2, [sp, #28]
   13ed0:	orr	r9, r9, r3, lsr #7
   13ed4:	eor	fp, fp, ip
   13ed8:	ldr	ip, [sp, #32]
   13edc:	adds	lr, lr, r1
   13ee0:	and	r6, r6, r4
   13ee4:	orr	r1, r0, r3
   13ee8:	and	sl, sl, r2
   13eec:	lsl	r4, r3, #25
   13ef0:	mov	r2, r3
   13ef4:	eor	r7, r7, r9
   13ef8:	ldr	r3, [sp]
   13efc:	ldr	r9, [sp, #8]
   13f00:	adc	r8, r8, r5
   13f04:	ldr	r5, [sp, #24]
   13f08:	adds	r3, r3, lr
   13f0c:	orr	sl, sl, r6
   13f10:	and	r2, r0, r2
   13f14:	orr	r4, r4, ip, lsr #7
   13f18:	and	r1, r1, r9
   13f1c:	adc	r5, r5, r8
   13f20:	eor	fp, fp, r4
   13f24:	adds	r7, r7, sl
   13f28:	orr	r1, r1, r2
   13f2c:	adc	r1, fp, r1
   13f30:	ldr	r0, [pc, #-408]	; 13da0 <dcngettext@plt+0x2d88>
   13f34:	adds	lr, r7, lr
   13f38:	ldr	r7, [sp, #480]	; 0x1e0
   13f3c:	mov	r9, r5
   13f40:	mov	sl, lr
   13f44:	ldr	r6, [sp, #20]
   13f48:	adc	r1, r1, r8
   13f4c:	ldr	r5, [sp, #36]	; 0x24
   13f50:	adds	r0, r7, r0
   13f54:	ldr	lr, [sp, #40]	; 0x28
   13f58:	ldr	r7, [sp, #48]	; 0x30
   13f5c:	ldr	r8, [sp, #484]	; 0x1e4
   13f60:	ldr	fp, [pc, #-452]	; 13da4 <dcngettext@plt+0x2d8c>
   13f64:	eor	r4, r6, r5
   13f68:	eor	r7, lr, r7
   13f6c:	mov	lr, r9
   13f70:	str	lr, [sp, #56]	; 0x38
   13f74:	adc	fp, r8, fp
   13f78:	lsr	ip, r3, #14
   13f7c:	ldr	r8, [sp, #16]
   13f80:	lsr	r2, r3, #18
   13f84:	str	r1, [sp, #4]
   13f88:	and	r1, r4, r3
   13f8c:	eor	r4, r1, r6
   13f90:	orr	r2, r2, r9, lsl #14
   13f94:	ldr	r1, [sp, #56]	; 0x38
   13f98:	orr	ip, ip, r9, lsl #18
   13f9c:	str	sl, [sp, #16]
   13fa0:	adds	r0, r0, r8
   13fa4:	eor	ip, ip, r2
   13fa8:	lsl	r8, sl, #30
   13fac:	lsr	r2, sl, #28
   13fb0:	ldr	sl, [sp, #60]	; 0x3c
   13fb4:	lsl	r9, r3, #23
   13fb8:	adc	fp, fp, sl
   13fbc:	orr	r9, r9, r1, lsr #9
   13fc0:	ldr	sl, [sp, #40]	; 0x28
   13fc4:	lsr	r5, lr, #14
   13fc8:	and	r7, r7, r1
   13fcc:	lsl	r6, r1, #23
   13fd0:	lsr	lr, lr, #18
   13fd4:	adds	r1, r4, r0
   13fd8:	ldr	r0, [sp, #4]
   13fdc:	orr	r5, r5, r3, lsl #18
   13fe0:	orr	lr, lr, r3, lsl #14
   13fe4:	eor	lr, lr, r5
   13fe8:	eor	r7, r7, sl
   13fec:	ldr	r5, [sp, #16]
   13ff0:	adc	r7, r7, fp
   13ff4:	eor	ip, ip, r9
   13ff8:	ldr	fp, [sp, #16]
   13ffc:	orr	sl, r2, r0, lsl #4
   14000:	orr	r8, r8, r0, lsr #2
   14004:	ldr	r4, [sp, #32]
   14008:	adds	r1, r1, ip
   1400c:	eor	r2, sl, r8
   14010:	ldr	ip, [sp, #32]
   14014:	ldr	sl, [sp, #44]	; 0x2c
   14018:	orr	r6, r6, r3, lsr #9
   1401c:	orr	r4, r4, r5
   14020:	lsl	r9, r5, #25
   14024:	eor	r6, r6, lr
   14028:	lsr	r5, r0, #28
   1402c:	ldr	lr, [sp, #4]
   14030:	lsl	r0, r0, #30
   14034:	and	r8, ip, fp
   14038:	orr	r5, r5, fp, lsl #4
   1403c:	and	ip, r4, sl
   14040:	orr	r0, r0, fp, lsr #2
   14044:	ldr	sl, [sp, #52]	; 0x34
   14048:	ldr	fp, [sp, #28]
   1404c:	ldr	r4, [sp, #4]
   14050:	adc	r6, r7, r6
   14054:	orr	r9, r9, lr, lsr #7
   14058:	adds	r7, fp, r1
   1405c:	orr	lr, sl, r4
   14060:	orr	ip, ip, r8
   14064:	ldr	r4, [sp, #4]
   14068:	ldr	r8, [sp, #4]
   1406c:	str	r7, [sp, #60]	; 0x3c
   14070:	ldr	fp, [sp, #16]
   14074:	mov	r7, sl
   14078:	and	r7, r7, r8
   1407c:	ldr	r8, [sp, #12]
   14080:	eor	r2, r2, r9
   14084:	lsl	r4, r4, #25
   14088:	ldr	r9, [sp, #8]
   1408c:	orr	r4, r4, fp, lsr #7
   14090:	and	lr, lr, r8
   14094:	eor	r0, r0, r5
   14098:	eor	r0, r0, r4
   1409c:	adc	r5, r9, r6
   140a0:	orr	lr, lr, r7
   140a4:	adds	r2, r2, ip
   140a8:	adc	lr, r0, lr
   140ac:	ldr	r4, [sp, #36]	; 0x24
   140b0:	ldr	r0, [sp, #60]	; 0x3c
   140b4:	str	r5, [sp, #24]
   140b8:	ldr	fp, [pc, #-792]	; 13da8 <dcngettext@plt+0x2d90>
   140bc:	adds	r5, r2, r1
   140c0:	ldr	r2, [sp, #488]	; 0x1e8
   140c4:	adc	r9, lr, r6
   140c8:	ldr	r7, [sp, #24]
   140cc:	eor	sl, r4, r3
   140d0:	str	r5, [sp]
   140d4:	ldr	lr, [sp, #48]	; 0x30
   140d8:	ldr	r6, [sp, #20]
   140dc:	lsr	r1, r0, #14
   140e0:	lsr	r5, r0, #18
   140e4:	str	r9, [sp, #28]
   140e8:	and	sl, sl, r0
   140ec:	mov	r9, r0
   140f0:	ldr	ip, [sp, #56]	; 0x38
   140f4:	adds	r0, r2, fp
   140f8:	ldr	r8, [pc, #-852]	; 13dac <dcngettext@plt+0x2d94>
   140fc:	ldr	r2, [sp, #492]	; 0x1ec
   14100:	mov	fp, r9
   14104:	orr	r5, r5, r7, lsl #14
   14108:	adc	r8, r2, r8
   1410c:	eor	ip, lr, ip
   14110:	adds	r0, r0, r6
   14114:	orr	r1, r1, r7, lsl #18
   14118:	ldr	r6, [sp, #24]
   1411c:	mov	lr, r7
   14120:	lsr	r7, r7, #14
   14124:	eor	sl, sl, r4
   14128:	orr	r4, r7, fp, lsl #18
   1412c:	ldr	r7, [sp, #40]	; 0x28
   14130:	mov	r2, fp
   14134:	lsl	r9, r9, #23
   14138:	adc	r8, r8, r7
   1413c:	orr	r9, r9, r6, lsr #9
   14140:	and	ip, ip, r6
   14144:	eor	r1, r1, r5
   14148:	lsr	lr, lr, #18
   1414c:	ldr	r5, [sp]
   14150:	lsl	r6, r6, #23
   14154:	ldr	r7, [sp, #48]	; 0x30
   14158:	orr	lr, lr, fp, lsl #14
   1415c:	orr	r6, r6, r2, lsr #9
   14160:	ldr	r2, [sp]
   14164:	eor	ip, ip, r7
   14168:	eor	r7, r4, lr
   1416c:	ldr	r4, [sp, #28]
   14170:	ldr	lr, [sp, #16]
   14174:	adds	r0, sl, r0
   14178:	lsr	fp, r5, #28
   1417c:	lsl	sl, r2, #25
   14180:	orr	lr, lr, r2
   14184:	lsl	r5, r5, #30
   14188:	mov	r2, r4
   1418c:	orr	fp, fp, r4, lsl #4
   14190:	orr	r5, r5, r4, lsr #2
   14194:	adc	ip, ip, r8
   14198:	orr	sl, sl, r2, lsr #7
   1419c:	mov	r8, r2
   141a0:	eor	r1, r1, r9
   141a4:	ldr	r2, [sp]
   141a8:	eor	r5, r5, fp
   141ac:	ldr	fp, [sp, #16]
   141b0:	adds	r1, r0, r1
   141b4:	eor	r6, r6, r7
   141b8:	ldr	r7, [sp, #32]
   141bc:	and	r0, fp, r2
   141c0:	adc	ip, ip, r6
   141c4:	ldr	fp, [sp, #4]
   141c8:	eor	r5, r5, sl
   141cc:	ldr	r6, [sp]
   141d0:	ldr	sl, [sp, #44]	; 0x2c
   141d4:	lsr	r9, r4, #28
   141d8:	and	lr, lr, r7
   141dc:	lsl	r4, r4, #30
   141e0:	orr	r7, fp, r8
   141e4:	orr	r9, r9, r2, lsl #4
   141e8:	orr	r4, r4, r2, lsr #2
   141ec:	orr	lr, lr, r0
   141f0:	adds	r2, sl, r1
   141f4:	ldr	r0, [sp, #28]
   141f8:	ldr	sl, [sp, #52]	; 0x34
   141fc:	lsl	r8, r8, #25
   14200:	orr	r8, r8, r6, lsr #7
   14204:	ldr	r6, [sp, #12]
   14208:	and	r0, fp, r0
   1420c:	and	r7, r7, sl
   14210:	eor	r4, r4, r9
   14214:	eor	r4, r4, r8
   14218:	adc	r9, r6, ip
   1421c:	orr	r7, r7, r0
   14220:	adds	lr, r5, lr
   14224:	adc	r7, r4, r7
   14228:	adds	r1, lr, r1
   1422c:	ldr	lr, [sp, #60]	; 0x3c
   14230:	ldr	r0, [sp, #496]	; 0x1f0
   14234:	ldr	r8, [pc, #-1164]	; 13db0 <dcngettext@plt+0x2d98>
   14238:	mov	fp, r9
   1423c:	adc	ip, r7, ip
   14240:	mov	r9, r1
   14244:	eor	r1, r3, lr
   14248:	str	ip, [sp, #8]
   1424c:	ldr	r5, [sp, #24]
   14250:	and	ip, r1, r2
   14254:	adds	r1, r0, r8
   14258:	ldr	r0, [sp, #56]	; 0x38
   1425c:	lsr	sl, r2, #14
   14260:	lsr	r4, r2, #18
   14264:	mov	r7, fp
   14268:	orr	r4, r4, fp, lsl #14
   1426c:	lsr	r6, fp, #14
   14270:	eor	r0, r0, r5
   14274:	orr	sl, sl, fp, lsl #18
   14278:	ldr	r5, [sp, #500]	; 0x1f4
   1427c:	lsr	lr, fp, #18
   14280:	ldr	fp, [pc, #-1236]	; 13db4 <dcngettext@plt+0x2d9c>
   14284:	lsl	r8, r2, #23
   14288:	adc	fp, r5, fp
   1428c:	ldr	r5, [sp, #36]	; 0x24
   14290:	orr	r8, r8, r7, lsr #9
   14294:	adds	r1, r1, r5
   14298:	and	r0, r0, r7
   1429c:	mov	r5, r7
   142a0:	orr	r7, r6, r2, lsl #18
   142a4:	ldr	r6, [sp, #48]	; 0x30
   142a8:	eor	sl, sl, r4
   142ac:	mov	r4, r9
   142b0:	adc	fp, fp, r6
   142b4:	str	r4, [sp, #12]
   142b8:	eor	ip, ip, r3
   142bc:	ldr	r6, [sp, #56]	; 0x38
   142c0:	orr	lr, lr, r2, lsl #14
   142c4:	adds	r1, ip, r1
   142c8:	ldr	ip, [sp, #12]
   142cc:	eor	r0, r0, r6
   142d0:	eor	r6, r7, lr
   142d4:	ldr	r7, [sp, #8]
   142d8:	ldr	lr, [sp]
   142dc:	eor	sl, sl, r8
   142e0:	orr	lr, lr, ip
   142e4:	lsl	r8, ip, #25
   142e8:	mov	ip, r7
   142ec:	adc	r0, r0, fp
   142f0:	str	r5, [sp, #36]	; 0x24
   142f4:	mov	fp, ip
   142f8:	lsl	r5, r5, #23
   142fc:	lsr	r9, r9, #28
   14300:	lsl	r4, r4, #30
   14304:	orr	r9, r9, r7, lsl #4
   14308:	orr	r5, r5, r2, lsr #9
   1430c:	orr	r4, r4, r7, lsr #2
   14310:	orr	r8, r8, fp, lsr #7
   14314:	eor	r5, r5, r6
   14318:	ldr	fp, [sp, #16]
   1431c:	ldr	r6, [sp, #12]
   14320:	eor	r4, r4, r9
   14324:	ldr	r9, [sp]
   14328:	adds	r1, r1, sl
   1432c:	and	lr, lr, fp
   14330:	and	sl, r9, r6
   14334:	ldr	fp, [sp, #8]
   14338:	ldr	r9, [sp, #28]
   1433c:	lsr	r7, r7, #28
   14340:	lsl	ip, ip, #30
   14344:	adc	r5, r0, r5
   14348:	orr	ip, ip, r6, lsr #2
   1434c:	orr	r7, r7, r6, lsl #4
   14350:	eor	r4, r4, r8
   14354:	ldr	r6, [sp, #8]
   14358:	ldr	r0, [sp, #32]
   1435c:	ldr	r8, [sp, #4]
   14360:	orr	fp, r9, fp
   14364:	adds	r0, r0, r1
   14368:	and	fp, fp, r8
   1436c:	ldr	r8, [sp, #12]
   14370:	str	r0, [sp, #20]
   14374:	ldr	r0, [sp, #8]
   14378:	orr	lr, lr, sl
   1437c:	lsl	r6, r6, #25
   14380:	ldr	sl, [sp, #52]	; 0x34
   14384:	and	r0, r9, r0
   14388:	orr	r6, r6, r8, lsr #7
   1438c:	eor	r7, r7, ip
   14390:	adc	r9, sl, r5
   14394:	eor	r7, r7, r6
   14398:	adds	r4, r4, lr
   1439c:	orr	fp, fp, r0
   143a0:	adc	fp, r7, fp
   143a4:	adds	sl, r4, r1
   143a8:	ldr	r1, [sp, #60]	; 0x3c
   143ac:	ldr	lr, [pc, #-1532]	; 13db8 <dcngettext@plt+0x2da0>
   143b0:	eor	r6, r1, r2
   143b4:	ldr	r1, [sp, #504]	; 0x1f8
   143b8:	adc	fp, fp, r5
   143bc:	ldr	r4, [sp, #24]
   143c0:	adds	lr, r1, lr
   143c4:	ldr	r1, [sp, #36]	; 0x24
   143c8:	ldr	r5, [sp, #508]	; 0x1fc
   143cc:	eor	r0, r4, r1
   143d0:	ldr	r4, [pc, #-1564]	; 13dbc <dcngettext@plt+0x2da4>
   143d4:	str	r2, [sp, #52]	; 0x34
   143d8:	ldr	r2, [sp, #20]
   143dc:	adc	r4, r5, r4
   143e0:	ldr	r5, [sp, #60]	; 0x3c
   143e4:	and	r6, r6, r2
   143e8:	eor	r6, r6, r5
   143ec:	adds	r3, lr, r3
   143f0:	lsr	r7, r2, #14
   143f4:	lsr	ip, r2, #18
   143f8:	lsr	r5, r9, #14
   143fc:	lsr	lr, r9, #18
   14400:	orr	ip, ip, r9, lsl #14
   14404:	orr	r5, r5, r2, lsl #18
   14408:	orr	r7, r7, r9, lsl #18
   1440c:	orr	lr, lr, r2, lsl #14
   14410:	eor	lr, lr, r5
   14414:	eor	r7, r7, ip
   14418:	ldr	r5, [sp, #20]
   1441c:	ldr	ip, [sp, #56]	; 0x38
   14420:	lsl	r1, r2, #23
   14424:	ldr	r2, [sp, #24]
   14428:	adc	r4, r4, ip
   1442c:	orr	r1, r1, r9, lsr #9
   14430:	and	r0, r0, r9
   14434:	lsl	ip, r9, #23
   14438:	adds	r3, r6, r3
   1443c:	eor	r7, r7, r1
   14440:	eor	r0, r0, r2
   14444:	orr	ip, ip, r5, lsr #9
   14448:	mov	r2, sl
   1444c:	adc	r0, r0, r4
   14450:	lsr	r6, sl, #28
   14454:	adds	r3, r3, r7
   14458:	lsl	r1, sl, #30
   1445c:	eor	ip, ip, lr
   14460:	ldr	lr, [sp]
   14464:	adc	ip, r0, ip
   14468:	orr	r6, r6, fp, lsl #4
   1446c:	orr	r4, r8, r2
   14470:	ldr	r0, [sp, #16]
   14474:	orr	r1, r1, fp, lsr #2
   14478:	lsl	r5, sl, #25
   1447c:	mov	sl, r8
   14480:	eor	r1, r1, r6
   14484:	and	r4, r4, lr
   14488:	ldr	r6, [sp, #8]
   1448c:	and	lr, sl, r2
   14490:	adds	r0, r0, r3
   14494:	orr	r5, r5, fp, lsr #7
   14498:	orr	r4, r4, lr
   1449c:	lsr	r7, fp, #28
   144a0:	ldr	lr, [sp, #28]
   144a4:	lsl	r8, fp, #30
   144a8:	orr	r7, r7, r2, lsl #4
   144ac:	orr	sl, r6, fp
   144b0:	str	r0, [sp, #16]
   144b4:	orr	r8, r8, r2, lsr #2
   144b8:	eor	r1, r1, r5
   144bc:	lsl	r0, fp, #25
   144c0:	ldr	r5, [sp, #4]
   144c4:	orr	r0, r0, r2, lsr #7
   144c8:	and	sl, sl, lr
   144cc:	eor	r8, r8, r7
   144d0:	and	lr, r6, fp
   144d4:	eor	r8, r8, r0
   144d8:	adc	r6, r5, ip
   144dc:	str	r2, [sp, #40]	; 0x28
   144e0:	adds	r1, r1, r4
   144e4:	ldr	r2, [sp, #52]	; 0x34
   144e8:	orr	sl, sl, lr
   144ec:	adc	sl, r8, sl
   144f0:	adds	r5, r1, r3
   144f4:	ldr	r1, [sp, #20]
   144f8:	ldr	r7, [sp, #16]
   144fc:	mov	r3, r2
   14500:	eor	r3, r3, r1
   14504:	adc	ip, sl, ip
   14508:	mov	sl, ip
   1450c:	ldr	lr, [pc, #-1876]	; 13dc0 <dcngettext@plt+0x2da8>
   14510:	and	ip, r3, r7
   14514:	ldr	r3, [sp, #512]	; 0x200
   14518:	ldr	r4, [pc, #-1884]	; 13dc4 <dcngettext@plt+0x2dac>
   1451c:	adds	r3, r3, lr
   14520:	ldr	lr, [sp, #516]	; 0x204
   14524:	str	r5, [sp, #32]
   14528:	adc	lr, lr, r4
   1452c:	ldr	r4, [sp, #60]	; 0x3c
   14530:	ldr	r8, [sp, #36]	; 0x24
   14534:	eor	ip, ip, r2
   14538:	ldr	r2, [sp, #24]
   1453c:	adds	r3, r3, r4
   14540:	lsr	r0, r7, #14
   14544:	lsr	r1, r7, #18
   14548:	mov	r4, r8
   1454c:	orr	r1, r1, r6, lsl #14
   14550:	adc	lr, lr, r2
   14554:	orr	r0, r0, r6, lsl #18
   14558:	mov	r2, r6
   1455c:	eor	r4, r4, r9
   14560:	lsl	r5, r7, #23
   14564:	orr	r5, r5, r6, lsr #9
   14568:	and	r4, r4, r6
   1456c:	eor	r0, r0, r1
   14570:	lsr	r6, r6, #14
   14574:	mov	r1, r7
   14578:	eor	r0, r0, r5
   1457c:	orr	r6, r6, r7, lsl #18
   14580:	ldr	r5, [sp, #32]
   14584:	lsr	r7, r2, #18
   14588:	orr	r7, r7, r1, lsl #14
   1458c:	eor	r4, r4, r8
   14590:	lsl	r8, r2, #23
   14594:	orr	r8, r8, r1, lsr #9
   14598:	str	r2, [sp, #44]	; 0x2c
   1459c:	eor	r6, r6, r7
   145a0:	mov	r2, sl
   145a4:	ldr	r7, [sp, #40]	; 0x28
   145a8:	adds	ip, ip, r3
   145ac:	lsl	r1, r5, #30
   145b0:	eor	r6, r6, r8
   145b4:	lsr	r3, r5, #28
   145b8:	ldr	r8, [sp, #12]
   145bc:	adc	lr, r4, lr
   145c0:	orr	r3, r3, sl, lsl #4
   145c4:	adds	ip, ip, r0
   145c8:	orr	r4, r1, sl, lsr #2
   145cc:	lsr	r0, r2, #28
   145d0:	orr	r1, r7, r5
   145d4:	lsl	sl, r5, #25
   145d8:	orr	sl, sl, r2, lsr #7
   145dc:	eor	r3, r3, r4
   145e0:	and	r1, r1, r8
   145e4:	mov	r4, r5
   145e8:	mov	r8, r2
   145ec:	orr	r0, r0, r5, lsl #4
   145f0:	lsl	r5, r2, #30
   145f4:	ldr	r2, [sp]
   145f8:	adc	lr, lr, r6
   145fc:	orr	r5, r5, r4, lsr #2
   14600:	adds	r2, r2, ip
   14604:	eor	r3, r3, sl
   14608:	mov	sl, r4
   1460c:	str	r2, [sp, #24]
   14610:	eor	r0, r0, r5
   14614:	and	r2, r7, r4
   14618:	ldr	r5, [sp, #28]
   1461c:	lsl	r4, r8, #25
   14620:	orr	r4, r4, sl, lsr #7
   14624:	orr	r1, r1, r2
   14628:	adc	r5, r5, lr
   1462c:	eor	r0, r0, r4
   14630:	adds	r1, r3, r1
   14634:	ldr	r4, [sp, #504]	; 0x1f8
   14638:	ldr	r3, [sp, #504]	; 0x1f8
   1463c:	ldr	sl, [sp, #508]	; 0x1fc
   14640:	ldr	r6, [sp, #8]
   14644:	lsr	r4, r4, #19
   14648:	lsl	r3, r3, #3
   1464c:	orr	r2, fp, r8
   14650:	orr	r3, r3, sl, lsr #29
   14654:	orr	r4, r4, sl, lsl #13
   14658:	ldr	sl, [sp, #504]	; 0x1f8
   1465c:	and	r2, r2, r6
   14660:	eor	r4, r4, r3
   14664:	and	r6, fp, r8
   14668:	ldr	r3, [sp, #508]	; 0x1fc
   1466c:	orr	r2, r2, r6
   14670:	adc	r0, r0, r2
   14674:	str	r5, [sp, #28]
   14678:	lsr	r5, sl, #6
   1467c:	adds	sl, r1, ip
   14680:	ldr	ip, [sp, #508]	; 0x1fc
   14684:	orr	r5, r5, r3, lsl #26
   14688:	lsl	r2, r3, #3
   1468c:	ldr	r3, [sp, #504]	; 0x1f8
   14690:	lsr	ip, ip, #19
   14694:	str	r8, [sp, #48]	; 0x30
   14698:	orr	ip, ip, r3, lsl #13
   1469c:	orr	r2, r2, r3, lsr #29
   146a0:	adc	r3, r0, lr
   146a4:	ldr	r0, [sp, #400]	; 0x190
   146a8:	mov	r8, r3
   146ac:	ldr	r3, [sp, #464]	; 0x1d0
   146b0:	lsr	r1, r0, #1
   146b4:	ldr	r0, [sp, #404]	; 0x194
   146b8:	eor	r2, r2, ip
   146bc:	ldr	ip, [sp, #400]	; 0x190
   146c0:	orr	lr, r1, r0, lsl #31
   146c4:	ldr	r0, [sp, #392]	; 0x188
   146c8:	lsr	ip, ip, #7
   146cc:	adds	r0, r0, r3
   146d0:	ldr	r3, [sp, #400]	; 0x190
   146d4:	eor	r4, r4, r5
   146d8:	ldr	r5, [sp, #468]	; 0x1d4
   146dc:	lsr	r1, r3, #8
   146e0:	ldr	r3, [sp, #404]	; 0x194
   146e4:	orr	r1, r1, r3, lsl #24
   146e8:	orr	ip, ip, r3, lsl #25
   146ec:	eor	r1, r1, lr
   146f0:	lsr	lr, r3, #1
   146f4:	ldr	r3, [sp, #400]	; 0x190
   146f8:	eor	r1, r1, ip
   146fc:	orr	lr, lr, r3, lsl #31
   14700:	ldr	r3, [sp, #396]	; 0x18c
   14704:	adc	r6, r3, r5
   14708:	adds	r4, r4, r0
   1470c:	ldr	r0, [sp, #404]	; 0x194
   14710:	ldr	r3, [sp, #508]	; 0x1fc
   14714:	lsr	r7, r0, #8
   14718:	ldr	r0, [sp, #400]	; 0x190
   1471c:	eor	r2, r2, r3, lsr #6
   14720:	adc	r2, r2, r6
   14724:	orr	r7, r7, r0, lsl #24
   14728:	ldr	r0, [sp, #404]	; 0x194
   1472c:	adds	r4, r4, r1
   14730:	ldr	r5, [sp, #20]
   14734:	ldr	r1, [sp, #16]
   14738:	eor	lr, lr, r7
   1473c:	ldr	r7, [sp, #24]
   14740:	eor	r3, r5, r1
   14744:	eor	lr, lr, r0, lsr #7
   14748:	adc	ip, r2, lr
   1474c:	and	r2, r3, r7
   14750:	ldr	r3, [pc, #-2448]	; 13dc8 <dcngettext@plt+0x2db0>
   14754:	ldr	r6, [sp, #28]
   14758:	ldr	lr, [pc, #-2452]	; 13dcc <dcngettext@plt+0x2db4>
   1475c:	adds	r3, r4, r3
   14760:	lsr	r0, r7, #14
   14764:	lsr	r1, r7, #18
   14768:	str	ip, [sp, #80]	; 0x50
   1476c:	adc	ip, ip, lr
   14770:	ldr	lr, [sp, #52]	; 0x34
   14774:	orr	r1, r1, r6, lsl #14
   14778:	orr	r0, r0, r6, lsl #18
   1477c:	adds	r3, r3, lr
   14780:	eor	r0, r0, r1
   14784:	ldr	lr, [sp, #44]	; 0x2c
   14788:	ldr	r1, [sp, #36]	; 0x24
   1478c:	eor	r2, r2, r5
   14790:	adc	ip, ip, r1
   14794:	str	r4, [sp, #60]	; 0x3c
   14798:	adds	r2, r2, r3
   1479c:	eor	lr, r9, lr
   147a0:	mov	r3, r6
   147a4:	lsl	r4, r7, #23
   147a8:	orr	r4, r4, r6, lsr #9
   147ac:	and	lr, lr, r6
   147b0:	lsr	r5, r6, #14
   147b4:	lsr	r6, r6, #18
   147b8:	mov	r1, r7
   147bc:	orr	r6, r6, r7, lsl #14
   147c0:	eor	r0, r0, r4
   147c4:	orr	r5, r5, r7, lsl #18
   147c8:	mov	r4, r8
   147cc:	lsl	r7, r3, #23
   147d0:	lsr	r3, sl, #28
   147d4:	orr	r3, r3, r8, lsl #4
   147d8:	lsl	r8, sl, #30
   147dc:	orr	r8, r8, r4, lsr #2
   147e0:	eor	lr, lr, r9
   147e4:	orr	r7, r7, r1, lsr #9
   147e8:	eor	r5, r5, r6
   147ec:	eor	r3, r3, r8
   147f0:	ldr	r8, [sp, #12]
   147f4:	ldr	r6, [sp, #32]
   147f8:	adc	ip, lr, ip
   147fc:	eor	r5, r5, r7
   14800:	adds	r2, r2, r0
   14804:	lsl	lr, sl, #25
   14808:	adc	ip, ip, r5
   1480c:	orr	lr, lr, r4, lsr #7
   14810:	adds	r8, r8, r2
   14814:	ldr	r7, [sp, #40]	; 0x28
   14818:	mov	r5, r4
   1481c:	orr	r1, r6, sl
   14820:	eor	r3, r3, lr
   14824:	lsr	r0, r4, #28
   14828:	str	r8, [sp]
   1482c:	mov	lr, r6
   14830:	ldr	r8, [sp, #48]	; 0x30
   14834:	lsl	r4, r4, #30
   14838:	orr	r4, r4, sl, lsr #2
   1483c:	and	lr, lr, sl
   14840:	ldr	r6, [sp, #8]
   14844:	and	r1, r1, r7
   14848:	orr	r0, r0, sl, lsl #4
   1484c:	orr	r1, r1, lr
   14850:	eor	r0, r0, r4
   14854:	orr	lr, r8, r5
   14858:	mov	r4, r5
   1485c:	lsl	r5, r5, #25
   14860:	adc	r6, r6, ip
   14864:	orr	r5, r5, sl, lsr #7
   14868:	and	lr, lr, fp
   1486c:	str	r6, [sp, #4]
   14870:	eor	r0, r0, r5
   14874:	and	r6, r8, r4
   14878:	ldr	r5, [sp, #512]	; 0x200
   1487c:	adds	r1, r3, r1
   14880:	orr	lr, lr, r6
   14884:	adc	r0, r0, lr
   14888:	str	r4, [sp, #52]	; 0x34
   1488c:	adds	r2, r1, r2
   14890:	ldr	lr, [sp, #512]	; 0x200
   14894:	ldr	r4, [sp, #512]	; 0x200
   14898:	adc	r1, r0, ip
   1489c:	lsl	r3, r5, #3
   148a0:	ldr	r0, [sp, #408]	; 0x198
   148a4:	ldr	r5, [sp, #516]	; 0x204
   148a8:	lsr	r7, lr, #6
   148ac:	lsr	r4, r4, #19
   148b0:	mov	r8, r2
   148b4:	orr	r3, r3, r5, lsr #29
   148b8:	orr	r7, r7, r5, lsl #26
   148bc:	orr	r4, r4, r5, lsl #13
   148c0:	lsr	lr, r5, #19
   148c4:	lsl	r2, r5, #3
   148c8:	str	r1, [sp, #8]
   148cc:	ldr	r5, [sp, #512]	; 0x200
   148d0:	lsr	r1, r0, #1
   148d4:	ldr	r0, [sp, #412]	; 0x19c
   148d8:	orr	lr, lr, r5, lsl #13
   148dc:	orr	r2, r2, r5, lsr #29
   148e0:	orr	ip, r1, r0, lsl #31
   148e4:	ldr	r5, [sp, #472]	; 0x1d8
   148e8:	ldr	r0, [sp, #400]	; 0x190
   148ec:	eor	r2, r2, lr
   148f0:	adds	r0, r0, r5
   148f4:	ldr	r5, [sp, #408]	; 0x198
   148f8:	ldr	lr, [sp, #408]	; 0x198
   148fc:	eor	r4, r4, r3
   14900:	lsr	r1, r5, #8
   14904:	ldr	r5, [sp, #412]	; 0x19c
   14908:	lsr	lr, lr, #7
   1490c:	eor	r4, r4, r7
   14910:	orr	r1, r1, r5, lsl #24
   14914:	orr	lr, lr, r5, lsl #25
   14918:	eor	r1, r1, ip
   1491c:	lsr	ip, r5, #1
   14920:	ldr	r5, [sp, #408]	; 0x198
   14924:	eor	r1, r1, lr
   14928:	orr	ip, ip, r5, lsl #31
   1492c:	ldr	r5, [sp, #404]	; 0x194
   14930:	ldr	r3, [sp, #476]	; 0x1dc
   14934:	ldr	r7, [sp]
   14938:	adc	r5, r5, r3
   1493c:	adds	r4, r4, r0
   14940:	ldr	r0, [sp, #412]	; 0x19c
   14944:	ldr	r3, [sp, #516]	; 0x204
   14948:	ldr	lr, [sp, #24]
   1494c:	lsr	r6, r0, #8
   14950:	ldr	r0, [sp, #408]	; 0x198
   14954:	eor	r2, r2, r3, lsr #6
   14958:	ldr	r3, [pc, #-2960]	; 13dd0 <dcngettext@plt+0x2db8>
   1495c:	orr	r6, r6, r0, lsl #24
   14960:	ldr	r0, [sp, #412]	; 0x19c
   14964:	eor	ip, ip, r6
   14968:	ldr	r6, [sp, #16]
   1496c:	adc	r2, r2, r5
   14970:	eor	ip, ip, r0, lsr #7
   14974:	adds	r5, r4, r1
   14978:	adc	r4, r2, ip
   1497c:	mov	r1, r6
   14980:	ldr	ip, [sp, #4]
   14984:	adds	r3, r5, r3
   14988:	str	r5, [sp, #88]	; 0x58
   1498c:	ldr	r0, [pc, #-3008]	; 13dd4 <dcngettext@plt+0x2dbc>
   14990:	ldr	r5, [sp, #20]
   14994:	eor	r1, r1, lr
   14998:	adc	r0, r4, r0
   1499c:	lsr	lr, r7, #14
   149a0:	adds	r3, r3, r5
   149a4:	lsr	r2, r7, #18
   149a8:	ldr	r5, [sp, #28]
   149ac:	and	r1, r1, r7
   149b0:	ldr	r7, [sp, #44]	; 0x2c
   149b4:	orr	r2, r2, ip, lsl #14
   149b8:	orr	lr, lr, ip, lsl #18
   149bc:	eor	lr, lr, r2
   149c0:	eor	ip, r7, r5
   149c4:	ldr	r2, [sp]
   149c8:	ldr	r5, [sp, #4]
   149cc:	adc	r0, r0, r9
   149d0:	mov	r9, r5
   149d4:	str	r4, [sp, #100]	; 0x64
   149d8:	eor	r1, r1, r6
   149dc:	lsl	r4, r2, #23
   149e0:	orr	r4, r4, r5, lsr #9
   149e4:	adds	r1, r1, r3
   149e8:	and	ip, ip, r5
   149ec:	mov	r3, r9
   149f0:	lsr	r6, r9, #18
   149f4:	lsr	r5, r5, #14
   149f8:	mov	r9, r2
   149fc:	orr	r6, r6, r2, lsl #14
   14a00:	orr	r5, r5, r2, lsl #18
   14a04:	eor	ip, ip, r7
   14a08:	mov	r2, r8
   14a0c:	lsl	r7, r3, #23
   14a10:	eor	r5, r5, r6
   14a14:	ldr	r6, [sp, #8]
   14a18:	eor	lr, lr, r4
   14a1c:	orr	r7, r7, r9, lsr #9
   14a20:	adc	r0, ip, r0
   14a24:	eor	r5, r5, r7
   14a28:	adds	r1, r1, lr
   14a2c:	lsr	r3, r8, #28
   14a30:	lsl	r9, r2, #25
   14a34:	lsl	r8, r8, #30
   14a38:	adc	r0, r0, r5
   14a3c:	orr	r8, r8, r6, lsr #2
   14a40:	mov	r5, r6
   14a44:	orr	r9, r9, r6, lsr #7
   14a48:	orr	r3, r3, r6, lsl #4
   14a4c:	lsr	ip, r6, #28
   14a50:	lsl	lr, r6, #30
   14a54:	ldr	r6, [sp, #40]	; 0x28
   14a58:	eor	r3, r3, r8
   14a5c:	adds	r6, r6, r1
   14a60:	ldr	r8, [sp, #32]
   14a64:	mov	r7, r2
   14a68:	str	r6, [sp, #12]
   14a6c:	orr	r2, sl, r2
   14a70:	ldr	r6, [sp, #52]	; 0x34
   14a74:	and	r4, sl, r7
   14a78:	eor	r3, r3, r9
   14a7c:	and	r2, r2, r8
   14a80:	ldr	r9, [sp, #48]	; 0x30
   14a84:	orr	r2, r2, r4
   14a88:	orr	r4, r6, r5
   14a8c:	orr	lr, lr, r7, lsr #2
   14a90:	orr	ip, ip, r7, lsl #4
   14a94:	and	r4, r4, r9
   14a98:	mov	r9, r5
   14a9c:	lsl	r5, r5, #25
   14aa0:	orr	r5, r5, r7, lsr #7
   14aa4:	eor	ip, ip, lr
   14aa8:	eor	ip, ip, r5
   14aac:	ldr	r5, [sp, #416]	; 0x1a0
   14ab0:	adc	lr, fp, r0
   14ab4:	str	lr, [sp, #20]
   14ab8:	ldr	lr, [sp, #416]	; 0x1a0
   14abc:	adds	r2, r3, r2
   14ac0:	lsr	r3, r5, #8
   14ac4:	ldr	r5, [sp, #420]	; 0x1a4
   14ac8:	and	r6, r6, r9
   14acc:	lsr	lr, lr, #1
   14ad0:	orr	r4, r4, r6
   14ad4:	orr	r3, r3, r5, lsl #24
   14ad8:	orr	lr, lr, r5, lsl #31
   14adc:	ldr	r5, [sp, #416]	; 0x1a0
   14ae0:	adc	ip, ip, r4
   14ae4:	adds	r9, r2, r1
   14ae8:	ldr	r1, [sp, #420]	; 0x1a4
   14aec:	ldr	fp, [sp, #60]	; 0x3c
   14af0:	str	r7, [sp, #64]	; 0x40
   14af4:	eor	lr, lr, r3
   14af8:	lsr	r7, r5, #7
   14afc:	ldr	r3, [sp, #80]	; 0x50
   14b00:	orr	r7, r7, r1, lsl #25
   14b04:	lsr	r4, r1, #1
   14b08:	lsr	r2, r1, #8
   14b0c:	adc	r1, ip, r0
   14b10:	mov	r8, r1
   14b14:	lsr	r1, fp, #19
   14b18:	ldr	r0, [sp, #408]	; 0x198
   14b1c:	orr	ip, r1, r3, lsl #13
   14b20:	ldr	r1, [sp, #480]	; 0x1e0
   14b24:	orr	r4, r4, r5, lsl #31
   14b28:	ldr	r6, [sp, #484]	; 0x1e4
   14b2c:	orr	r2, r2, r5, lsl #24
   14b30:	ldr	r5, [sp, #412]	; 0x19c
   14b34:	adds	r0, r0, r1
   14b38:	adc	r5, r5, r6
   14b3c:	ldr	r6, [sp, #420]	; 0x1a4
   14b40:	lsl	r1, fp, #3
   14b44:	orr	r1, r1, r3, lsr #29
   14b48:	eor	r2, r2, r4
   14b4c:	eor	lr, lr, r7
   14b50:	lsr	r4, fp, #6
   14b54:	eor	r1, r1, ip
   14b58:	eor	r2, r2, r6, lsr #7
   14b5c:	lsr	ip, r3, #19
   14b60:	lsl	r6, r3, #3
   14b64:	adds	lr, lr, r0
   14b68:	orr	r4, r4, r3, lsl #26
   14b6c:	mov	r0, r3
   14b70:	orr	r6, r6, fp, lsr #29
   14b74:	orr	ip, ip, fp, lsl #13
   14b78:	eor	r1, r1, r4
   14b7c:	eor	ip, ip, r6
   14b80:	ldr	r3, [pc, #-3504]	; 13dd8 <dcngettext@plt+0x2dc0>
   14b84:	ldr	r7, [sp, #12]
   14b88:	adc	r2, r2, r5
   14b8c:	eor	ip, ip, r0, lsr #6
   14b90:	adds	r6, lr, r1
   14b94:	ldr	r5, [sp, #24]
   14b98:	adc	ip, r2, ip
   14b9c:	ldr	lr, [sp]
   14ba0:	adds	r3, r6, r3
   14ba4:	str	r6, [sp, #108]	; 0x6c
   14ba8:	ldr	r6, [sp, #20]
   14bac:	mov	r1, r5
   14bb0:	ldr	r0, [pc, #-3548]	; 13ddc <dcngettext@plt+0x2dc4>
   14bb4:	eor	r1, r1, lr
   14bb8:	lsr	r2, r7, #18
   14bbc:	lsr	lr, r7, #14
   14bc0:	ldr	fp, [sp, #28]
   14bc4:	orr	r2, r2, r6, lsl #14
   14bc8:	adc	r0, ip, r0
   14bcc:	orr	lr, lr, r6, lsl #18
   14bd0:	str	ip, [sp, #120]	; 0x78
   14bd4:	ldr	ip, [sp, #16]
   14bd8:	ldr	r4, [sp, #4]
   14bdc:	and	r1, r1, r7
   14be0:	eor	lr, lr, r2
   14be4:	ldr	r2, [sp, #44]	; 0x2c
   14be8:	adds	r3, r3, ip
   14bec:	eor	r1, r1, r5
   14bf0:	mov	ip, fp
   14bf4:	lsr	r5, r6, #14
   14bf8:	adc	r0, r0, r2
   14bfc:	eor	ip, ip, r4
   14c00:	mov	r2, r7
   14c04:	lsl	r4, r7, #23
   14c08:	orr	r5, r5, r7, lsl #18
   14c0c:	mov	r7, r6
   14c10:	orr	r4, r4, r6, lsr #9
   14c14:	and	ip, ip, r6
   14c18:	lsl	r7, r7, #23
   14c1c:	lsr	r6, r6, #18
   14c20:	adds	r1, r1, r3
   14c24:	orr	r6, r6, r2, lsl #14
   14c28:	eor	ip, ip, fp
   14c2c:	orr	r7, r7, r2, lsr #9
   14c30:	mov	r2, r8
   14c34:	eor	lr, lr, r4
   14c38:	adc	r0, ip, r0
   14c3c:	lsr	r3, r9, #28
   14c40:	mov	ip, r2
   14c44:	adds	r1, r1, lr
   14c48:	eor	r5, r5, r6
   14c4c:	mov	lr, ip
   14c50:	orr	r3, r3, r8, lsl #4
   14c54:	lsl	r8, r9, #30
   14c58:	orr	r8, r8, r2, lsr #2
   14c5c:	eor	r5, r5, r7
   14c60:	lsl	fp, r9, #25
   14c64:	ldr	r7, [sp, #64]	; 0x40
   14c68:	orr	fp, fp, lr, lsr #7
   14c6c:	eor	r3, r3, r8
   14c70:	ldr	r8, [sp, #32]
   14c74:	adc	r0, r0, r5
   14c78:	orr	r2, r7, r9
   14c7c:	mov	r5, lr
   14c80:	eor	r3, r3, fp
   14c84:	lsr	ip, ip, #28
   14c88:	ldr	fp, [sp, #8]
   14c8c:	lsl	lr, lr, #30
   14c90:	adds	r8, r8, r1
   14c94:	and	r4, r7, r9
   14c98:	orr	lr, lr, r9, lsr #2
   14c9c:	and	r2, r2, sl
   14ca0:	orr	ip, ip, r9, lsl #4
   14ca4:	ldr	r7, [sp, #52]	; 0x34
   14ca8:	str	r8, [sp, #32]
   14cac:	orr	r2, r2, r4
   14cb0:	ldr	r8, [sp, #48]	; 0x30
   14cb4:	orr	r4, fp, r5
   14cb8:	eor	ip, ip, lr
   14cbc:	mov	lr, r5
   14cc0:	lsl	r5, r5, #25
   14cc4:	orr	r5, r5, r9, lsr #7
   14cc8:	adc	r6, r8, r0
   14ccc:	eor	ip, ip, r5
   14cd0:	adds	r2, r3, r2
   14cd4:	and	r5, fp, lr
   14cd8:	ldr	r3, [sp, #424]	; 0x1a8
   14cdc:	and	r4, r4, r7
   14ce0:	orr	r4, r4, r5
   14ce4:	ldr	r5, [sp, #428]	; 0x1ac
   14ce8:	adc	r4, ip, r4
   14cec:	str	lr, [sp, #16]
   14cf0:	ldr	ip, [sp, #424]	; 0x1a8
   14cf4:	lsr	lr, r3, #1
   14cf8:	lsr	r3, r3, #8
   14cfc:	adds	r1, r2, r1
   14d00:	orr	lr, lr, r5, lsl #31
   14d04:	mov	r2, r5
   14d08:	orr	r3, r3, r5, lsl #24
   14d0c:	eor	r3, r3, lr
   14d10:	mov	lr, r2
   14d14:	lsr	ip, ip, #7
   14d18:	orr	ip, ip, lr, lsl #25
   14d1c:	ldr	lr, [sp, #424]	; 0x1a8
   14d20:	ldr	r7, [sp, #88]	; 0x58
   14d24:	adc	r4, r4, r0
   14d28:	str	r6, [sp, #36]	; 0x24
   14d2c:	ldr	r0, [sp, #416]	; 0x1a0
   14d30:	ldr	r6, [sp, #488]	; 0x1e8
   14d34:	lsr	r5, r5, #1
   14d38:	lsr	r2, r2, #8
   14d3c:	orr	r5, r5, lr, lsl #31
   14d40:	orr	r2, r2, lr, lsl #24
   14d44:	str	r4, [sp, #40]	; 0x28
   14d48:	ldr	lr, [sp, #100]	; 0x64
   14d4c:	eor	r3, r3, ip
   14d50:	ldr	ip, [sp, #420]	; 0x1a4
   14d54:	ldr	fp, [sp, #492]	; 0x1ec
   14d58:	adds	r6, r0, r6
   14d5c:	adc	r8, ip, fp
   14d60:	lsr	r4, r7, #19
   14d64:	ldr	ip, [sp, #428]	; 0x1ac
   14d68:	lsl	r0, r7, #3
   14d6c:	orr	r4, r4, lr, lsl #13
   14d70:	orr	r0, r0, lr, lsr #29
   14d74:	eor	r2, r2, r5
   14d78:	mov	r5, r7
   14d7c:	lsr	r7, r7, #6
   14d80:	orr	r7, r7, lr, lsl #26
   14d84:	adds	r3, r3, r6
   14d88:	eor	r0, r0, r4
   14d8c:	ldr	r6, [sp]
   14d90:	eor	r0, r0, r7
   14d94:	lsr	r4, lr, #19
   14d98:	ldr	r7, [sp, #12]
   14d9c:	eor	r2, r2, ip, lsr #7
   14da0:	lsl	ip, lr, #3
   14da4:	adc	r2, r2, r8
   14da8:	orr	ip, ip, r5, lsr #29
   14dac:	ldr	r8, [sp, #32]
   14db0:	adds	r3, r3, r0
   14db4:	orr	r4, r4, r5, lsl #13
   14db8:	mov	r0, r6
   14dbc:	eor	r4, r4, ip
   14dc0:	eor	r0, r0, r7
   14dc4:	ldr	r7, [sp, #36]	; 0x24
   14dc8:	eor	r4, r4, lr, lsr #6
   14dcc:	adc	r5, r2, r4
   14dd0:	ldr	fp, [pc, #-4088]	; 13de0 <dcngettext@plt+0x2dc8>
   14dd4:	lsr	r2, r8, #18
   14dd8:	orr	r4, r2, r7, lsl #14
   14ddc:	ldr	ip, [pc, #4088]	; 15ddc <dcngettext@plt+0x4dc4>
   14de0:	ldr	r2, [sp, #24]
   14de4:	lsr	lr, r8, #14
   14de8:	str	r3, [sp, #48]	; 0x30
   14dec:	and	r0, r0, r8
   14df0:	adds	r3, r3, fp
   14df4:	mov	fp, r8
   14df8:	ldr	r8, [sp, #4]
   14dfc:	str	r5, [sp, #124]	; 0x7c
   14e00:	adc	ip, r5, ip
   14e04:	adds	r5, r3, r2
   14e08:	ldr	r3, [sp, #20]
   14e0c:	orr	lr, lr, r7, lsl #18
   14e10:	eor	r0, r0, r6
   14e14:	mov	r2, r8
   14e18:	ldr	r6, [sp, #28]
   14e1c:	eor	r2, r2, r3
   14e20:	eor	lr, lr, r4
   14e24:	lsl	r3, fp, #23
   14e28:	mov	r4, fp
   14e2c:	mov	fp, r7
   14e30:	orr	r3, r3, r7, lsr #9
   14e34:	adc	ip, ip, r6
   14e38:	and	r2, r2, r7
   14e3c:	lsr	r6, r7, #14
   14e40:	lsr	r7, r7, #18
   14e44:	orr	r7, r7, r4, lsl #14
   14e48:	eor	r2, r2, r8
   14e4c:	orr	r6, r6, r4, lsl #18
   14e50:	lsl	r8, fp, #23
   14e54:	orr	r8, r8, r4, lsr #9
   14e58:	eor	r6, r6, r7
   14e5c:	ldr	r7, [sp, #40]	; 0x28
   14e60:	adds	r0, r0, r5
   14e64:	eor	lr, lr, r3
   14e68:	eor	r6, r6, r8
   14e6c:	ldr	r8, [sp, #64]	; 0x40
   14e70:	lsr	r3, r1, #28
   14e74:	adc	ip, r2, ip
   14e78:	lsl	r5, r1, #30
   14e7c:	adds	r0, r0, lr
   14e80:	orr	lr, r9, r1
   14e84:	adc	ip, ip, r6
   14e88:	orr	fp, r3, r7, lsl #4
   14e8c:	adds	sl, sl, r0
   14e90:	orr	r5, r5, r7, lsr #2
   14e94:	lsl	r2, r1, #25
   14e98:	and	lr, lr, r8
   14e9c:	ldr	r8, [sp, #16]
   14ea0:	eor	r3, fp, r5
   14ea4:	orr	r2, r2, r7, lsr #7
   14ea8:	str	sl, [sp, #24]
   14eac:	ldr	sl, [sp, #8]
   14eb0:	eor	r2, r2, r3
   14eb4:	orr	r6, r8, r7
   14eb8:	and	r3, r9, r1
   14ebc:	ldr	fp, [sp, #432]	; 0x1b0
   14ec0:	lsr	r4, r7, #28
   14ec4:	lsl	r5, r7, #30
   14ec8:	orr	lr, lr, r3
   14ecc:	and	r6, r6, sl
   14ed0:	lsl	r3, r7, #25
   14ed4:	mov	sl, r7
   14ed8:	ldr	r7, [sp, #52]	; 0x34
   14edc:	orr	r5, r5, r1, lsr #2
   14ee0:	orr	r4, r4, r1, lsl #4
   14ee4:	adc	r7, r7, ip
   14ee8:	orr	r3, r3, r1, lsr #7
   14eec:	adds	lr, r2, lr
   14ef0:	eor	r4, r4, r5
   14ef4:	ldr	r2, [sp, #432]	; 0x1b0
   14ef8:	eor	r4, r4, r3
   14efc:	lsr	r3, fp, #8
   14f00:	ldr	fp, [sp, #436]	; 0x1b4
   14f04:	lsr	r2, r2, #1
   14f08:	and	r5, r8, sl
   14f0c:	orr	r2, r2, fp, lsl #31
   14f10:	orr	r3, r3, fp, lsl #24
   14f14:	orr	r6, r6, r5
   14f18:	eor	r3, r3, r2
   14f1c:	ldr	r2, [sp, #432]	; 0x1b0
   14f20:	adc	r6, r4, r6
   14f24:	ldr	r4, [sp, #432]	; 0x1b0
   14f28:	adds	r0, lr, r0
   14f2c:	lsr	r5, fp, #1
   14f30:	lsr	lr, fp, #8
   14f34:	ldr	r8, [sp, #108]	; 0x6c
   14f38:	orr	r5, r5, r2, lsl #31
   14f3c:	orr	lr, lr, r2, lsl #24
   14f40:	adc	r2, r6, ip
   14f44:	str	r2, [sp, #56]	; 0x38
   14f48:	ldr	ip, [sp, #424]	; 0x1a8
   14f4c:	ldr	r2, [sp, #120]	; 0x78
   14f50:	ldr	r6, [sp, #496]	; 0x1f0
   14f54:	lsr	r4, r4, #7
   14f58:	orr	r4, r4, fp, lsl #25
   14f5c:	adds	r6, ip, r6
   14f60:	str	r7, [sp, #28]
   14f64:	eor	r3, r3, r4
   14f68:	lsr	r7, r8, #19
   14f6c:	mov	r4, r2
   14f70:	lsl	ip, r8, #3
   14f74:	orr	r7, r7, r2, lsl #13
   14f78:	orr	ip, ip, r2, lsr #29
   14f7c:	mov	r2, r8
   14f80:	eor	lr, lr, r5
   14f84:	lsr	r5, r4, #19
   14f88:	ldr	fp, [sp, #500]	; 0x1f4
   14f8c:	eor	ip, ip, r7
   14f90:	orr	r5, r5, r2, lsl #13
   14f94:	mov	r7, r2
   14f98:	ldr	r2, [sp, #428]	; 0x1ac
   14f9c:	lsr	r8, r8, #6
   14fa0:	adc	sl, r2, fp
   14fa4:	ldr	r2, [sp, #436]	; 0x1b4
   14fa8:	orr	r8, r8, r4, lsl #26
   14fac:	adds	r3, r3, r6
   14fb0:	eor	lr, lr, r2, lsr #7
   14fb4:	eor	ip, ip, r8
   14fb8:	lsl	r2, r4, #3
   14fbc:	adc	lr, lr, sl
   14fc0:	orr	r2, r2, r7, lsr #29
   14fc4:	adds	r8, r3, ip
   14fc8:	ldr	r3, [sp, #24]
   14fcc:	ldr	sl, [sp, #28]
   14fd0:	eor	r5, r5, r2
   14fd4:	ldr	fp, [pc, #3588]	; 15de0 <dcngettext@plt+0x4dc8>
   14fd8:	eor	r4, r5, r4, lsr #6
   14fdc:	ldr	ip, [pc, #3584]	; 15de4 <dcngettext@plt+0x4dcc>
   14fe0:	adc	r6, lr, r4
   14fe4:	ldr	r7, [sp, #12]
   14fe8:	mov	r4, r3
   14fec:	ldr	r2, [sp, #32]
   14ff0:	lsr	r5, r3, #14
   14ff4:	lsr	lr, r3, #18
   14ff8:	adds	r3, r8, fp
   14ffc:	orr	lr, lr, sl, lsl #14
   15000:	adc	ip, r6, ip
   15004:	orr	r5, r5, sl, lsl #18
   15008:	str	r6, [sp, #128]	; 0x80
   1500c:	ldr	r6, [sp]
   15010:	eor	r2, r7, r2
   15014:	eor	r5, r5, lr
   15018:	ldr	lr, [sp, #4]
   1501c:	adds	r6, r3, r6
   15020:	str	r8, [sp, #44]	; 0x2c
   15024:	and	r2, r2, r4
   15028:	mov	r8, r4
   1502c:	adc	ip, ip, lr
   15030:	eor	r4, r2, r7
   15034:	mov	lr, r8
   15038:	lsr	r7, sl, #14
   1503c:	ldr	fp, [sp, #20]
   15040:	ldr	r2, [sp, #36]	; 0x24
   15044:	lsl	r3, r8, #23
   15048:	orr	r7, r7, r8, lsl #18
   1504c:	lsr	r8, sl, #18
   15050:	orr	r8, r8, lr, lsl #14
   15054:	eor	r2, fp, r2
   15058:	eor	r7, r7, r8
   1505c:	ldr	r8, [sp, #56]	; 0x38
   15060:	orr	r3, r3, sl, lsr #9
   15064:	and	r2, r2, sl
   15068:	adds	r4, r4, r6
   1506c:	eor	r2, r2, fp
   15070:	eor	r5, r5, r3
   15074:	lsl	r6, r0, #30
   15078:	lsr	r3, r0, #28
   1507c:	orr	fp, r3, r8, lsl #4
   15080:	adc	ip, r2, ip
   15084:	orr	r6, r6, r8, lsr #2
   15088:	lsl	r2, r0, #25
   1508c:	lsl	sl, sl, #23
   15090:	adds	r4, r4, r5
   15094:	eor	r3, fp, r6
   15098:	orr	sl, sl, lr, lsr #9
   1509c:	mov	fp, r8
   150a0:	lsr	r5, r8, #28
   150a4:	orr	r2, r2, r8, lsr #7
   150a8:	lsl	r6, r8, #30
   150ac:	ldr	r8, [sp, #64]	; 0x40
   150b0:	eor	r7, r7, sl
   150b4:	orr	lr, r1, r0
   150b8:	adc	ip, ip, r7
   150bc:	ldr	sl, [sp, #40]	; 0x28
   150c0:	adds	r8, r8, r4
   150c4:	eor	r2, r2, r3
   150c8:	and	lr, lr, r9
   150cc:	and	r3, r1, r0
   150d0:	orr	r6, r6, r0, lsr #2
   150d4:	orr	r5, r5, r0, lsl #4
   150d8:	str	r8, [sp, #68]	; 0x44
   150dc:	orr	lr, lr, r3
   150e0:	ldr	r8, [sp, #16]
   150e4:	lsl	r3, fp, #25
   150e8:	orr	r7, sl, fp
   150ec:	orr	r3, r3, r0, lsr #7
   150f0:	eor	r5, r5, r6
   150f4:	mov	r6, fp
   150f8:	eor	r5, r5, r3
   150fc:	and	r6, sl, r6
   15100:	ldr	r3, [sp, #440]	; 0x1b8
   15104:	and	r7, r7, r8
   15108:	orr	r7, r7, r6
   1510c:	ldr	r8, [sp, #8]
   15110:	ldr	r6, [sp, #444]	; 0x1bc
   15114:	adc	fp, r8, ip
   15118:	adds	lr, r2, lr
   1511c:	lsr	r2, r3, #1
   15120:	lsr	r3, r3, #8
   15124:	adc	r7, r5, r7
   15128:	orr	r2, r2, r6, lsl #31
   1512c:	orr	r3, r3, r6, lsl #24
   15130:	ldr	r5, [sp, #440]	; 0x1b8
   15134:	eor	r3, r3, r2
   15138:	ldr	r2, [sp, #444]	; 0x1bc
   1513c:	lsr	r5, r5, #7
   15140:	adds	r4, lr, r4
   15144:	orr	r5, r5, r2, lsl #25
   15148:	mov	lr, r6
   1514c:	ldr	r2, [sp, #440]	; 0x1b8
   15150:	adc	ip, r7, ip
   15154:	str	ip, [sp, #72]	; 0x48
   15158:	lsr	r6, r6, #1
   1515c:	ldr	ip, [sp, #48]	; 0x30
   15160:	lsr	lr, lr, #8
   15164:	orr	r6, r6, r2, lsl #31
   15168:	ldr	sl, [sp, #504]	; 0x1f8
   1516c:	orr	lr, lr, r2, lsl #24
   15170:	ldr	r7, [sp, #432]	; 0x1b0
   15174:	ldr	r2, [sp, #124]	; 0x7c
   15178:	adds	r7, r7, sl
   1517c:	lsr	r8, ip, #19
   15180:	mov	sl, ip
   15184:	eor	r3, r3, r5
   15188:	lsl	ip, ip, #3
   1518c:	mov	r5, r2
   15190:	orr	r8, r8, r2, lsl #13
   15194:	orr	ip, ip, r2, lsr #29
   15198:	mov	r2, sl
   1519c:	eor	lr, lr, r6
   151a0:	lsr	r6, r5, #19
   151a4:	str	fp, [sp]
   151a8:	eor	ip, ip, r8
   151ac:	orr	r6, r6, r2, lsl #13
   151b0:	mov	r8, r2
   151b4:	ldr	fp, [sp, #508]	; 0x1fc
   151b8:	ldr	r2, [sp, #436]	; 0x1b4
   151bc:	lsr	sl, sl, #6
   151c0:	adc	fp, r2, fp
   151c4:	ldr	r2, [sp, #444]	; 0x1bc
   151c8:	orr	sl, sl, r5, lsl #26
   151cc:	adds	r3, r3, r7
   151d0:	eor	lr, lr, r2, lsr #7
   151d4:	lsl	r2, r5, #3
   151d8:	orr	r2, r2, r8, lsr #29
   151dc:	eor	ip, ip, sl
   151e0:	eor	r6, r6, r2
   151e4:	ldr	r2, [pc, #3068]	; 15de8 <dcngettext@plt+0x4dd0>
   151e8:	adc	lr, lr, fp
   151ec:	ldr	sl, [sp, #32]
   151f0:	adds	r3, r3, ip
   151f4:	ldr	fp, [sp, #24]
   151f8:	eor	r7, r6, r5, lsr #6
   151fc:	ldr	r8, [sp, #68]	; 0x44
   15200:	adc	r7, lr, r7
   15204:	str	r3, [sp, #52]	; 0x34
   15208:	adds	r3, r3, r2
   1520c:	ldr	r2, [sp]
   15210:	lsr	r6, r8, #14
   15214:	lsr	lr, r8, #18
   15218:	orr	lr, lr, r2, lsl #14
   1521c:	orr	r6, r6, r2, lsl #18
   15220:	ldr	r5, [pc, #3012]	; 15dec <dcngettext@plt+0x4dd4>
   15224:	ldr	r2, [sp, #12]
   15228:	mov	ip, sl
   1522c:	eor	ip, ip, fp
   15230:	str	r7, [sp, #132]	; 0x84
   15234:	ldr	fp, [sp, #36]	; 0x24
   15238:	adc	r5, r7, r5
   1523c:	adds	r7, r3, r2
   15240:	ldr	r2, [sp, #28]
   15244:	ldr	r3, [sp]
   15248:	and	ip, ip, r8
   1524c:	eor	r2, fp, r2
   15250:	eor	r6, r6, lr
   15254:	ldr	lr, [sp, #20]
   15258:	eor	ip, ip, sl
   1525c:	and	r2, r2, r3
   15260:	mov	sl, r8
   15264:	lsl	r3, r8, #23
   15268:	ldr	r8, [sp]
   1526c:	adc	r5, r5, lr
   15270:	adds	ip, ip, r7
   15274:	ldr	r7, [sp]
   15278:	mov	lr, sl
   1527c:	orr	r3, r3, r8, lsr #9
   15280:	lsr	r8, r8, #14
   15284:	eor	r6, r6, r3
   15288:	orr	r8, r8, sl, lsl #18
   1528c:	ldr	r3, [sp]
   15290:	lsr	sl, r7, #18
   15294:	orr	sl, sl, lr, lsl #14
   15298:	mov	r7, lr
   1529c:	eor	r8, r8, sl
   152a0:	ldr	sl, [sp, #72]	; 0x48
   152a4:	eor	r2, r2, fp
   152a8:	lsl	fp, r3, #23
   152ac:	orr	fp, fp, r7, lsr #9
   152b0:	lsr	r3, r4, #28
   152b4:	lsl	r7, r4, #30
   152b8:	adc	r5, r2, r5
   152bc:	orr	r7, r7, sl, lsr #2
   152c0:	orr	r3, r3, sl, lsl #4
   152c4:	lsl	r2, r4, #25
   152c8:	orr	lr, r0, r4
   152cc:	orr	r2, r2, sl, lsr #7
   152d0:	eor	r3, r3, r7
   152d4:	adds	ip, ip, r6
   152d8:	eor	r8, r8, fp
   152dc:	eor	r3, r3, r2
   152e0:	mov	fp, sl
   152e4:	and	r2, r0, r4
   152e8:	lsr	r6, sl, #28
   152ec:	and	lr, lr, r1
   152f0:	lsl	r7, sl, #30
   152f4:	ldr	sl, [sp, #56]	; 0x38
   152f8:	orr	lr, lr, r2
   152fc:	ldr	r2, [sp, #40]	; 0x28
   15300:	adc	r5, r5, r8
   15304:	adds	r9, r9, ip
   15308:	orr	r8, sl, fp
   1530c:	orr	r7, r7, r4, lsr #2
   15310:	orr	r6, r6, r4, lsl #4
   15314:	str	r9, [sp, #84]	; 0x54
   15318:	and	r8, r8, r2
   1531c:	ldr	r9, [sp, #16]
   15320:	lsl	r2, fp, #25
   15324:	orr	r2, r2, r4, lsr #7
   15328:	eor	r6, r6, r7
   1532c:	and	r7, sl, fp
   15330:	adc	r9, r9, r5
   15334:	eor	r6, r6, r2
   15338:	adds	lr, r3, lr
   1533c:	orr	r8, r8, r7
   15340:	ldr	r3, [sp, #448]	; 0x1c0
   15344:	adc	r8, r6, r8
   15348:	str	r9, [sp, #4]
   1534c:	ldr	r6, [sp, #448]	; 0x1c0
   15350:	ldr	r9, [sp, #452]	; 0x1c4
   15354:	lsr	r2, r3, #1
   15358:	lsr	r3, r3, #8
   1535c:	adds	ip, lr, ip
   15360:	orr	r2, r2, r9, lsl #31
   15364:	orr	r3, r3, r9, lsl #24
   15368:	lsr	r6, r6, #7
   1536c:	ldr	sl, [sp, #44]	; 0x2c
   15370:	orr	r6, r6, r9, lsl #25
   15374:	lsr	r7, r9, #1
   15378:	eor	r3, r3, r2
   1537c:	lsr	lr, r9, #8
   15380:	adc	r2, r8, r5
   15384:	ldr	r9, [sp, #448]	; 0x1c0
   15388:	ldr	r5, [sp, #440]	; 0x1b8
   1538c:	str	r2, [sp, #16]
   15390:	ldr	r8, [sp, #512]	; 0x200
   15394:	ldr	r2, [sp, #128]	; 0x80
   15398:	adds	r8, r5, r8
   1539c:	orr	r7, r7, r9, lsl #31
   153a0:	orr	lr, lr, r9, lsl #24
   153a4:	eor	r3, r3, r6
   153a8:	lsr	r9, sl, #19
   153ac:	mov	r6, r2
   153b0:	lsl	r5, sl, #3
   153b4:	orr	r9, r9, r2, lsl #13
   153b8:	orr	r5, r5, r2, lsr #29
   153bc:	mov	r2, sl
   153c0:	eor	lr, lr, r7
   153c4:	lsr	r7, r6, #19
   153c8:	eor	r5, r5, r9
   153cc:	orr	r7, r7, r2, lsl #13
   153d0:	mov	r9, r2
   153d4:	ldr	fp, [sp, #516]	; 0x204
   153d8:	ldr	r2, [sp, #444]	; 0x1bc
   153dc:	lsr	sl, sl, #6
   153e0:	adc	fp, r2, fp
   153e4:	ldr	r2, [sp, #452]	; 0x1c4
   153e8:	orr	sl, sl, r6, lsl #26
   153ec:	adds	r3, r3, r8
   153f0:	eor	lr, lr, r2, lsr #7
   153f4:	lsl	r2, r6, #3
   153f8:	orr	r2, r2, r9, lsr #29
   153fc:	eor	r5, r5, sl
   15400:	adc	lr, lr, fp
   15404:	eor	r7, r7, r2
   15408:	adds	sl, r3, r5
   1540c:	ldr	fp, [sp, #24]
   15410:	ldr	r5, [sp, #68]	; 0x44
   15414:	ldr	r3, [sp, #84]	; 0x54
   15418:	eor	r8, r7, r6, lsr #6
   1541c:	ldr	r2, [pc, #2508]	; 15df0 <dcngettext@plt+0x4dd8>
   15420:	adc	r9, lr, r8
   15424:	eor	r5, fp, r5
   15428:	mov	r8, r3
   1542c:	lsr	r7, r3, #14
   15430:	lsr	lr, r3, #18
   15434:	str	sl, [sp, #136]	; 0x88
   15438:	adds	r3, sl, r2
   1543c:	and	r5, r5, r8
   15440:	mov	sl, r8
   15444:	ldr	r8, [sp, #4]
   15448:	ldr	r2, [sp, #32]
   1544c:	ldr	r6, [pc, #2464]	; 15df4 <dcngettext@plt+0x4ddc>
   15450:	orr	lr, lr, r8, lsl #14
   15454:	orr	r7, r7, r8, lsl #18
   15458:	eor	r7, r7, lr
   1545c:	ldr	lr, [sp, #36]	; 0x24
   15460:	adc	r6, r9, r6
   15464:	str	r9, [sp, #140]	; 0x8c
   15468:	adds	r8, r3, r2
   1546c:	ldr	r9, [sp, #4]
   15470:	eor	r5, r5, fp
   15474:	ldr	r2, [sp]
   15478:	ldr	fp, [sp, #28]
   1547c:	adc	r6, r6, lr
   15480:	adds	r5, r5, r8
   15484:	ldr	r8, [sp, #4]
   15488:	eor	r2, fp, r2
   1548c:	lsl	r3, sl, #23
   15490:	mov	lr, sl
   15494:	orr	r3, r3, r9, lsr #9
   15498:	and	r2, r2, r9
   1549c:	lsr	r9, r9, #14
   154a0:	eor	r7, r7, r3
   154a4:	orr	r9, r9, sl, lsl #18
   154a8:	ldr	r3, [sp, #4]
   154ac:	lsr	sl, r8, #18
   154b0:	orr	sl, sl, lr, lsl #14
   154b4:	mov	r8, lr
   154b8:	eor	r9, r9, sl
   154bc:	ldr	sl, [sp, #16]
   154c0:	eor	r2, r2, fp
   154c4:	lsl	fp, r3, #23
   154c8:	orr	fp, fp, r8, lsr #9
   154cc:	lsr	r3, ip, #28
   154d0:	lsl	r8, ip, #30
   154d4:	adc	r6, r2, r6
   154d8:	orr	r8, r8, sl, lsr #2
   154dc:	orr	r3, r3, sl, lsl #4
   154e0:	lsl	r2, ip, #25
   154e4:	adds	r5, r5, r7
   154e8:	eor	r9, r9, fp
   154ec:	orr	lr, r4, ip
   154f0:	orr	r2, r2, sl, lsr #7
   154f4:	eor	r3, r3, r8
   154f8:	adc	r6, r6, r9
   154fc:	eor	r3, r3, r2
   15500:	ldr	r9, [sp, #72]	; 0x48
   15504:	and	r2, r4, ip
   15508:	lsr	r7, sl, #28
   1550c:	and	lr, lr, r0
   15510:	lsl	r8, sl, #30
   15514:	orr	r8, r8, ip, lsr #2
   15518:	orr	r7, r7, ip, lsl #4
   1551c:	orr	lr, lr, r2
   15520:	ldr	r2, [sp, #56]	; 0x38
   15524:	orr	fp, r9, sl
   15528:	eor	r7, r7, r8
   1552c:	lsl	r8, sl, #25
   15530:	and	fp, fp, r2
   15534:	orr	r2, r8, ip, lsr #7
   15538:	eor	r8, r7, r2
   1553c:	ldr	r2, [sp, #456]	; 0x1c8
   15540:	adds	r1, r1, r5
   15544:	str	r1, [sp, #20]
   15548:	lsr	sl, r2, #1
   1554c:	ldr	r2, [sp, #460]	; 0x1cc
   15550:	ldr	r1, [sp, #40]	; 0x28
   15554:	orr	sl, sl, r2, lsl #31
   15558:	ldr	r2, [sp, #16]
   1555c:	adc	r1, r1, r6
   15560:	and	r9, r9, r2
   15564:	ldr	r2, [sp, #456]	; 0x1c8
   15568:	str	r1, [sp, #8]
   1556c:	adds	lr, r3, lr
   15570:	lsr	r1, r2, #8
   15574:	ldr	r2, [sp, #460]	; 0x1cc
   15578:	orr	r9, fp, r9
   1557c:	ldr	fp, [sp, #52]	; 0x34
   15580:	orr	r1, r1, r2, lsl #24
   15584:	ldr	r2, [sp, #456]	; 0x1c8
   15588:	eor	sl, sl, r1
   1558c:	adc	r9, r8, r9
   15590:	lsr	r1, r2, #7
   15594:	ldr	r2, [sp, #460]	; 0x1cc
   15598:	ldr	r8, [sp, #132]	; 0x84
   1559c:	adds	r5, lr, r5
   155a0:	lsr	r3, r2, #1
   155a4:	orr	r1, r1, r2, lsl #25
   155a8:	ldr	r2, [sp, #456]	; 0x1c8
   155ac:	adc	r6, r9, r6
   155b0:	str	r6, [sp, #32]
   155b4:	orr	r7, r3, r2, lsl #31
   155b8:	lsr	r2, fp, #19
   155bc:	ldr	r3, [sp, #460]	; 0x1cc
   155c0:	orr	lr, r2, r8, lsl #13
   155c4:	ldr	r2, [sp, #456]	; 0x1c8
   155c8:	lsr	r3, r3, #8
   155cc:	ldr	r6, [sp, #448]	; 0x1c0
   155d0:	orr	r3, r3, r2, lsl #24
   155d4:	lsl	r2, fp, #3
   155d8:	eor	r1, r1, sl
   155dc:	eor	r3, r3, r7
   155e0:	orr	r2, r2, r8, lsr #29
   155e4:	lsr	r7, fp, #6
   155e8:	eor	r2, r2, lr
   155ec:	mov	r9, r8
   155f0:	adds	r1, r1, r6
   155f4:	lsr	lr, r8, #19
   155f8:	lsl	r6, r8, #3
   155fc:	orr	r7, r7, r8, lsl #26
   15600:	ldr	r8, [sp, #460]	; 0x1cc
   15604:	eor	r7, r7, r2
   15608:	ldr	r2, [sp, #452]	; 0x1c4
   1560c:	eor	r3, r3, r8, lsr #7
   15610:	adc	r3, r3, r2
   15614:	ldr	r2, [sp, #60]	; 0x3c
   15618:	ldr	sl, [sp, #80]	; 0x50
   1561c:	orr	r8, r6, fp, lsr #29
   15620:	adds	r1, r1, r2
   15624:	orr	lr, lr, fp, lsl #13
   15628:	adc	r6, r3, sl
   1562c:	eor	lr, lr, r8
   15630:	ldr	sl, [sp, #68]	; 0x44
   15634:	adds	r1, r1, r7
   15638:	eor	r3, lr, r9, lsr #6
   1563c:	ldr	r7, [sp, #84]	; 0x54
   15640:	ldr	lr, [sp, #20]
   15644:	mov	fp, r1
   15648:	mov	r1, sl
   1564c:	eor	r1, r1, r7
   15650:	adc	r7, r6, r3
   15654:	mov	r6, lr
   15658:	and	r3, r1, r6
   1565c:	ldr	r1, [sp, #8]
   15660:	ldr	r2, [pc, #1936]	; 15df8 <dcngettext@plt+0x4de0>
   15664:	lsr	r8, lr, #14
   15668:	lsr	lr, lr, #18
   1566c:	adds	r2, fp, r2
   15670:	orr	lr, lr, r1, lsl #14
   15674:	str	fp, [sp, #76]	; 0x4c
   15678:	orr	r8, r8, r1, lsl #18
   1567c:	ldr	fp, [sp]
   15680:	ldr	r1, [sp, #24]
   15684:	ldr	r9, [pc, #1904]	; 15dfc <dcngettext@plt+0x4de4>
   15688:	ldr	r6, [sp, #4]
   1568c:	adc	r9, r7, r9
   15690:	str	r7, [sp, #144]	; 0x90
   15694:	adds	r2, r2, r1
   15698:	ldr	r7, [sp, #20]
   1569c:	mov	r1, fp
   156a0:	eor	r8, r8, lr
   156a4:	ldr	lr, [sp, #28]
   156a8:	eor	r3, r3, sl
   156ac:	eor	r1, r1, r6
   156b0:	ldr	r6, [sp, #8]
   156b4:	adc	r9, r9, lr
   156b8:	adds	r3, r3, r2
   156bc:	ldr	r2, [sp, #8]
   156c0:	lsl	sl, r7, #23
   156c4:	orr	sl, sl, r6, lsr #9
   156c8:	and	r1, r1, r6
   156cc:	mov	lr, r7
   156d0:	lsr	r6, r6, #14
   156d4:	orr	r7, r6, r7, lsl #18
   156d8:	lsr	r6, r2, #18
   156dc:	orr	lr, r6, lr, lsl #14
   156e0:	ldr	r2, [sp, #8]
   156e4:	eor	r6, r7, lr
   156e8:	ldr	lr, [sp, #20]
   156ec:	lsl	r2, r2, #23
   156f0:	eor	r1, r1, fp
   156f4:	orr	r2, r2, lr, lsr #9
   156f8:	ldr	fp, [sp, #32]
   156fc:	eor	r8, r8, sl
   15700:	eor	r2, r2, r6
   15704:	orr	r6, ip, r5
   15708:	adc	r1, r1, r9
   1570c:	and	sl, r6, r4
   15710:	adds	r3, r3, r8
   15714:	and	r6, ip, r5
   15718:	lsr	r7, r5, #28
   1571c:	lsl	lr, r5, #30
   15720:	adc	r2, r1, r2
   15724:	orr	r7, r7, fp, lsl #4
   15728:	adds	r0, r0, r3
   1572c:	orr	r6, sl, r6
   15730:	orr	lr, lr, fp, lsr #2
   15734:	ldr	sl, [sp, #16]
   15738:	eor	lr, lr, r7
   1573c:	lsl	r8, r5, #25
   15740:	mov	r7, fp
   15744:	str	r0, [sp, #24]
   15748:	ldr	r0, [sp, #72]	; 0x48
   1574c:	orr	r1, sl, r7
   15750:	lsr	r9, fp, #28
   15754:	orr	r8, r8, fp, lsr #7
   15758:	lsl	fp, fp, #30
   1575c:	orr	fp, fp, r5, lsr #2
   15760:	and	r1, r1, r0
   15764:	orr	r9, r9, r5, lsl #4
   15768:	lsl	r0, r7, #25
   1576c:	orr	r0, r0, r5, lsr #7
   15770:	eor	r8, r8, lr
   15774:	eor	r9, r9, fp
   15778:	ldr	lr, [sp, #56]	; 0x38
   1577c:	eor	r9, r9, r0
   15780:	ldr	r0, [sp, #464]	; 0x1d0
   15784:	adc	lr, lr, r2
   15788:	mov	fp, r7
   1578c:	str	lr, [sp, #12]
   15790:	and	lr, sl, fp
   15794:	lsr	r7, r0, #1
   15798:	orr	lr, r1, lr
   1579c:	ldr	r0, [sp, #468]	; 0x1d4
   157a0:	ldr	r1, [sp, #464]	; 0x1d0
   157a4:	adds	r8, r8, r6
   157a8:	orr	r7, r7, r0, lsl #31
   157ac:	lsr	r0, r1, #8
   157b0:	ldr	r1, [sp, #468]	; 0x1d4
   157b4:	ldr	r6, [sp, #464]	; 0x1d0
   157b8:	adc	lr, r9, lr
   157bc:	orr	r0, r0, r1, lsl #24
   157c0:	ldr	r1, [sp, #464]	; 0x1d0
   157c4:	eor	r7, r7, r0
   157c8:	adds	r3, r8, r3
   157cc:	lsr	r0, r1, #7
   157d0:	ldr	r1, [sp, #468]	; 0x1d4
   157d4:	ldr	fp, [sp, #136]	; 0x88
   157d8:	ldr	r9, [sp, #140]	; 0x8c
   157dc:	orr	r0, r0, r1, lsl #25
   157e0:	lsr	r1, r1, #1
   157e4:	orr	r6, r1, r6, lsl #31
   157e8:	ldr	r1, [sp, #468]	; 0x1d4
   157ec:	eor	r0, r0, r7
   157f0:	ldr	r7, [sp, #464]	; 0x1d0
   157f4:	lsr	r1, r1, #8
   157f8:	lsr	r8, fp, #19
   157fc:	orr	r1, r1, r7, lsl #24
   15800:	lsl	r7, fp, #3
   15804:	adc	r2, lr, r2
   15808:	orr	r8, r8, r9, lsl #13
   1580c:	orr	r7, r7, r9, lsr #29
   15810:	str	r2, [sp, #40]	; 0x28
   15814:	eor	r2, r8, r7
   15818:	ldr	r8, [sp, #456]	; 0x1c8
   1581c:	lsl	r7, r9, #3
   15820:	adds	r0, r0, r8
   15824:	ldr	r8, [sp, #468]	; 0x1d4
   15828:	eor	r1, r1, r6
   1582c:	lsr	lr, r9, #19
   15830:	lsr	r6, fp, #6
   15834:	orr	r6, r6, r9, lsl #26
   15838:	eor	r1, r1, r8, lsr #7
   1583c:	orr	lr, lr, fp, lsl #13
   15840:	orr	r8, r7, fp, lsr #29
   15844:	eor	lr, lr, r8
   15848:	eor	r2, r2, r6
   1584c:	ldr	r8, [sp, #88]	; 0x58
   15850:	ldr	r6, [sp, #460]	; 0x1cc
   15854:	ldr	r7, [sp, #100]	; 0x64
   15858:	adc	r1, r1, r6
   1585c:	adds	r0, r0, r8
   15860:	adc	r7, r1, r7
   15864:	ldr	r6, [pc, #1428]	; 15e00 <dcngettext@plt+0x4de8>
   15868:	adds	r2, r0, r2
   1586c:	eor	r1, lr, r9, lsr #6
   15870:	ldr	fp, [sp, #24]
   15874:	mov	r9, r2
   15878:	ldr	sl, [sp, #84]	; 0x54
   1587c:	ldr	r2, [sp, #20]
   15880:	adc	r1, r7, r1
   15884:	mov	r7, r1
   15888:	ldr	r0, [pc, #1396]	; 15e04 <dcngettext@plt+0x4dec>
   1588c:	adds	r1, r9, r6
   15890:	ldr	r6, [sp, #12]
   15894:	eor	r2, sl, r2
   15898:	adc	r0, r7, r0
   1589c:	lsr	r8, fp, #14
   158a0:	lsr	lr, fp, #18
   158a4:	and	r2, r2, fp
   158a8:	str	r7, [sp, #148]	; 0x94
   158ac:	ldr	fp, [sp, #4]
   158b0:	ldr	r7, [sp, #8]
   158b4:	orr	lr, lr, r6, lsl #14
   158b8:	orr	r8, r8, r6, lsl #18
   158bc:	ldr	r6, [sp, #68]	; 0x44
   158c0:	str	r9, [sp, #64]	; 0x40
   158c4:	eor	r8, r8, lr
   158c8:	eor	r9, fp, r7
   158cc:	ldr	lr, [sp]
   158d0:	ldr	r7, [sp, #24]
   158d4:	adds	r1, r1, r6
   158d8:	eor	r2, r2, sl
   158dc:	ldr	r6, [sp, #12]
   158e0:	adc	r0, r0, lr
   158e4:	adds	r2, r2, r1
   158e8:	ldr	r1, [sp, #12]
   158ec:	lsl	sl, r7, #23
   158f0:	orr	sl, sl, r6, lsr #9
   158f4:	and	r9, r9, r6
   158f8:	mov	lr, r7
   158fc:	lsr	r6, r6, #14
   15900:	orr	r7, r6, r7, lsl #18
   15904:	lsr	r6, r1, #18
   15908:	orr	lr, r6, lr, lsl #14
   1590c:	ldr	r1, [sp, #12]
   15910:	eor	r6, r7, lr
   15914:	ldr	lr, [sp, #24]
   15918:	lsl	r1, r1, #23
   1591c:	eor	r9, r9, fp
   15920:	eor	r8, r8, sl
   15924:	ldr	fp, [sp, #40]	; 0x28
   15928:	orr	r1, r1, lr, lsr #9
   1592c:	adc	r0, r9, r0
   15930:	eor	r1, r1, r6
   15934:	adds	r2, r2, r8
   15938:	orr	r6, r5, r3
   1593c:	and	sl, r6, ip
   15940:	adc	r1, r0, r1
   15944:	lsr	r7, r3, #28
   15948:	adds	r6, r4, r2
   1594c:	lsl	lr, r3, #30
   15950:	orr	r7, r7, fp, lsl #4
   15954:	orr	lr, lr, fp, lsr #2
   15958:	lsl	r8, r3, #25
   1595c:	str	r6, [sp, #28]
   15960:	and	r6, r5, r3
   15964:	eor	lr, lr, r7
   15968:	orr	r6, sl, r6
   1596c:	orr	r8, r8, fp, lsr #7
   15970:	ldr	sl, [sp, #32]
   15974:	mov	r7, fp
   15978:	eor	r8, r8, lr
   1597c:	ldr	lr, [sp, #16]
   15980:	orr	r0, sl, r7
   15984:	lsr	r9, fp, #28
   15988:	lsl	fp, fp, #30
   1598c:	orr	fp, fp, r3, lsr #2
   15990:	and	r0, r0, lr
   15994:	orr	r9, r9, r3, lsl #4
   15998:	lsl	lr, r7, #25
   1599c:	orr	lr, lr, r3, lsr #7
   159a0:	eor	r9, r9, fp
   159a4:	ldr	r4, [sp, #72]	; 0x48
   159a8:	eor	r9, r9, lr
   159ac:	ldr	lr, [sp, #472]	; 0x1d8
   159b0:	adc	r4, r4, r1
   159b4:	mov	fp, r7
   159b8:	str	r4, [sp]
   159bc:	and	r4, sl, fp
   159c0:	lsr	r7, lr, #1
   159c4:	orr	r4, r0, r4
   159c8:	ldr	lr, [sp, #476]	; 0x1dc
   159cc:	ldr	r0, [sp, #472]	; 0x1d8
   159d0:	adds	r8, r8, r6
   159d4:	orr	r7, r7, lr, lsl #31
   159d8:	lsr	lr, r0, #8
   159dc:	ldr	r0, [sp, #476]	; 0x1dc
   159e0:	ldr	r6, [sp, #472]	; 0x1d8
   159e4:	adc	r4, r9, r4
   159e8:	orr	lr, lr, r0, lsl #24
   159ec:	ldr	r0, [sp, #472]	; 0x1d8
   159f0:	eor	r7, r7, lr
   159f4:	ldr	r9, [sp, #76]	; 0x4c
   159f8:	lsr	lr, r0, #7
   159fc:	ldr	r0, [sp, #476]	; 0x1dc
   15a00:	ldr	sl, [sp, #144]	; 0x90
   15a04:	adds	r2, r8, r2
   15a08:	orr	lr, lr, r0, lsl #25
   15a0c:	lsr	r0, r0, #1
   15a10:	orr	r6, r0, r6, lsl #31
   15a14:	ldr	r0, [sp, #476]	; 0x1dc
   15a18:	eor	lr, lr, r7
   15a1c:	ldr	r7, [sp, #472]	; 0x1d8
   15a20:	lsr	r0, r0, #8
   15a24:	lsr	r8, r9, #19
   15a28:	orr	r0, r0, r7, lsl #24
   15a2c:	lsl	r7, r9, #3
   15a30:	adc	r1, r4, r1
   15a34:	orr	r8, r8, sl, lsl #13
   15a38:	orr	r7, r7, sl, lsr #29
   15a3c:	str	r1, [sp, #56]	; 0x38
   15a40:	eor	r1, r8, r7
   15a44:	ldr	r8, [sp, #464]	; 0x1d0
   15a48:	lsl	r7, sl, #3
   15a4c:	adds	lr, lr, r8
   15a50:	ldr	r8, [sp, #476]	; 0x1dc
   15a54:	eor	r0, r0, r6
   15a58:	lsr	r4, sl, #19
   15a5c:	lsr	r6, r9, #6
   15a60:	orr	r6, r6, sl, lsl #26
   15a64:	eor	r0, r0, r8, lsr #7
   15a68:	orr	r4, r4, r9, lsl #13
   15a6c:	orr	r8, r7, r9, lsr #29
   15a70:	eor	r4, r4, r8
   15a74:	eor	r1, r1, r6
   15a78:	ldr	r8, [sp, #108]	; 0x6c
   15a7c:	ldr	r6, [sp, #468]	; 0x1d4
   15a80:	ldr	fp, [sp, #120]	; 0x78
   15a84:	adc	r0, r0, r6
   15a88:	adds	lr, lr, r8
   15a8c:	adc	r7, r0, fp
   15a90:	ldr	fp, [sp, #20]
   15a94:	adds	r1, lr, r1
   15a98:	ldr	r6, [pc, #872]	; 15e08 <dcngettext@plt+0x4df0>
   15a9c:	ldr	lr, [sp, #24]
   15aa0:	eor	r0, r4, sl, lsr #6
   15aa4:	mov	sl, r1
   15aa8:	ldr	r4, [sp, #28]
   15aac:	mov	r1, fp
   15ab0:	eor	r1, r1, lr
   15ab4:	adc	lr, r7, r0
   15ab8:	adds	r0, sl, r6
   15abc:	ldr	r6, [sp]
   15ac0:	mov	r7, r4
   15ac4:	lsr	r8, r4, #14
   15ac8:	lsr	r4, r4, #18
   15acc:	orr	r4, r4, r6, lsl #14
   15ad0:	and	r1, r1, r7
   15ad4:	orr	r8, r8, r6, lsl #18
   15ad8:	ldr	r9, [pc, #812]	; 15e0c <dcngettext@plt+0x4df4>
   15adc:	ldr	r6, [sp, #84]	; 0x54
   15ae0:	str	sl, [sp, #92]	; 0x5c
   15ae4:	eor	r1, r1, fp
   15ae8:	mov	sl, r7
   15aec:	ldr	fp, [sp, #8]
   15af0:	ldr	r7, [sp, #12]
   15af4:	adc	r9, lr, r9
   15af8:	adds	r0, r0, r6
   15afc:	ldr	r6, [sp]
   15b00:	str	lr, [sp, #152]	; 0x98
   15b04:	eor	lr, fp, r7
   15b08:	and	lr, lr, r6
   15b0c:	ldr	r6, [sp, #4]
   15b10:	eor	r8, r8, r4
   15b14:	ldr	r4, [sp]
   15b18:	adc	r9, r9, r6
   15b1c:	adds	r1, r1, r0
   15b20:	ldr	r0, [sp]
   15b24:	mov	r7, sl
   15b28:	lsl	sl, sl, #23
   15b2c:	orr	sl, sl, r4, lsr #9
   15b30:	lsr	r6, r4, #14
   15b34:	mov	r4, r7
   15b38:	orr	r7, r6, r7, lsl #18
   15b3c:	lsr	r6, r0, #18
   15b40:	orr	r4, r6, r4, lsl #14
   15b44:	ldr	r0, [sp]
   15b48:	eor	r6, r7, r4
   15b4c:	ldr	r4, [sp, #28]
   15b50:	eor	lr, lr, fp
   15b54:	ldr	fp, [sp, #56]	; 0x38
   15b58:	lsl	r0, r0, #23
   15b5c:	eor	r8, r8, sl
   15b60:	lsr	r7, r2, #28
   15b64:	orr	r0, r0, r4, lsr #9
   15b68:	lsl	r4, r2, #30
   15b6c:	adc	lr, lr, r9
   15b70:	orr	r7, r7, fp, lsl #4
   15b74:	adds	r1, r1, r8
   15b78:	orr	r4, r4, fp, lsr #2
   15b7c:	lsl	r8, r2, #25
   15b80:	eor	r0, r0, r6
   15b84:	adc	r0, lr, r0
   15b88:	eor	r4, r4, r7
   15b8c:	adds	ip, ip, r1
   15b90:	orr	r8, r8, fp, lsr #7
   15b94:	str	ip, [sp, #4]
   15b98:	eor	r8, r8, r4
   15b9c:	ldr	r4, [sp, #40]	; 0x28
   15ba0:	mov	r7, fp
   15ba4:	ldr	lr, [sp, #32]
   15ba8:	orr	ip, r4, r7
   15bac:	lsr	r9, fp, #28
   15bb0:	lsl	fp, fp, #30
   15bb4:	orr	r6, r3, r2
   15bb8:	orr	fp, fp, r2, lsr #2
   15bbc:	and	ip, ip, lr
   15bc0:	orr	r9, r9, r2, lsl #4
   15bc4:	lsl	lr, r7, #25
   15bc8:	and	sl, r6, r5
   15bcc:	orr	lr, lr, r2, lsr #7
   15bd0:	and	r6, r3, r2
   15bd4:	eor	r9, r9, fp
   15bd8:	orr	r6, sl, r6
   15bdc:	eor	r9, r9, lr
   15be0:	mov	sl, r7
   15be4:	ldr	lr, [sp, #480]	; 0x1e0
   15be8:	ldr	r7, [sp, #16]
   15bec:	and	r4, r4, sl
   15bf0:	adc	r7, r7, r0
   15bf4:	str	r7, [sp, #16]
   15bf8:	orr	r4, ip, r4
   15bfc:	lsr	r7, lr, #1
   15c00:	ldr	ip, [sp, #480]	; 0x1e0
   15c04:	ldr	lr, [sp, #484]	; 0x1e4
   15c08:	adds	r8, r8, r6
   15c0c:	ldr	r6, [sp, #480]	; 0x1e0
   15c10:	orr	r7, r7, lr, lsl #31
   15c14:	lsr	lr, ip, #8
   15c18:	ldr	ip, [sp, #484]	; 0x1e4
   15c1c:	ldr	fp, [sp, #64]	; 0x40
   15c20:	adc	r4, r9, r4
   15c24:	orr	lr, lr, ip, lsl #24
   15c28:	ldr	ip, [sp, #480]	; 0x1e0
   15c2c:	eor	r7, r7, lr
   15c30:	ldr	r9, [sp, #148]	; 0x94
   15c34:	lsr	lr, ip, #7
   15c38:	ldr	ip, [sp, #484]	; 0x1e4
   15c3c:	adds	r1, r8, r1
   15c40:	lsr	r8, fp, #19
   15c44:	orr	lr, lr, ip, lsl #25
   15c48:	lsr	ip, ip, #1
   15c4c:	orr	r6, ip, r6, lsl #31
   15c50:	ldr	ip, [sp, #484]	; 0x1e4
   15c54:	eor	lr, lr, r7
   15c58:	ldr	r7, [sp, #480]	; 0x1e0
   15c5c:	lsr	ip, ip, #8
   15c60:	adc	r0, r4, r0
   15c64:	orr	ip, ip, r7, lsl #24
   15c68:	eor	ip, ip, r6
   15c6c:	lsl	r6, fp, #3
   15c70:	orr	r8, r8, r9, lsl #13
   15c74:	orr	r6, r6, r9, lsr #29
   15c78:	mov	sl, r0
   15c7c:	eor	r0, r8, r6
   15c80:	ldr	r6, [sp, #472]	; 0x1d8
   15c84:	ldr	r8, [sp, #484]	; 0x1e4
   15c88:	adds	lr, lr, r6
   15c8c:	lsr	r4, r9, #19
   15c90:	lsl	r6, r9, #3
   15c94:	eor	ip, ip, r8, lsr #7
   15c98:	orr	r4, r4, fp, lsl #13
   15c9c:	orr	r8, r6, fp, lsr #29
   15ca0:	ldr	r6, [sp, #476]	; 0x1dc
   15ca4:	eor	r4, r4, r8
   15ca8:	ldr	r8, [sp, #48]	; 0x30
   15cac:	adc	ip, ip, r6
   15cb0:	lsr	r7, fp, #6
   15cb4:	ldr	r6, [sp, #124]	; 0x7c
   15cb8:	adds	lr, lr, r8
   15cbc:	orr	r7, r7, r9, lsl #26
   15cc0:	adc	r6, ip, r6
   15cc4:	eor	r0, r0, r7
   15cc8:	eor	ip, r4, r9, lsr #6
   15ccc:	ldr	r9, [sp, #24]
   15cd0:	adds	r0, lr, r0
   15cd4:	ldr	lr, [sp, #28]
   15cd8:	mov	fp, r0
   15cdc:	adc	ip, r6, ip
   15ce0:	mov	r0, r9
   15ce4:	eor	r0, r0, lr
   15ce8:	mov	lr, ip
   15cec:	ldr	ip, [sp, #4]
   15cf0:	ldr	r7, [pc, #280]	; 15e10 <dcngettext@plt+0x4df8>
   15cf4:	ldr	r8, [sp, #4]
   15cf8:	lsr	r6, ip, #18
   15cfc:	adds	ip, fp, r7
   15d00:	ldr	r7, [sp, #4]
   15d04:	lsr	r8, r8, #14
   15d08:	and	r0, r0, r7
   15d0c:	ldr	r7, [sp, #16]
   15d10:	ldr	r4, [pc, #252]	; 15e14 <dcngettext@plt+0x4dfc>
   15d14:	str	fp, [sp, #156]	; 0x9c
   15d18:	orr	r6, r6, r7, lsl #14
   15d1c:	orr	r8, r8, r7, lsl #18
   15d20:	ldr	r7, [sp, #20]
   15d24:	ldr	fp, [sp, #12]
   15d28:	adc	r4, lr, r4
   15d2c:	str	lr, [sp, #160]	; 0xa0
   15d30:	adds	ip, ip, r7
   15d34:	ldr	lr, [sp]
   15d38:	ldr	r7, [sp, #16]
   15d3c:	eor	r8, r8, r6
   15d40:	ldr	r6, [sp, #4]
   15d44:	eor	r0, r0, r9
   15d48:	eor	lr, fp, lr
   15d4c:	lsl	r9, r6, #23
   15d50:	orr	r9, r9, r7, lsr #9
   15d54:	and	lr, lr, r7
   15d58:	mov	r6, r7
   15d5c:	ldr	r7, [sp, #8]
   15d60:	lsr	r6, r6, #14
   15d64:	adc	r4, r4, r7
   15d68:	adds	r0, r0, ip
   15d6c:	ldr	r7, [sp, #4]
   15d70:	ldr	ip, [sp, #16]
   15d74:	eor	r8, r8, r9
   15d78:	orr	r7, r6, r7, lsl #18
   15d7c:	lsr	r6, ip, #18
   15d80:	ldr	ip, [sp, #4]
   15d84:	ldr	r9, [sp, #4]
   15d88:	eor	lr, lr, fp
   15d8c:	orr	r6, r6, ip, lsl #14
   15d90:	ldr	ip, [sp, #16]
   15d94:	adc	lr, lr, r4
   15d98:	eor	r6, r6, r7
   15d9c:	lsl	ip, ip, #23
   15da0:	lsr	r7, r1, #28
   15da4:	orr	ip, ip, r9, lsr #9
   15da8:	lsl	r4, r1, #30
   15dac:	adds	r0, r0, r8
   15db0:	orr	r7, r7, sl, lsl #4
   15db4:	orr	r4, r4, sl, lsr #2
   15db8:	lsl	r8, r1, #25
   15dbc:	eor	ip, ip, r6
   15dc0:	orr	r6, r2, r1
   15dc4:	eor	r4, r4, r7
   15dc8:	lsr	r9, sl, #28
   15dcc:	mov	r7, sl
   15dd0:	orr	r8, r8, sl, lsr #7
   15dd4:	and	sl, r6, r3
   15dd8:	b	15e50 <dcngettext@plt+0x4e38>
   15ddc:	strcs	sl, [ip], #-460	; 0xfffffe34
   15de0:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   15de4:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   15de8:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   15dec:	bmi	1d3709c <stdout@@GLIBC_2.4+0x1d03f38>
   15df0:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   15df4:			; <UNDEFINED> instruction: 0x5cb0a9dc
   15df8:	tsthi	r1, #-738197502	; 0xd4000002
   15dfc:	usatvc	r8, #25, sl, asr #17
   15e00:	cdp	15, 6, cr13, cr6, cr11, {5}
   15e04:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   15e08:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   15e0c:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   15e10:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   15e14:	andlt	r2, r3, r8, asr #15
   15e18:	cdplt	14, 14, cr0, cr15, cr4, {7}
   15e1c:	svclt	0x00597fc7
   15e20:	stccc	15, cr8, [r8, #776]!	; 0x308
   15e24:			; <UNDEFINED> instruction: 0xc6e00bf3
   15e28:	movwls	sl, #42789	; 0xa725
   15e2c:	strle	r9, [r7, #327]!	; 0x147
   15e30:	and	r8, r3, pc, ror #4
   15e34:			; <UNDEFINED> instruction: 0x06ca6351
   15e38:	beq	3b1800 <stdout@@GLIBC_2.4+0x37e69c>
   15e3c:	strtne	r2, [r9], #-2407	; 0xfffff699
   15e40:			; <UNDEFINED> instruction: 0x46d22ffc
   15e44:	ldrcs	r0, [r7, r5, lsl #21]!
   15e48:			; <UNDEFINED> instruction: 0x5c26c926
   15e4c:	mrccs	1, 0, r2, cr11, cr8, {1}
   15e50:	and	r6, r2, r1
   15e54:	adc	ip, lr, ip
   15e58:	orr	r6, sl, r6
   15e5c:	adds	r5, r5, r0
   15e60:	ldr	sl, [sp, #56]	; 0x38
   15e64:	str	r5, [sp, #8]
   15e68:	ldr	r5, [sp, #40]	; 0x28
   15e6c:	orr	lr, sl, r7
   15e70:	and	lr, lr, r5
   15e74:	lsl	fp, r7, #30
   15e78:	mov	r5, r7
   15e7c:	eor	r8, r8, r4
   15e80:	lsl	r4, r7, #25
   15e84:	ldr	r7, [sp, #32]
   15e88:	orr	fp, fp, r1, lsr #2
   15e8c:	adc	r7, r7, ip
   15e90:	orr	r9, r9, r1, lsl #4
   15e94:	orr	r4, r4, r1, lsr #7
   15e98:	eor	r9, r9, fp
   15e9c:	str	r7, [sp, #20]
   15ea0:	ldr	r7, [sp, #488]	; 0x1e8
   15ea4:	adds	r8, r8, r6
   15ea8:	eor	r9, r9, r4
   15eac:	ldr	r6, [sp, #488]	; 0x1e8
   15eb0:	ldr	r4, [sp, #492]	; 0x1ec
   15eb4:	lsr	r7, r7, #1
   15eb8:	str	r5, [sp, #104]	; 0x68
   15ebc:	orr	r7, r7, r4, lsl #31
   15ec0:	lsr	r4, r6, #8
   15ec4:	ldr	r6, [sp, #492]	; 0x1ec
   15ec8:	and	r5, sl, r5
   15ecc:	orr	r5, lr, r5
   15ed0:	orr	r4, r4, r6, lsl #24
   15ed4:	ldr	r6, [sp, #488]	; 0x1e8
   15ed8:	eor	r7, r7, r4
   15edc:	adc	r5, r9, r5
   15ee0:	lsr	r4, r6, #7
   15ee4:	ldr	r6, [sp, #492]	; 0x1ec
   15ee8:	ldr	r9, [sp, #92]	; 0x5c
   15eec:	ldr	sl, [sp, #152]	; 0x98
   15ef0:	orr	r4, r4, r6, lsl #25
   15ef4:	lsr	lr, r6, #1
   15ef8:	eor	r4, r4, r7
   15efc:	ldr	r6, [sp, #488]	; 0x1e8
   15f00:	ldr	r7, [sp, #492]	; 0x1ec
   15f04:	adds	r0, r8, r0
   15f08:	orr	r6, lr, r6, lsl #31
   15f0c:	lsr	lr, r7, #8
   15f10:	ldr	r7, [sp, #488]	; 0x1e8
   15f14:	lsr	r8, r9, #19
   15f18:	adc	ip, r5, ip
   15f1c:	orr	lr, lr, r7, lsl #24
   15f20:	lsl	r7, r9, #3
   15f24:	orr	r8, r8, sl, lsl #13
   15f28:	orr	r7, r7, sl, lsr #29
   15f2c:	mov	fp, ip
   15f30:	eor	ip, r8, r7
   15f34:	ldr	r8, [sp, #480]	; 0x1e0
   15f38:	lsl	r7, sl, #3
   15f3c:	adds	r4, r4, r8
   15f40:	ldr	r8, [sp, #492]	; 0x1ec
   15f44:	eor	lr, lr, r6
   15f48:	lsr	r5, sl, #19
   15f4c:	eor	lr, lr, r8, lsr #7
   15f50:	orr	r8, r7, r9, lsr #29
   15f54:	ldr	r7, [sp, #484]	; 0x1e4
   15f58:	lsr	r6, r9, #6
   15f5c:	adc	lr, lr, r7
   15f60:	ldr	r7, [sp, #44]	; 0x2c
   15f64:	orr	r5, r5, r9, lsl #13
   15f68:	adds	r4, r4, r7
   15f6c:	ldr	r7, [sp, #128]	; 0x80
   15f70:	orr	r6, r6, sl, lsl #26
   15f74:	eor	r5, r5, r8
   15f78:	adc	r7, lr, r7
   15f7c:	eor	ip, ip, r6
   15f80:	eor	lr, r5, sl, lsr #6
   15f84:	ldr	sl, [sp, #28]
   15f88:	adds	ip, r4, ip
   15f8c:	ldr	r5, [sp, #4]
   15f90:	ldr	r6, [pc, #-384]	; 15e18 <dcngettext@plt+0x4e00>
   15f94:	mov	r4, ip
   15f98:	mov	ip, sl
   15f9c:	adc	r7, r7, lr
   15fa0:	eor	ip, ip, r5
   15fa4:	adds	lr, r4, r6
   15fa8:	ldr	r5, [sp, #8]
   15fac:	str	r4, [sp, #96]	; 0x60
   15fb0:	ldr	r6, [sp, #8]
   15fb4:	lsr	r8, r5, #14
   15fb8:	and	ip, ip, r6
   15fbc:	ldr	r6, [sp, #20]
   15fc0:	lsr	r5, r5, #18
   15fc4:	ldr	r9, [pc, #-432]	; 15e1c <dcngettext@plt+0x4e04>
   15fc8:	orr	r5, r5, r6, lsl #14
   15fcc:	orr	r8, r8, r6, lsl #18
   15fd0:	ldr	r6, [sp, #24]
   15fd4:	adc	r9, r7, r9
   15fd8:	str	r7, [sp, #164]	; 0xa4
   15fdc:	adds	lr, lr, r6
   15fe0:	ldr	r7, [sp, #16]
   15fe4:	ldr	r6, [sp]
   15fe8:	eor	ip, ip, sl
   15fec:	eor	r4, r6, r7
   15ff0:	ldr	r7, [sp, #8]
   15ff4:	ldr	r6, [sp, #20]
   15ff8:	eor	r8, r8, r5
   15ffc:	lsl	sl, r7, #23
   16000:	mov	r5, r6
   16004:	orr	sl, sl, r6, lsr #9
   16008:	and	r4, r4, r6
   1600c:	ldr	r6, [sp, #12]
   16010:	eor	r8, r8, sl
   16014:	adc	r9, r9, r6
   16018:	adds	ip, ip, lr
   1601c:	ldr	lr, [sp, #20]
   16020:	lsr	r6, r5, #14
   16024:	mov	r5, r7
   16028:	orr	r7, r6, r7, lsl #18
   1602c:	lsr	r6, lr, #18
   16030:	ldr	lr, [sp]
   16034:	orr	r5, r6, r5, lsl #14
   16038:	eor	r4, r4, lr
   1603c:	ldr	lr, [sp, #20]
   16040:	eor	r6, r7, r5
   16044:	ldr	r5, [sp, #8]
   16048:	lsl	lr, lr, #23
   1604c:	lsr	r7, r0, #28
   16050:	orr	lr, lr, r5, lsr #9
   16054:	lsl	r5, r0, #30
   16058:	orr	r7, r7, fp, lsl #4
   1605c:	orr	r5, r5, fp, lsr #2
   16060:	eor	lr, lr, r6
   16064:	orr	r6, r1, r0
   16068:	adc	r4, r4, r9
   1606c:	and	sl, r6, r2
   16070:	adds	ip, ip, r8
   16074:	eor	r5, r5, r7
   16078:	and	r6, r1, r0
   1607c:	mov	r7, fp
   16080:	lsl	r8, r0, #25
   16084:	orr	r6, sl, r6
   16088:	lsr	r9, fp, #28
   1608c:	ldr	sl, [sp, #104]	; 0x68
   16090:	orr	r8, r8, fp, lsr #7
   16094:	lsl	fp, fp, #30
   16098:	adc	lr, r4, lr
   1609c:	orr	fp, fp, r0, lsr #2
   160a0:	adds	r3, r3, ip
   160a4:	orr	r9, r9, r0, lsl #4
   160a8:	eor	r8, r8, r5
   160ac:	lsl	r4, r7, #25
   160b0:	ldr	r5, [sp, #56]	; 0x38
   160b4:	orr	r4, r4, r0, lsr #7
   160b8:	str	r3, [sp, #36]	; 0x24
   160bc:	eor	r9, r9, fp
   160c0:	orr	r3, sl, r7
   160c4:	and	r3, r3, r5
   160c8:	eor	r9, r9, r4
   160cc:	ldr	r5, [sp, #40]	; 0x28
   160d0:	ldr	r4, [sp, #496]	; 0x1f0
   160d4:	mov	fp, r7
   160d8:	adc	r7, r5, lr
   160dc:	and	r5, sl, fp
   160e0:	str	r7, [sp, #12]
   160e4:	orr	r5, r3, r5
   160e8:	lsr	r7, r4, #1
   160ec:	ldr	r3, [sp, #496]	; 0x1f0
   160f0:	ldr	r4, [sp, #500]	; 0x1f4
   160f4:	adds	r8, r8, r6
   160f8:	ldr	r6, [sp, #496]	; 0x1f0
   160fc:	orr	r7, r7, r4, lsl #31
   16100:	lsr	r4, r3, #8
   16104:	ldr	r3, [sp, #500]	; 0x1f4
   16108:	str	fp, [sp, #112]	; 0x70
   1610c:	ldr	fp, [sp, #156]	; 0x9c
   16110:	orr	r4, r4, r3, lsl #24
   16114:	ldr	r3, [sp, #496]	; 0x1f0
   16118:	eor	r7, r7, r4
   1611c:	ldr	sl, [sp, #160]	; 0xa0
   16120:	lsr	r4, r3, #7
   16124:	ldr	r3, [sp, #500]	; 0x1f4
   16128:	adc	r5, r9, r5
   1612c:	adds	ip, r8, ip
   16130:	orr	r4, r4, r3, lsl #25
   16134:	lsr	r3, r3, #1
   16138:	orr	r6, r3, r6, lsl #31
   1613c:	ldr	r3, [sp, #500]	; 0x1f4
   16140:	eor	r4, r4, r7
   16144:	ldr	r7, [sp, #496]	; 0x1f0
   16148:	lsr	r3, r3, #8
   1614c:	ldr	r9, [sp, #488]	; 0x1e8
   16150:	orr	r3, r3, r7, lsl #24
   16154:	adc	lr, r5, lr
   16158:	lsr	r8, fp, #19
   1615c:	eor	r3, r3, r6
   16160:	lsl	r6, fp, #3
   16164:	orr	r8, r8, sl, lsl #13
   16168:	orr	r6, r6, sl, lsr #29
   1616c:	adds	r4, r4, r9
   16170:	str	lr, [sp, #84]	; 0x54
   16174:	lsr	r7, fp, #6
   16178:	ldr	r9, [sp, #500]	; 0x1f4
   1617c:	eor	lr, r8, r6
   16180:	orr	r7, r7, sl, lsl #26
   16184:	lsl	r6, sl, #3
   16188:	orr	r8, r6, fp, lsr #29
   1618c:	eor	r7, r7, lr
   16190:	ldr	r6, [sp, #52]	; 0x34
   16194:	ldr	lr, [sp, #492]	; 0x1ec
   16198:	lsr	r5, sl, #19
   1619c:	eor	r3, r3, r9, lsr #7
   161a0:	orr	r5, r5, fp, lsl #13
   161a4:	ldr	r9, [sp, #132]	; 0x84
   161a8:	adc	r3, r3, lr
   161ac:	eor	r5, r5, r8
   161b0:	adds	r4, r4, r6
   161b4:	adc	r6, r3, r9
   161b8:	ldr	lr, [pc, #-928]	; 15e20 <dcngettext@plt+0x4e08>
   161bc:	eor	r3, r5, sl, lsr #6
   161c0:	adds	r5, r4, r7
   161c4:	ldr	sl, [sp, #36]	; 0x24
   161c8:	mov	r7, r5
   161cc:	ldr	fp, [sp, #4]
   161d0:	ldr	r4, [sp, #8]
   161d4:	adc	r6, r6, r3
   161d8:	str	r7, [sp, #68]	; 0x44
   161dc:	adds	lr, r7, lr
   161e0:	ldr	r9, [pc, #-964]	; 15e24 <dcngettext@plt+0x4e0c>
   161e4:	ldr	r7, [sp, #12]
   161e8:	eor	r4, fp, r4
   161ec:	and	r3, r4, sl
   161f0:	adc	r9, r6, r9
   161f4:	lsr	r8, sl, #14
   161f8:	lsr	r5, sl, #18
   161fc:	str	r6, [sp, #172]	; 0xac
   16200:	ldr	r6, [sp, #28]
   16204:	orr	r5, r5, r7, lsl #14
   16208:	orr	r8, r8, r7, lsl #18
   1620c:	eor	r3, r3, fp
   16210:	ldr	r7, [sp, #20]
   16214:	ldr	fp, [sp, #16]
   16218:	adds	lr, lr, r6
   1621c:	ldr	r6, [sp]
   16220:	eor	r4, fp, r7
   16224:	ldr	r7, [sp, #12]
   16228:	adc	r9, r9, r6
   1622c:	adds	r3, r3, lr
   16230:	ldr	lr, [sp, #12]
   16234:	eor	r8, r8, r5
   16238:	mov	r5, sl
   1623c:	lsr	r6, r7, #14
   16240:	lsl	sl, sl, #23
   16244:	orr	sl, sl, r7, lsr #9
   16248:	and	r4, r4, r7
   1624c:	orr	r7, r6, r5, lsl #18
   16250:	lsr	r6, lr, #18
   16254:	orr	r5, r6, r5, lsl #14
   16258:	ldr	r6, [sp, #12]
   1625c:	eor	r8, r8, sl
   16260:	ldr	sl, [sp, #84]	; 0x54
   16264:	lsl	lr, r6, #23
   16268:	eor	r6, r7, r5
   1626c:	ldr	r5, [sp, #36]	; 0x24
   16270:	eor	r4, r4, fp
   16274:	lsr	r7, ip, #28
   16278:	orr	lr, lr, r5, lsr #9
   1627c:	lsl	r5, ip, #30
   16280:	adc	r4, r4, r9
   16284:	orr	r7, r7, sl, lsl #4
   16288:	adds	r3, r3, r8
   1628c:	orr	r5, r5, sl, lsr #2
   16290:	lsl	r8, ip, #25
   16294:	eor	lr, lr, r6
   16298:	orr	r6, r0, ip
   1629c:	eor	r5, r5, r7
   162a0:	lsr	r9, sl, #28
   162a4:	mov	r7, sl
   162a8:	orr	r8, r8, sl, lsr #7
   162ac:	and	sl, r6, r1
   162b0:	and	r6, r0, ip
   162b4:	orr	r6, sl, r6
   162b8:	ldr	sl, [sp, #112]	; 0x70
   162bc:	adc	lr, r4, lr
   162c0:	eor	r8, r8, r5
   162c4:	adds	r2, r2, r3
   162c8:	ldr	r5, [sp, #104]	; 0x68
   162cc:	str	r2, [sp, #28]
   162d0:	orr	r2, sl, r7
   162d4:	and	r2, r2, r5
   162d8:	lsl	fp, r7, #30
   162dc:	ldr	r5, [sp, #56]	; 0x38
   162e0:	orr	fp, fp, ip, lsr #2
   162e4:	orr	r9, r9, ip, lsl #4
   162e8:	adc	r5, r5, lr
   162ec:	eor	r9, r9, fp
   162f0:	lsl	r4, r7, #25
   162f4:	mov	fp, r7
   162f8:	ldr	r7, [sp, #504]	; 0x1f8
   162fc:	str	r5, [sp, #24]
   16300:	ldr	r5, [sp, #508]	; 0x1fc
   16304:	lsr	r7, r7, #1
   16308:	orr	r4, r4, ip, lsr #7
   1630c:	orr	r7, r7, r5, lsl #31
   16310:	and	r5, sl, fp
   16314:	orr	r5, r2, r5
   16318:	ldr	r2, [sp, #504]	; 0x1f8
   1631c:	eor	r9, r9, r4
   16320:	adds	r8, r8, r6
   16324:	lsr	r4, r2, #8
   16328:	ldr	r2, [sp, #508]	; 0x1fc
   1632c:	ldr	r6, [sp, #504]	; 0x1f8
   16330:	ldr	sl, [sp, #96]	; 0x60
   16334:	orr	r4, r4, r2, lsl #24
   16338:	ldr	r2, [sp, #504]	; 0x1f8
   1633c:	eor	r7, r7, r4
   16340:	adc	r5, r9, r5
   16344:	lsr	r4, r2, #7
   16348:	ldr	r2, [sp, #508]	; 0x1fc
   1634c:	ldr	r9, [sp, #164]	; 0xa4
   16350:	adds	r3, r8, r3
   16354:	orr	r4, r4, r2, lsl #25
   16358:	lsr	r2, r2, #1
   1635c:	orr	r6, r2, r6, lsl #31
   16360:	ldr	r2, [sp, #508]	; 0x1fc
   16364:	eor	r4, r4, r7
   16368:	ldr	r7, [sp, #504]	; 0x1f8
   1636c:	lsr	r2, r2, #8
   16370:	lsr	r8, sl, #19
   16374:	orr	r2, r2, r7, lsl #24
   16378:	eor	r2, r2, r6
   1637c:	lsl	r6, sl, #3
   16380:	adc	lr, r5, lr
   16384:	orr	r8, r8, r9, lsl #13
   16388:	orr	r6, r6, r9, lsr #29
   1638c:	str	lr, [sp, #116]	; 0x74
   16390:	eor	lr, r8, r6
   16394:	ldr	r8, [sp, #496]	; 0x1f0
   16398:	lsr	r7, sl, #6
   1639c:	adds	r4, r4, r8
   163a0:	ldr	r8, [sp, #508]	; 0x1fc
   163a4:	orr	r7, r7, r9, lsl #26
   163a8:	eor	r7, r7, lr
   163ac:	ldr	lr, [sp, #500]	; 0x1f4
   163b0:	lsl	r6, r9, #3
   163b4:	lsr	r5, r9, #19
   163b8:	eor	r2, r2, r8, lsr #7
   163bc:	adc	r2, r2, lr
   163c0:	orr	r8, r6, sl, lsr #29
   163c4:	ldr	lr, [sp, #136]	; 0x88
   163c8:	orr	r5, r5, sl, lsl #13
   163cc:	eor	r5, r5, r8
   163d0:	ldr	r8, [sp, #140]	; 0x8c
   163d4:	adds	r4, r4, lr
   163d8:	adc	r6, r2, r8
   163dc:	eor	r2, r5, r9, lsr #6
   163e0:	adds	r5, r4, r7
   163e4:	mov	fp, r5
   163e8:	ldr	sl, [sp, #8]
   163ec:	ldr	r5, [sp, #28]
   163f0:	ldr	r7, [sp, #36]	; 0x24
   163f4:	ldr	lr, [pc, #-1492]	; 15e28 <dcngettext@plt+0x4e10>
   163f8:	eor	r4, sl, r7
   163fc:	adc	r7, r6, r2
   16400:	mov	r6, r5
   16404:	and	r2, r4, r6
   16408:	ldr	r6, [sp, #24]
   1640c:	lsr	r8, r5, #14
   16410:	lsr	r5, r5, #18
   16414:	orr	r5, r5, r6, lsl #14
   16418:	orr	r8, r8, r6, lsl #18
   1641c:	ldr	r9, [pc, #-1528]	; 15e2c <dcngettext@plt+0x4e14>
   16420:	ldr	r6, [sp, #4]
   16424:	adds	lr, fp, lr
   16428:	adc	r9, r7, r9
   1642c:	str	fp, [sp, #72]	; 0x48
   16430:	adds	lr, lr, r6
   16434:	ldr	fp, [sp, #20]
   16438:	ldr	r6, [sp, #12]
   1643c:	str	r7, [sp, #176]	; 0xb0
   16440:	eor	r8, r8, r5
   16444:	ldr	r7, [sp, #28]
   16448:	ldr	r5, [sp, #16]
   1644c:	eor	r4, fp, r6
   16450:	eor	r2, r2, sl
   16454:	ldr	r6, [sp, #24]
   16458:	adc	r9, r9, r5
   1645c:	adds	r2, r2, lr
   16460:	ldr	lr, [sp, #24]
   16464:	lsl	sl, r7, #23
   16468:	orr	sl, sl, r6, lsr #9
   1646c:	and	r4, r4, r6
   16470:	mov	r5, r7
   16474:	lsr	r6, r6, #14
   16478:	orr	r7, r6, r7, lsl #18
   1647c:	lsr	r6, lr, #18
   16480:	orr	r5, r6, r5, lsl #14
   16484:	ldr	lr, [sp, #24]
   16488:	eor	r6, r7, r5
   1648c:	ldr	r5, [sp, #28]
   16490:	eor	r4, r4, fp
   16494:	lsl	lr, lr, #23
   16498:	ldr	fp, [sp, #116]	; 0x74
   1649c:	orr	lr, lr, r5, lsr #9
   164a0:	eor	r8, r8, sl
   164a4:	lsr	r7, r3, #28
   164a8:	lsl	r5, r3, #30
   164ac:	eor	lr, lr, r6
   164b0:	orr	r6, ip, r3
   164b4:	adc	r4, r4, r9
   164b8:	and	sl, r6, r0
   164bc:	adds	r2, r2, r8
   164c0:	orr	r7, r7, fp, lsl #4
   164c4:	and	r6, ip, r3
   164c8:	orr	r5, r5, fp, lsr #2
   164cc:	lsl	r8, r3, #25
   164d0:	eor	r5, r5, r7
   164d4:	orr	r6, sl, r6
   164d8:	orr	r8, r8, fp, lsr #7
   164dc:	ldr	sl, [sp, #84]	; 0x54
   164e0:	mov	r7, fp
   164e4:	adc	lr, r4, lr
   164e8:	eor	r8, r8, r5
   164ec:	adds	r1, r1, r2
   164f0:	ldr	r5, [sp, #112]	; 0x70
   164f4:	str	r1, [sp, #32]
   164f8:	orr	r1, sl, r7
   164fc:	and	r1, r1, r5
   16500:	lsr	r9, fp, #28
   16504:	ldr	r5, [sp, #104]	; 0x68
   16508:	lsl	fp, fp, #30
   1650c:	orr	fp, fp, r3, lsr #2
   16510:	orr	r9, r9, r3, lsl #4
   16514:	eor	r9, r9, fp
   16518:	lsl	r4, r7, #25
   1651c:	mov	fp, r7
   16520:	adc	r7, r5, lr
   16524:	ldr	r5, [sp, #512]	; 0x200
   16528:	str	r7, [sp, #16]
   1652c:	orr	r4, r4, r3, lsr #7
   16530:	lsr	r7, r5, #1
   16534:	ldr	r5, [sp, #516]	; 0x204
   16538:	eor	r9, r9, r4
   1653c:	adds	r8, r8, r6
   16540:	orr	r7, r7, r5, lsl #31
   16544:	and	r5, sl, fp
   16548:	orr	r5, r1, r5
   1654c:	ldr	r1, [sp, #512]	; 0x200
   16550:	ldr	r6, [sp, #512]	; 0x200
   16554:	ldr	fp, [sp, #68]	; 0x44
   16558:	lsr	r4, r1, #8
   1655c:	ldr	r1, [sp, #516]	; 0x204
   16560:	adc	r5, r9, r5
   16564:	ldr	r9, [sp, #172]	; 0xac
   16568:	orr	r4, r4, r1, lsl #24
   1656c:	ldr	r1, [sp, #512]	; 0x200
   16570:	eor	r7, r7, r4
   16574:	adds	r2, r8, r2
   16578:	lsr	r4, r1, #7
   1657c:	ldr	r1, [sp, #516]	; 0x204
   16580:	lsr	r8, fp, #19
   16584:	adc	lr, r5, lr
   16588:	orr	r4, r4, r1, lsl #25
   1658c:	lsr	r1, r1, #1
   16590:	orr	r6, r1, r6, lsl #31
   16594:	ldr	r1, [sp, #516]	; 0x204
   16598:	eor	r4, r4, r7
   1659c:	ldr	r7, [sp, #512]	; 0x200
   165a0:	lsr	r1, r1, #8
   165a4:	orr	r8, r8, r9, lsl #13
   165a8:	orr	r1, r1, r7, lsl #24
   165ac:	eor	r1, r1, r6
   165b0:	lsl	r6, fp, #3
   165b4:	orr	r6, r6, r9, lsr #29
   165b8:	lsr	r7, fp, #6
   165bc:	str	lr, [sp, #168]	; 0xa8
   165c0:	lsr	r5, r9, #19
   165c4:	eor	lr, r8, r6
   165c8:	orr	r7, r7, r9, lsl #26
   165cc:	mov	r6, r9
   165d0:	ldr	r8, [sp, #516]	; 0x204
   165d4:	ldr	r9, [sp, #504]	; 0x1f8
   165d8:	orr	r5, r5, fp, lsl #13
   165dc:	adds	r4, r4, r9
   165e0:	mov	r9, r6
   165e4:	lsl	r6, r6, #3
   165e8:	eor	r1, r1, r8, lsr #7
   165ec:	orr	r8, r6, fp, lsr #29
   165f0:	ldr	r6, [sp, #508]	; 0x1fc
   165f4:	eor	r7, r7, lr
   165f8:	adc	r1, r1, r6
   165fc:	ldr	r6, [sp, #76]	; 0x4c
   16600:	eor	r5, r5, r8
   16604:	adds	r4, r4, r6
   16608:	ldr	r6, [sp, #144]	; 0x90
   1660c:	ldr	lr, [pc, #-2020]	; 15e30 <dcngettext@plt+0x4e18>
   16610:	adc	r6, r1, r6
   16614:	eor	r1, r5, r9, lsr #6
   16618:	adds	r5, r4, r7
   1661c:	ldr	fp, [sp, #32]
   16620:	mov	r7, r5
   16624:	ldr	sl, [sp, #36]	; 0x24
   16628:	ldr	r8, [sp, #28]
   1662c:	adc	r1, r6, r1
   16630:	str	r7, [sp, #104]	; 0x68
   16634:	adds	lr, r7, lr
   16638:	ldr	r9, [pc, #-2060]	; 15e34 <dcngettext@plt+0x4e1c>
   1663c:	ldr	r7, [sp, #16]
   16640:	mov	r6, r1
   16644:	eor	r4, sl, r8
   16648:	adc	r9, r6, r9
   1664c:	lsr	r8, fp, #14
   16650:	lsr	r5, fp, #18
   16654:	str	r6, [sp, #180]	; 0xb4
   16658:	ldr	r6, [sp, #8]
   1665c:	and	r1, r4, fp
   16660:	orr	r5, r5, r7, lsl #14
   16664:	ldr	fp, [sp, #12]
   16668:	orr	r8, r8, r7, lsl #18
   1666c:	ldr	r7, [sp, #24]
   16670:	adds	lr, lr, r6
   16674:	ldr	r6, [sp, #20]
   16678:	eor	r4, fp, r7
   1667c:	eor	r1, r1, sl
   16680:	ldr	r7, [sp, #16]
   16684:	eor	r8, r8, r5
   16688:	ldr	r5, [sp, #32]
   1668c:	adc	r9, r9, r6
   16690:	adds	r1, r1, lr
   16694:	ldr	lr, [sp, #16]
   16698:	lsl	sl, r5, #23
   1669c:	lsr	r6, r7, #14
   166a0:	orr	sl, sl, r7, lsr #9
   166a4:	and	r4, r4, r7
   166a8:	orr	r7, r6, r5, lsl #18
   166ac:	lsr	r6, lr, #18
   166b0:	orr	r5, r6, r5, lsl #14
   166b4:	ldr	r6, [sp, #16]
   166b8:	eor	r8, r8, sl
   166bc:	ldr	sl, [sp, #168]	; 0xa8
   166c0:	lsl	lr, r6, #23
   166c4:	eor	r6, r7, r5
   166c8:	ldr	r5, [sp, #32]
   166cc:	eor	r4, r4, fp
   166d0:	adc	r4, r4, r9
   166d4:	orr	lr, lr, r5, lsr #9
   166d8:	adds	r1, r1, r8
   166dc:	lsr	r7, r2, #28
   166e0:	lsl	r5, r2, #30
   166e4:	eor	lr, lr, r6
   166e8:	adc	lr, r4, lr
   166ec:	orr	r7, r7, sl, lsl #4
   166f0:	adds	r0, r0, r1
   166f4:	orr	r5, r5, sl, lsr #2
   166f8:	lsl	r8, r2, #25
   166fc:	eor	r5, r5, r7
   16700:	orr	r8, r8, sl, lsr #7
   16704:	mov	r7, sl
   16708:	str	r0, [sp, #40]	; 0x28
   1670c:	ldr	r0, [sp, #116]	; 0x74
   16710:	eor	r8, r8, r5
   16714:	ldr	r5, [sp, #84]	; 0x54
   16718:	orr	r6, r3, r2
   1671c:	lsr	r9, sl, #28
   16720:	lsl	fp, r7, #30
   16724:	orr	r0, r0, r7
   16728:	and	sl, r6, ip
   1672c:	orr	fp, fp, r2, lsr #2
   16730:	and	r6, r3, r2
   16734:	and	r0, r0, r5
   16738:	orr	r9, r9, r2, lsl #4
   1673c:	ldr	r5, [sp, #112]	; 0x70
   16740:	lsl	r4, r7, #25
   16744:	orr	r6, sl, r6
   16748:	orr	r4, r4, r2, lsr #7
   1674c:	eor	r9, r9, fp
   16750:	ldr	sl, [sp, #80]	; 0x50
   16754:	mov	fp, r7
   16758:	eor	r9, r9, r4
   1675c:	adc	r7, r5, lr
   16760:	ldr	r4, [sp, #60]	; 0x3c
   16764:	adds	r8, r8, r6
   16768:	ldr	r6, [sp, #116]	; 0x74
   1676c:	str	r7, [sp, #4]
   16770:	and	r5, r6, fp
   16774:	mov	fp, r4
   16778:	orr	r5, r0, r5
   1677c:	lsr	r0, sl, #1
   16780:	orr	r6, r0, fp, lsl #31
   16784:	ldr	r0, [sp, #72]	; 0x48
   16788:	adc	r5, r9, r5
   1678c:	mov	r9, sl
   16790:	lsr	r7, r4, #1
   16794:	lsr	r4, r4, #8
   16798:	adds	r1, r8, r1
   1679c:	orr	r4, r4, sl, lsl #24
   167a0:	orr	r7, r7, sl, lsl #31
   167a4:	lsr	r8, r0, #19
   167a8:	lsr	r0, r9, #8
   167ac:	eor	r7, r7, r4
   167b0:	orr	r0, r0, fp, lsl #24
   167b4:	lsr	r4, fp, #7
   167b8:	ldr	fp, [sp, #72]	; 0x48
   167bc:	orr	r4, r4, sl, lsl #25
   167c0:	ldr	sl, [sp, #176]	; 0xb0
   167c4:	eor	r0, r0, r6
   167c8:	lsl	r6, fp, #3
   167cc:	adc	lr, r5, lr
   167d0:	orr	r8, r8, sl, lsl #13
   167d4:	orr	r6, r6, sl, lsr #29
   167d8:	eor	r4, r4, r7
   167dc:	lsr	r7, fp, #6
   167e0:	str	lr, [sp, #188]	; 0xbc
   167e4:	orr	r7, r7, sl, lsl #26
   167e8:	eor	lr, r8, r6
   167ec:	ldr	r6, [sp, #512]	; 0x200
   167f0:	eor	r7, r7, lr
   167f4:	ldr	lr, [sp, #516]	; 0x204
   167f8:	adds	r4, r4, r6
   167fc:	lsr	r5, sl, #19
   16800:	lsl	r6, sl, #3
   16804:	eor	r0, r0, r9, lsr #7
   16808:	orr	r8, r6, fp, lsr #29
   1680c:	adc	r0, r0, lr
   16810:	orr	r5, r5, fp, lsl #13
   16814:	ldr	lr, [sp, #64]	; 0x40
   16818:	eor	r5, r5, r8
   1681c:	ldr	r8, [sp, #148]	; 0x94
   16820:	adds	r4, r4, lr
   16824:	adc	r6, r0, r8
   16828:	eor	r0, r5, sl, lsr #6
   1682c:	adds	r5, r4, r7
   16830:	mov	sl, r5
   16834:	ldr	fp, [sp, #28]
   16838:	ldr	r5, [sp, #32]
   1683c:	ldr	lr, [pc, #-2572]	; 15e38 <dcngettext@plt+0x4e20>
   16840:	eor	r4, fp, r5
   16844:	ldr	r5, [sp, #40]	; 0x28
   16848:	adc	r7, r6, r0
   1684c:	mov	r6, r5
   16850:	adds	lr, sl, lr
   16854:	and	r0, r4, r6
   16858:	str	sl, [sp, #56]	; 0x38
   1685c:	mov	sl, r6
   16860:	ldr	r6, [sp, #4]
   16864:	lsr	r8, r5, #14
   16868:	ldr	r9, [pc, #-2612]	; 15e3c <dcngettext@plt+0x4e24>
   1686c:	lsr	r5, r5, #18
   16870:	orr	r5, r5, r6, lsl #14
   16874:	orr	r8, r8, r6, lsl #18
   16878:	ldr	r6, [sp, #36]	; 0x24
   1687c:	adc	r9, r7, r9
   16880:	str	r7, [sp, #184]	; 0xb8
   16884:	eor	r0, r0, fp
   16888:	ldr	r7, [sp, #16]
   1688c:	ldr	fp, [sp, #24]
   16890:	adds	lr, lr, r6
   16894:	ldr	r6, [sp, #4]
   16898:	eor	r4, fp, r7
   1689c:	and	r4, r4, r6
   168a0:	ldr	r6, [sp, #12]
   168a4:	eor	r8, r8, r5
   168a8:	ldr	r5, [sp, #4]
   168ac:	adc	r9, r9, r6
   168b0:	adds	r0, r0, lr
   168b4:	ldr	lr, [sp, #4]
   168b8:	mov	r7, sl
   168bc:	lsl	sl, sl, #23
   168c0:	orr	sl, sl, r5, lsr #9
   168c4:	lsr	r6, r5, #14
   168c8:	mov	r5, r7
   168cc:	orr	r7, r6, r7, lsl #18
   168d0:	lsr	r6, lr, #18
   168d4:	orr	r5, r6, r5, lsl #14
   168d8:	ldr	r6, [sp, #4]
   168dc:	eor	r8, r8, sl
   168e0:	ldr	sl, [sp, #188]	; 0xbc
   168e4:	lsl	lr, r6, #23
   168e8:	eor	r6, r7, r5
   168ec:	ldr	r5, [sp, #40]	; 0x28
   168f0:	eor	r4, r4, fp
   168f4:	lsr	r7, r1, #28
   168f8:	orr	lr, lr, r5, lsr #9
   168fc:	lsl	r5, r1, #30
   16900:	adc	r4, r4, r9
   16904:	orr	r7, r7, sl, lsl #4
   16908:	adds	r0, r0, r8
   1690c:	orr	r5, r5, sl, lsr #2
   16910:	eor	lr, lr, r6
   16914:	adc	lr, r4, lr
   16918:	eor	r5, r5, r7
   1691c:	adds	ip, ip, r0
   16920:	mov	r7, sl
   16924:	lsl	r8, r1, #25
   16928:	orr	r8, r8, sl, lsr #7
   1692c:	str	ip, [sp, #36]	; 0x24
   16930:	ldr	ip, [sp, #168]	; 0xa8
   16934:	lsr	r9, sl, #28
   16938:	lsl	fp, r7, #30
   1693c:	eor	r8, r8, r5
   16940:	ldr	r5, [sp, #116]	; 0x74
   16944:	orr	fp, fp, r1, lsr #2
   16948:	orr	r9, r9, r1, lsl #4
   1694c:	orr	ip, ip, r7
   16950:	lsl	r4, r7, #25
   16954:	orr	r6, r2, r1
   16958:	and	ip, ip, r5
   1695c:	orr	r4, r4, r1, lsr #7
   16960:	ldr	r5, [sp, #84]	; 0x54
   16964:	eor	r9, r9, fp
   16968:	and	sl, r6, r3
   1696c:	eor	r9, r9, r4
   16970:	and	r6, r2, r1
   16974:	ldr	r4, [sp, #88]	; 0x58
   16978:	orr	r6, sl, r6
   1697c:	mov	fp, r7
   16980:	ldr	sl, [sp, #100]	; 0x64
   16984:	adc	r7, r5, lr
   16988:	ldr	r5, [sp, #168]	; 0xa8
   1698c:	str	r7, [sp, #20]
   16990:	adds	r8, r8, r6
   16994:	lsr	r7, r4, #1
   16998:	mov	r6, r4
   1699c:	and	r5, r5, fp
   169a0:	lsr	r4, r4, #8
   169a4:	orr	r4, r4, sl, lsl #24
   169a8:	orr	r7, r7, sl, lsl #31
   169ac:	orr	r5, ip, r5
   169b0:	lsr	ip, sl, #1
   169b4:	adc	r5, r9, r5
   169b8:	eor	r7, r7, r4
   169bc:	mov	r9, r6
   169c0:	lsr	r4, r6, #7
   169c4:	orr	r6, ip, r6, lsl #31
   169c8:	ldr	ip, [sp, #104]	; 0x68
   169cc:	adds	r0, r8, r0
   169d0:	ldr	fp, [sp, #180]	; 0xb4
   169d4:	lsr	r8, ip, #19
   169d8:	lsr	ip, sl, #8
   169dc:	orr	ip, ip, r9, lsl #24
   169e0:	ldr	r9, [sp, #104]	; 0x68
   169e4:	orr	r4, r4, sl, lsl #25
   169e8:	eor	r4, r4, r7
   169ec:	lsl	r7, r9, #3
   169f0:	adc	lr, r5, lr
   169f4:	orr	r8, r8, fp, lsl #13
   169f8:	orr	r7, r7, fp, lsr #29
   169fc:	str	lr, [sp, #84]	; 0x54
   16a00:	eor	ip, ip, r6
   16a04:	eor	lr, r8, r7
   16a08:	lsr	r6, r9, #6
   16a0c:	ldr	r8, [sp, #60]	; 0x3c
   16a10:	lsl	r7, fp, #3
   16a14:	lsr	r5, fp, #19
   16a18:	orr	r6, r6, fp, lsl #26
   16a1c:	adds	r4, r4, r8
   16a20:	eor	r6, r6, lr
   16a24:	orr	r8, r7, r9, lsr #29
   16a28:	ldr	lr, [sp, #92]	; 0x5c
   16a2c:	orr	r5, r5, r9, lsl #13
   16a30:	ldr	r9, [sp, #80]	; 0x50
   16a34:	eor	ip, ip, sl, lsr #7
   16a38:	ldr	r7, [sp, #152]	; 0x98
   16a3c:	adc	ip, ip, r9
   16a40:	eor	r5, r5, r8
   16a44:	adds	r4, r4, lr
   16a48:	adc	r7, ip, r7
   16a4c:	ldr	sl, [sp, #32]
   16a50:	eor	ip, r5, fp, lsr #6
   16a54:	adds	r5, r4, r6
   16a58:	mov	r9, r5
   16a5c:	ldr	r5, [sp, #40]	; 0x28
   16a60:	ldr	fp, [sp, #36]	; 0x24
   16a64:	mov	r6, sl
   16a68:	eor	r6, r6, r5
   16a6c:	adc	ip, r7, ip
   16a70:	mov	r7, ip
   16a74:	and	ip, r6, fp
   16a78:	ldr	r6, [sp, #20]
   16a7c:	ldr	lr, [pc, #-3140]	; 15e40 <dcngettext@plt+0x4e28>
   16a80:	lsr	r8, fp, #14
   16a84:	lsr	r5, fp, #18
   16a88:	ldr	r4, [pc, #-3148]	; 15e44 <dcngettext@plt+0x4e2c>
   16a8c:	adds	lr, r9, lr
   16a90:	orr	r5, r5, r6, lsl #14
   16a94:	orr	r8, r8, r6, lsl #18
   16a98:	ldr	r6, [sp, #28]
   16a9c:	ldr	fp, [sp, #16]
   16aa0:	adc	r4, r7, r4
   16aa4:	str	r7, [sp, #112]	; 0x70
   16aa8:	ldr	r7, [sp, #4]
   16aac:	adds	lr, lr, r6
   16ab0:	ldr	r6, [sp, #24]
   16ab4:	str	r9, [sp]
   16ab8:	eor	ip, ip, sl
   16abc:	eor	r9, fp, r7
   16ac0:	eor	r8, r8, r5
   16ac4:	ldr	r7, [sp, #20]
   16ac8:	ldr	r5, [sp, #36]	; 0x24
   16acc:	adc	r4, r4, r6
   16ad0:	adds	ip, ip, lr
   16ad4:	ldr	lr, [sp, #20]
   16ad8:	lsl	sl, r5, #23
   16adc:	lsr	r6, r7, #14
   16ae0:	orr	sl, sl, r7, lsr #9
   16ae4:	and	r9, r9, r7
   16ae8:	orr	r7, r6, r5, lsl #18
   16aec:	lsr	r6, lr, #18
   16af0:	orr	r5, r6, r5, lsl #14
   16af4:	ldr	lr, [sp, #20]
   16af8:	eor	r6, r7, r5
   16afc:	ldr	r5, [sp, #36]	; 0x24
   16b00:	eor	r8, r8, sl
   16b04:	ldr	sl, [sp, #84]	; 0x54
   16b08:	lsl	lr, lr, #23
   16b0c:	lsr	r7, r0, #28
   16b10:	orr	lr, lr, r5, lsr #9
   16b14:	lsl	r5, r0, #30
   16b18:	eor	r9, r9, fp
   16b1c:	orr	r7, r7, sl, lsl #4
   16b20:	orr	r5, r5, sl, lsr #2
   16b24:	adc	r4, r9, r4
   16b28:	eor	r5, r5, r7
   16b2c:	adds	ip, ip, r8
   16b30:	mov	r7, sl
   16b34:	lsl	r8, r0, #25
   16b38:	eor	lr, lr, r6
   16b3c:	orr	r6, r1, r0
   16b40:	adc	lr, r4, lr
   16b44:	lsr	r9, sl, #28
   16b48:	adds	r3, r3, ip
   16b4c:	orr	r8, r8, sl, lsr #7
   16b50:	and	sl, r6, r2
   16b54:	and	r6, r1, r0
   16b58:	orr	r6, sl, r6
   16b5c:	lsl	fp, r7, #30
   16b60:	str	r3, [sp, #24]
   16b64:	ldr	sl, [sp, #188]	; 0xbc
   16b68:	orr	fp, fp, r0, lsr #2
   16b6c:	orr	r9, r9, r0, lsl #4
   16b70:	eor	r8, r8, r5
   16b74:	lsl	r4, r7, #25
   16b78:	ldr	r5, [sp, #168]	; 0xa8
   16b7c:	orr	r3, sl, r7
   16b80:	orr	r4, r4, r0, lsr #7
   16b84:	eor	r9, r9, fp
   16b88:	and	r3, r3, r5
   16b8c:	eor	r9, r9, r4
   16b90:	ldr	r5, [sp, #116]	; 0x74
   16b94:	ldr	r4, [sp, #108]	; 0x6c
   16b98:	ldr	fp, [sp, #120]	; 0x78
   16b9c:	adc	r7, r5, lr
   16ba0:	ldr	r5, [sp, #84]	; 0x54
   16ba4:	str	r7, [sp, #8]
   16ba8:	adds	r8, r8, r6
   16bac:	lsr	r7, r4, #1
   16bb0:	mov	r6, r4
   16bb4:	lsr	r4, r4, #8
   16bb8:	orr	r4, r4, fp, lsl #24
   16bbc:	orr	r7, r7, fp, lsl #31
   16bc0:	and	r5, sl, r5
   16bc4:	eor	r7, r7, r4
   16bc8:	orr	r5, r3, r5
   16bcc:	lsr	r4, r6, #7
   16bd0:	lsr	r3, fp, #1
   16bd4:	adc	r5, r9, r5
   16bd8:	orr	r4, r4, fp, lsl #25
   16bdc:	mov	r9, fp
   16be0:	mov	fp, r6
   16be4:	orr	r6, r3, r6, lsl #31
   16be8:	ldr	r3, [sp, #56]	; 0x38
   16bec:	adds	ip, r8, ip
   16bf0:	ldr	sl, [sp, #184]	; 0xb8
   16bf4:	lsr	r8, r3, #19
   16bf8:	lsr	r3, r9, #8
   16bfc:	orr	r3, r3, fp, lsl #24
   16c00:	eor	r3, r3, r6
   16c04:	ldr	r6, [sp, #56]	; 0x38
   16c08:	eor	r4, r4, r7
   16c0c:	mov	fp, sl
   16c10:	lsl	r7, r6, #3
   16c14:	orr	r8, r8, sl, lsl #13
   16c18:	orr	r7, r7, sl, lsr #29
   16c1c:	adc	sl, r5, lr
   16c20:	ldr	r5, [sp, #56]	; 0x38
   16c24:	eor	lr, r8, r7
   16c28:	ldr	r8, [sp, #88]	; 0x58
   16c2c:	lsr	r6, r5, #6
   16c30:	orr	r6, r6, fp, lsl #26
   16c34:	adds	r4, r4, r8
   16c38:	eor	r6, r6, lr
   16c3c:	ldr	r8, [sp, #56]	; 0x38
   16c40:	ldr	lr, [sp, #100]	; 0x64
   16c44:	eor	r3, r3, r9, lsr #7
   16c48:	adc	r3, r3, lr
   16c4c:	lsl	r7, fp, #3
   16c50:	ldr	lr, [sp, #156]	; 0x9c
   16c54:	lsr	r5, fp, #19
   16c58:	orr	r5, r5, r8, lsl #13
   16c5c:	orr	r8, r7, r8, lsr #29
   16c60:	ldr	r7, [sp, #160]	; 0xa0
   16c64:	adds	r4, r4, lr
   16c68:	eor	r5, r5, r8
   16c6c:	adc	r7, r3, r7
   16c70:	eor	r3, r5, fp, lsr #6
   16c74:	adds	r5, r4, r6
   16c78:	ldr	fp, [sp, #40]	; 0x28
   16c7c:	mov	r9, r5
   16c80:	adc	r3, r7, r3
   16c84:	ldr	r5, [sp, #36]	; 0x24
   16c88:	mov	r7, r3
   16c8c:	mov	r6, fp
   16c90:	ldr	r3, [sp, #24]
   16c94:	eor	r6, r6, r5
   16c98:	ldr	r5, [sp, #24]
   16c9c:	and	r3, r6, r3
   16ca0:	ldr	r6, [sp, #8]
   16ca4:	lsr	r8, r5, #14
   16ca8:	ldr	lr, [pc, #-3688]	; 15e48 <dcngettext@plt+0x4e30>
   16cac:	lsr	r5, r5, #18
   16cb0:	orr	r5, r5, r6, lsl #14
   16cb4:	orr	r8, r8, r6, lsl #18
   16cb8:	ldr	r4, [pc, #-3700]	; 15e4c <dcngettext@plt+0x4e34>
   16cbc:	ldr	r6, [sp, #32]
   16cc0:	adds	lr, r9, lr
   16cc4:	adc	r4, r7, r4
   16cc8:	str	r7, [sp, #116]	; 0x74
   16ccc:	adds	lr, lr, r6
   16cd0:	ldr	r7, [sp, #20]
   16cd4:	ldr	r6, [sp, #4]
   16cd8:	str	r9, [sp, #80]	; 0x50
   16cdc:	eor	r9, r6, r7
   16ce0:	ldr	r6, [sp, #16]
   16ce4:	ldr	r7, [sp, #24]
   16ce8:	adc	r4, r4, r6
   16cec:	eor	r3, r3, fp
   16cf0:	ldr	r6, [sp, #8]
   16cf4:	ldr	fp, [sp, #8]
   16cf8:	adds	r3, r3, lr
   16cfc:	ldr	lr, [sp, #8]
   16d00:	eor	r8, r8, r5
   16d04:	lsr	r6, r6, #14
   16d08:	lsl	r5, r7, #23
   16d0c:	and	r9, r9, fp
   16d10:	orr	fp, r5, fp, lsr #9
   16d14:	mov	r5, r7
   16d18:	orr	r7, r6, r7, lsl #18
   16d1c:	lsr	r6, lr, #18
   16d20:	ldr	lr, [sp, #4]
   16d24:	orr	r5, r6, r5, lsl #14
   16d28:	eor	r9, r9, lr
   16d2c:	ldr	lr, [sp, #8]
   16d30:	eor	r6, r7, r5
   16d34:	ldr	r5, [sp, #24]
   16d38:	lsl	lr, lr, #23
   16d3c:	eor	r8, r8, fp
   16d40:	orr	lr, lr, r5, lsr #9
   16d44:	adc	r4, r9, r4
   16d48:	lsr	r7, ip, #28
   16d4c:	adds	r3, r3, r8
   16d50:	lsl	r5, ip, #30
   16d54:	eor	lr, lr, r6
   16d58:	adc	lr, r4, lr
   16d5c:	orr	r7, r7, sl, lsl #4
   16d60:	adds	r2, r2, r3
   16d64:	orr	r5, r5, sl, lsr #2
   16d68:	lsl	r8, ip, #25
   16d6c:	str	r2, [sp, #32]
   16d70:	eor	r5, r5, r7
   16d74:	lsr	r9, sl, #28
   16d78:	orr	r8, r8, sl, lsr #7
   16d7c:	lsl	fp, sl, #30
   16d80:	ldr	r2, [sp, #84]	; 0x54
   16d84:	orr	fp, fp, ip, lsr #2
   16d88:	orr	r9, r9, ip, lsl #4
   16d8c:	eor	r8, r8, r5
   16d90:	lsl	r4, sl, #25
   16d94:	ldr	r5, [sp, #188]	; 0xbc
   16d98:	orr	r4, r4, ip, lsr #7
   16d9c:	orr	r2, r2, sl
   16da0:	eor	r9, r9, fp
   16da4:	orr	r6, r0, ip
   16da8:	and	r2, r2, r5
   16dac:	eor	r9, r9, r4
   16db0:	ldr	r5, [sp, #168]	; 0xa8
   16db4:	ldr	r4, [sp, #48]	; 0x30
   16db8:	ldr	fp, [sp, #124]	; 0x7c
   16dbc:	and	r7, r6, r1
   16dc0:	and	r6, r0, ip
   16dc4:	orr	r6, r7, r6
   16dc8:	adc	r7, r5, lr
   16dcc:	ldr	r5, [sp, #84]	; 0x54
   16dd0:	adds	r8, r8, r6
   16dd4:	str	r7, [sp, #12]
   16dd8:	mov	r6, r4
   16ddc:	lsr	r7, r4, #1
   16de0:	lsr	r4, r4, #8
   16de4:	orr	r4, r4, fp, lsl #24
   16de8:	orr	r7, r7, fp, lsl #31
   16dec:	and	r5, r5, sl
   16df0:	eor	r7, r7, r4
   16df4:	orr	r5, r2, r5
   16df8:	lsr	r4, r6, #7
   16dfc:	lsr	r2, fp, #1
   16e00:	orr	r6, r2, r6, lsl #31
   16e04:	orr	r4, r4, fp, lsl #25
   16e08:	ldr	r2, [sp]
   16e0c:	eor	r4, r4, r7
   16e10:	ldr	r7, [sp, #48]	; 0x30
   16e14:	adc	r5, r9, r5
   16e18:	adds	r3, r8, r3
   16e1c:	lsr	r8, r2, #19
   16e20:	lsr	r2, fp, #8
   16e24:	orr	r2, r2, r7, lsl #24
   16e28:	eor	r2, r2, r6
   16e2c:	ldr	r6, [sp]
   16e30:	ldr	r9, [sp, #112]	; 0x70
   16e34:	adc	lr, r5, lr
   16e38:	ldr	r5, [sp]
   16e3c:	lsl	r6, r6, #3
   16e40:	orr	r8, r8, r9, lsl #13
   16e44:	orr	r6, r6, r9, lsr #29
   16e48:	lsr	r7, r5, #6
   16e4c:	str	lr, [sp, #88]	; 0x58
   16e50:	lsr	r5, r9, #19
   16e54:	eor	lr, r8, r6
   16e58:	orr	r7, r7, r9, lsl #26
   16e5c:	lsl	r6, r9, #3
   16e60:	ldr	r9, [sp]
   16e64:	ldr	r8, [sp, #108]	; 0x6c
   16e68:	eor	r7, r7, lr
   16e6c:	adds	r4, r4, r8
   16e70:	orr	r5, r5, r9, lsl #13
   16e74:	orr	r8, r6, r9, lsr #29
   16e78:	ldr	r9, [sp, #120]	; 0x78
   16e7c:	ldr	lr, [sp, #96]	; 0x60
   16e80:	eor	r2, r2, fp, lsr #7
   16e84:	adc	r2, r2, r9
   16e88:	ldr	r9, [sp, #164]	; 0xa4
   16e8c:	adds	r4, r4, lr
   16e90:	adc	r6, r2, r9
   16e94:	ldr	r2, [sp, #112]	; 0x70
   16e98:	eor	r5, r5, r8
   16e9c:	ldr	lr, [pc, #4088]	; 17e9c <dcngettext@plt+0x6e84>
   16ea0:	eor	r2, r5, r2, lsr #6
   16ea4:	adds	r5, r4, r7
   16ea8:	ldr	r7, [sp, #32]
   16eac:	adc	r2, r6, r2
   16eb0:	mov	r9, r5
   16eb4:	ldr	fp, [sp, #36]	; 0x24
   16eb8:	ldr	r4, [sp, #24]
   16ebc:	lsr	r8, r7, #14
   16ec0:	mov	r7, r2
   16ec4:	ldr	r2, [sp, #32]
   16ec8:	adds	lr, r9, lr
   16ecc:	str	r9, [sp, #60]	; 0x3c
   16ed0:	ldr	r5, [pc, #4040]	; 17ea0 <dcngettext@plt+0x6e88>
   16ed4:	ldr	r9, [sp, #32]
   16ed8:	eor	r4, fp, r4
   16edc:	adc	r5, r7, r5
   16ee0:	lsr	r6, r2, #18
   16ee4:	str	r7, [sp, #120]	; 0x78
   16ee8:	and	r2, r4, r9
   16eec:	ldr	r7, [sp, #40]	; 0x28
   16ef0:	ldr	r4, [sp, #12]
   16ef4:	eor	r2, r2, fp
   16ef8:	ldr	fp, [sp, #20]
   16efc:	adds	lr, lr, r7
   16f00:	ldr	r7, [sp, #8]
   16f04:	orr	r6, r6, r4, lsl #14
   16f08:	orr	r8, r8, r4, lsl #18
   16f0c:	mov	r4, fp
   16f10:	eor	r4, r4, r7
   16f14:	eor	r8, r8, r6
   16f18:	ldr	r7, [sp, #12]
   16f1c:	ldr	r6, [sp, #12]
   16f20:	and	r4, r4, r7
   16f24:	mov	r7, r9
   16f28:	lsl	r9, r9, #23
   16f2c:	orr	r9, r9, r6, lsr #9
   16f30:	ldr	r6, [sp, #4]
   16f34:	eor	r8, r8, r9
   16f38:	adc	r5, r5, r6
   16f3c:	ldr	r6, [sp, #12]
   16f40:	adds	r2, r2, lr
   16f44:	ldr	lr, [sp, #12]
   16f48:	lsr	r6, r6, #14
   16f4c:	orr	r7, r6, r7, lsl #18
   16f50:	lsr	r6, lr, #18
   16f54:	ldr	lr, [sp, #32]
   16f58:	ldr	r9, [sp, #32]
   16f5c:	eor	r4, r4, fp
   16f60:	orr	r6, r6, lr, lsl #14
   16f64:	ldr	lr, [sp, #12]
   16f68:	ldr	fp, [sp, #88]	; 0x58
   16f6c:	adc	r4, r4, r5
   16f70:	eor	r6, r6, r7
   16f74:	lsl	r5, r3, #30
   16f78:	lsr	r7, r3, #28
   16f7c:	lsl	lr, lr, #23
   16f80:	adds	r2, r2, r8
   16f84:	orr	r7, r7, fp, lsl #4
   16f88:	orr	lr, lr, r9, lsr #9
   16f8c:	orr	r5, r5, fp, lsr #2
   16f90:	lsl	r8, r3, #25
   16f94:	eor	r5, r5, r7
   16f98:	eor	lr, lr, r6
   16f9c:	orr	r8, r8, fp, lsr #7
   16fa0:	adc	lr, r4, lr
   16fa4:	eor	r8, r8, r5
   16fa8:	adds	r1, r1, r2
   16fac:	mov	r4, fp
   16fb0:	ldr	r5, [sp, #84]	; 0x54
   16fb4:	orr	r6, ip, r3
   16fb8:	lsr	r9, fp, #28
   16fbc:	str	r1, [sp, #16]
   16fc0:	lsl	fp, fp, #30
   16fc4:	orr	r1, sl, r4
   16fc8:	and	r7, r6, r0
   16fcc:	orr	fp, fp, r3, lsr #2
   16fd0:	and	r6, ip, r3
   16fd4:	and	r1, r1, r5
   16fd8:	orr	r9, r9, r3, lsl #4
   16fdc:	ldr	r5, [sp, #188]	; 0xbc
   16fe0:	lsl	r4, r4, #25
   16fe4:	orr	r6, r7, r6
   16fe8:	orr	r4, r4, r3, lsr #7
   16fec:	eor	r9, r9, fp
   16ff0:	adc	r5, r5, lr
   16ff4:	eor	r9, r9, r4
   16ff8:	adds	r8, r8, r6
   16ffc:	ldr	r4, [sp, #44]	; 0x2c
   17000:	ldr	r6, [sp, #44]	; 0x2c
   17004:	ldr	fp, [sp, #128]	; 0x80
   17008:	str	r5, [sp, #40]	; 0x28
   1700c:	ldr	r5, [sp, #88]	; 0x58
   17010:	lsr	r7, r4, #1
   17014:	lsr	r4, r6, #8
   17018:	orr	r4, r4, fp, lsl #24
   1701c:	orr	r7, r7, fp, lsl #31
   17020:	and	r5, sl, r5
   17024:	eor	r7, r7, r4
   17028:	orr	r5, r1, r5
   1702c:	lsr	r4, r6, #7
   17030:	lsr	r1, fp, #1
   17034:	orr	r6, r1, r6, lsl #31
   17038:	orr	r4, r4, fp, lsl #25
   1703c:	ldr	r1, [sp, #80]	; 0x50
   17040:	adc	r5, r9, r5
   17044:	eor	r4, r4, r7
   17048:	mov	r9, fp
   1704c:	ldr	r7, [sp, #44]	; 0x2c
   17050:	adds	r2, r8, r2
   17054:	lsr	r8, r1, #19
   17058:	lsr	r1, r9, #8
   1705c:	orr	r1, r1, r7, lsl #24
   17060:	eor	r1, r1, r6
   17064:	ldr	r6, [sp, #80]	; 0x50
   17068:	ldr	fp, [sp, #116]	; 0x74
   1706c:	adc	lr, r5, lr
   17070:	lsl	r6, r6, #3
   17074:	orr	r8, r8, fp, lsl #13
   17078:	orr	r6, r6, fp, lsr #29
   1707c:	ldr	r5, [sp, #80]	; 0x50
   17080:	str	lr, [sp, #100]	; 0x64
   17084:	eor	lr, r8, r6
   17088:	ldr	r8, [sp, #48]	; 0x30
   1708c:	lsr	r7, r5, #6
   17090:	adds	r4, r4, r8
   17094:	ldr	r8, [sp, #80]	; 0x50
   17098:	orr	r7, r7, fp, lsl #26
   1709c:	lsl	r6, fp, #3
   170a0:	eor	r7, r7, lr
   170a4:	lsr	r5, fp, #19
   170a8:	ldr	lr, [sp, #68]	; 0x44
   170ac:	ldr	fp, [sp, #124]	; 0x7c
   170b0:	eor	r1, r1, r9, lsr #7
   170b4:	orr	r5, r5, r8, lsl #13
   170b8:	orr	r8, r6, r8, lsr #29
   170bc:	ldr	r6, [sp, #172]	; 0xac
   170c0:	adc	r1, r1, fp
   170c4:	adds	r4, r4, lr
   170c8:	adc	r6, r1, r6
   170cc:	ldr	r1, [sp, #116]	; 0x74
   170d0:	eor	r5, r5, r8
   170d4:	ldr	r9, [sp, #24]
   170d8:	eor	r1, r5, r1, lsr #6
   170dc:	adds	r5, r4, r7
   170e0:	ldr	r4, [sp, #32]
   170e4:	ldr	r7, [sp, #16]
   170e8:	adc	r1, r6, r1
   170ec:	eor	r4, r9, r4
   170f0:	lsr	r8, r7, #14
   170f4:	mov	r7, r1
   170f8:	ldr	r1, [sp, #16]
   170fc:	ldr	lr, [pc, #3488]	; 17ea4 <dcngettext@plt+0x6e8c>
   17100:	mov	fp, r5
   17104:	lsr	r6, r1, #18
   17108:	ldr	r1, [sp, #16]
   1710c:	ldr	r5, [pc, #3476]	; 17ea8 <dcngettext@plt+0x6e90>
   17110:	and	r1, r4, r1
   17114:	ldr	r4, [sp, #40]	; 0x28
   17118:	adds	lr, fp, lr
   1711c:	adc	r5, r7, r5
   17120:	orr	r6, r6, r4, lsl #14
   17124:	orr	r8, r8, r4, lsl #18
   17128:	str	r7, [sp, #124]	; 0x7c
   1712c:	ldr	r7, [sp, #36]	; 0x24
   17130:	eor	r8, r8, r6
   17134:	ldr	r6, [sp, #16]
   17138:	adds	lr, lr, r7
   1713c:	str	fp, [sp, #4]
   17140:	ldr	r7, [sp, #40]	; 0x28
   17144:	ldr	fp, [sp, #8]
   17148:	ldr	r4, [sp, #12]
   1714c:	eor	r1, r1, r9
   17150:	eor	r4, fp, r4
   17154:	lsl	r9, r6, #23
   17158:	orr	r9, r9, r7, lsr #9
   1715c:	and	r4, r4, r7
   17160:	mov	r6, r7
   17164:	ldr	r7, [sp, #20]
   17168:	lsr	r6, r6, #14
   1716c:	adc	r5, r5, r7
   17170:	adds	r1, r1, lr
   17174:	ldr	r7, [sp, #16]
   17178:	ldr	lr, [sp, #40]	; 0x28
   1717c:	eor	r8, r8, r9
   17180:	orr	r7, r6, r7, lsl #18
   17184:	lsr	r6, lr, #18
   17188:	ldr	lr, [sp, #16]
   1718c:	ldr	r9, [sp, #16]
   17190:	eor	r4, r4, fp
   17194:	orr	r6, r6, lr, lsl #14
   17198:	ldr	lr, [sp, #40]	; 0x28
   1719c:	ldr	fp, [sp, #100]	; 0x64
   171a0:	eor	r6, r6, r7
   171a4:	lsl	lr, lr, #23
   171a8:	orr	lr, lr, r9, lsr #9
   171ac:	adc	r4, r4, r5
   171b0:	eor	lr, lr, r6
   171b4:	adds	r1, r1, r8
   171b8:	adc	lr, r4, lr
   171bc:	lsr	r7, r2, #28
   171c0:	adds	r0, r0, r1
   171c4:	lsl	r5, r2, #30
   171c8:	orr	r7, r7, fp, lsl #4
   171cc:	mov	r4, fp
   171d0:	orr	r5, r5, fp, lsr #2
   171d4:	lsl	r8, r2, #25
   171d8:	str	r0, [sp, #20]
   171dc:	ldr	r0, [sp, #88]	; 0x58
   171e0:	eor	r5, r5, r7
   171e4:	lsr	r9, fp, #28
   171e8:	orr	r8, r8, fp, lsr #7
   171ec:	lsl	fp, fp, #30
   171f0:	orr	r6, r3, r2
   171f4:	orr	fp, fp, r2, lsr #2
   171f8:	orr	r9, r9, r2, lsl #4
   171fc:	eor	r8, r8, r5
   17200:	orr	r0, r0, r4
   17204:	ldr	r5, [sp, #84]	; 0x54
   17208:	lsl	r4, r4, #25
   1720c:	and	r7, r6, ip
   17210:	orr	r4, r4, r2, lsr #7
   17214:	and	r6, r3, r2
   17218:	eor	r9, r9, fp
   1721c:	adc	r5, r5, lr
   17220:	orr	r6, r7, r6
   17224:	eor	r9, r9, r4
   17228:	ldr	r4, [sp, #52]	; 0x34
   1722c:	ldr	fp, [sp, #132]	; 0x84
   17230:	adds	r8, r8, r6
   17234:	str	r5, [sp, #48]	; 0x30
   17238:	ldr	r6, [sp, #100]	; 0x64
   1723c:	ldr	r5, [sp, #88]	; 0x58
   17240:	lsr	r7, r4, #1
   17244:	and	r5, r5, r6
   17248:	mov	r6, r4
   1724c:	lsr	r4, r4, #8
   17250:	and	r0, r0, sl
   17254:	orr	r4, r4, fp, lsl #24
   17258:	orr	r7, r7, fp, lsl #31
   1725c:	eor	r7, r7, r4
   17260:	orr	r5, r0, r5
   17264:	lsr	r4, r6, #7
   17268:	lsr	r0, fp, #1
   1726c:	orr	r6, r0, r6, lsl #31
   17270:	orr	r4, r4, fp, lsl #25
   17274:	ldr	r0, [sp, #60]	; 0x3c
   17278:	eor	r4, r4, r7
   1727c:	ldr	r7, [sp, #52]	; 0x34
   17280:	adc	r5, r9, r5
   17284:	adds	r1, r8, r1
   17288:	lsr	r8, r0, #19
   1728c:	lsr	r0, fp, #8
   17290:	orr	r0, r0, r7, lsl #24
   17294:	ldr	r7, [sp, #60]	; 0x3c
   17298:	ldr	r9, [sp, #120]	; 0x78
   1729c:	adc	lr, r5, lr
   172a0:	eor	r0, r0, r6
   172a4:	ldr	r5, [sp, #60]	; 0x3c
   172a8:	lsl	r6, r7, #3
   172ac:	orr	r8, r8, r9, lsl #13
   172b0:	orr	r6, r6, r9, lsr #29
   172b4:	str	lr, [sp, #168]	; 0xa8
   172b8:	eor	lr, r8, r6
   172bc:	ldr	r6, [sp, #44]	; 0x2c
   172c0:	lsr	r7, r5, #6
   172c4:	adds	r4, r4, r6
   172c8:	lsr	r5, r9, #19
   172cc:	lsl	r6, r9, #3
   172d0:	orr	r7, r7, r9, lsl #26
   172d4:	ldr	r9, [sp, #60]	; 0x3c
   172d8:	eor	r7, r7, lr
   172dc:	eor	r0, r0, fp, lsr #7
   172e0:	orr	r8, r6, r9, lsr #29
   172e4:	orr	r5, r5, r9, lsl #13
   172e8:	ldr	r9, [sp, #128]	; 0x80
   172ec:	ldr	lr, [sp, #72]	; 0x48
   172f0:	adc	r0, r0, r9
   172f4:	ldr	r9, [sp, #176]	; 0xb0
   172f8:	adds	r4, r4, lr
   172fc:	adc	r6, r0, r9
   17300:	ldr	r0, [sp, #120]	; 0x78
   17304:	ldr	fp, [sp, #32]
   17308:	eor	r5, r5, r8
   1730c:	ldr	r9, [sp, #16]
   17310:	eor	r0, r5, r0, lsr #6
   17314:	adds	r5, r4, r7
   17318:	mov	r4, fp
   1731c:	eor	r4, r4, r9
   17320:	ldr	r9, [sp, #20]
   17324:	adc	r0, r6, r0
   17328:	ldr	lr, [pc, #2940]	; 17eac <dcngettext@plt+0x6e94>
   1732c:	mov	r7, r5
   17330:	lsr	r8, r9, #14
   17334:	mov	r9, r0
   17338:	ldr	r0, [sp, #20]
   1733c:	adds	lr, r7, lr
   17340:	str	r7, [sp, #84]	; 0x54
   17344:	ldr	r7, [sp, #48]	; 0x30
   17348:	lsr	r6, r0, #18
   1734c:	ldr	r0, [sp, #20]
   17350:	orr	r6, r6, r7, lsl #14
   17354:	orr	r8, r8, r7, lsl #18
   17358:	ldr	r5, [pc, #2896]	; 17eb0 <dcngettext@plt+0x6e98>
   1735c:	ldr	r7, [sp, #24]
   17360:	and	r0, r4, r0
   17364:	eor	r8, r8, r6
   17368:	ldr	r6, [sp, #20]
   1736c:	adc	r5, r9, r5
   17370:	eor	r0, r0, fp
   17374:	adds	lr, lr, r7
   17378:	ldr	fp, [sp, #12]
   1737c:	ldr	r7, [sp, #48]	; 0x30
   17380:	ldr	r4, [sp, #40]	; 0x28
   17384:	str	r9, [sp, #128]	; 0x80
   17388:	eor	r4, fp, r4
   1738c:	lsl	r9, r6, #23
   17390:	orr	r9, r9, r7, lsr #9
   17394:	and	r4, r4, r7
   17398:	mov	r6, r7
   1739c:	ldr	r7, [sp, #8]
   173a0:	lsr	r6, r6, #14
   173a4:	adc	r5, r5, r7
   173a8:	adds	r0, r0, lr
   173ac:	ldr	r7, [sp, #20]
   173b0:	ldr	lr, [sp, #48]	; 0x30
   173b4:	eor	r8, r8, r9
   173b8:	orr	r7, r6, r7, lsl #18
   173bc:	lsr	r6, lr, #18
   173c0:	ldr	lr, [sp, #20]
   173c4:	ldr	r9, [sp, #20]
   173c8:	eor	r4, r4, fp
   173cc:	orr	r6, r6, lr, lsl #14
   173d0:	ldr	lr, [sp, #48]	; 0x30
   173d4:	ldr	fp, [sp, #168]	; 0xa8
   173d8:	eor	r6, r6, r7
   173dc:	lsl	lr, lr, #23
   173e0:	orr	lr, lr, r9, lsr #9
   173e4:	adc	r4, r4, r5
   173e8:	eor	lr, lr, r6
   173ec:	adds	r0, r0, r8
   173f0:	adc	lr, r4, lr
   173f4:	lsr	r7, r1, #28
   173f8:	adds	ip, ip, r0
   173fc:	lsl	r5, r1, #30
   17400:	lsl	r8, r1, #25
   17404:	mov	r4, fp
   17408:	orr	r7, r7, fp, lsl #4
   1740c:	orr	r5, r5, fp, lsr #2
   17410:	lsr	r9, fp, #28
   17414:	orr	r8, r8, fp, lsr #7
   17418:	str	ip, [sp, #24]
   1741c:	lsl	fp, fp, #30
   17420:	ldr	ip, [sp, #100]	; 0x64
   17424:	eor	r5, r5, r7
   17428:	orr	fp, fp, r1, lsr #2
   1742c:	orr	r9, r9, r1, lsl #4
   17430:	eor	r8, r8, r5
   17434:	orr	ip, ip, r4
   17438:	ldr	r5, [sp, #88]	; 0x58
   1743c:	eor	r9, r9, fp
   17440:	mov	fp, r4
   17444:	lsl	r4, r4, #25
   17448:	orr	r4, r4, r1, lsr #7
   1744c:	and	ip, ip, r5
   17450:	eor	r9, r9, r4
   17454:	adc	r5, sl, lr
   17458:	ldr	r4, [sp, #136]	; 0x88
   1745c:	ldr	sl, [sp, #140]	; 0x8c
   17460:	orr	r6, r2, r1
   17464:	str	r5, [sp, #28]
   17468:	ldr	r5, [sp, #100]	; 0x64
   1746c:	and	r7, r6, r3
   17470:	and	r6, r2, r1
   17474:	orr	r6, r7, r6
   17478:	and	r5, r5, fp
   1747c:	lsr	r7, r4, #1
   17480:	mov	fp, r4
   17484:	lsr	r4, r4, #8
   17488:	orr	r4, r4, sl, lsl #24
   1748c:	orr	r7, r7, sl, lsl #31
   17490:	orr	r5, ip, r5
   17494:	lsr	ip, sl, #1
   17498:	adds	r8, r8, r6
   1749c:	eor	r7, r7, r4
   174a0:	orr	r6, ip, fp, lsl #31
   174a4:	lsr	r4, fp, #7
   174a8:	ldr	ip, [sp, #4]
   174ac:	adc	r5, r9, r5
   174b0:	orr	r4, r4, sl, lsl #25
   174b4:	mov	r9, sl
   174b8:	eor	r4, r4, r7
   174bc:	ldr	r7, [sp, #4]
   174c0:	adds	r0, r8, r0
   174c4:	ldr	sl, [sp, #124]	; 0x7c
   174c8:	lsr	r8, ip, #19
   174cc:	lsr	ip, r9, #8
   174d0:	orr	ip, ip, fp, lsl #24
   174d4:	eor	ip, ip, r6
   174d8:	lsl	r6, r7, #3
   174dc:	orr	r8, r8, sl, lsl #13
   174e0:	orr	r6, r6, sl, lsr #29
   174e4:	mov	fp, sl
   174e8:	eor	ip, ip, r9, lsr #7
   174ec:	adc	sl, r5, lr
   174f0:	ldr	r9, [sp, #4]
   174f4:	eor	lr, r8, r6
   174f8:	ldr	r6, [sp, #52]	; 0x34
   174fc:	lsr	r7, r7, #6
   17500:	adds	r4, r4, r6
   17504:	lsr	r5, fp, #19
   17508:	lsl	r6, fp, #3
   1750c:	orr	r7, r7, fp, lsl #26
   17510:	orr	r8, r6, r9, lsr #29
   17514:	ldr	fp, [sp, #132]	; 0x84
   17518:	eor	r7, r7, lr
   1751c:	orr	r5, r5, r9, lsl #13
   17520:	ldr	lr, [sp, #104]	; 0x68
   17524:	eor	r5, r5, r8
   17528:	ldr	r8, [sp, #180]	; 0xb4
   1752c:	adc	ip, ip, fp
   17530:	adds	r4, r4, lr
   17534:	adc	r6, ip, r8
   17538:	ldr	ip, [sp, #124]	; 0x7c
   1753c:	ldr	r9, [sp, #16]
   17540:	ldr	lr, [pc, #2412]	; 17eb4 <dcngettext@plt+0x6e9c>
   17544:	eor	ip, r5, ip, lsr #6
   17548:	adds	r5, r4, r7
   1754c:	ldr	r7, [sp, #24]
   17550:	adc	ip, r6, ip
   17554:	ldr	r4, [sp, #20]
   17558:	lsr	r8, r7, #14
   1755c:	mov	r7, ip
   17560:	ldr	ip, [sp, #24]
   17564:	eor	r4, r9, r4
   17568:	mov	fp, r5
   1756c:	lsr	r6, ip, #18
   17570:	ldr	ip, [sp, #24]
   17574:	ldr	r5, [pc, #2364]	; 17eb8 <dcngettext@plt+0x6ea0>
   17578:	and	ip, r4, ip
   1757c:	ldr	r4, [sp, #28]
   17580:	adds	lr, fp, lr
   17584:	adc	r5, r7, r5
   17588:	str	r7, [sp, #132]	; 0x84
   1758c:	ldr	r7, [sp, #32]
   17590:	orr	r6, r6, r4, lsl #14
   17594:	str	fp, [sp, #8]
   17598:	orr	r8, r8, r4, lsl #18
   1759c:	ldr	fp, [sp, #40]	; 0x28
   175a0:	ldr	r4, [sp, #48]	; 0x30
   175a4:	adds	lr, lr, r7
   175a8:	ldr	r7, [sp, #28]
   175ac:	eor	r4, fp, r4
   175b0:	and	r4, r4, r7
   175b4:	ldr	r7, [sp, #24]
   175b8:	eor	r8, r8, r6
   175bc:	ldr	r6, [sp, #28]
   175c0:	eor	ip, ip, r9
   175c4:	lsl	r9, r7, #23
   175c8:	orr	r9, r9, r6, lsr #9
   175cc:	ldr	r6, [sp, #12]
   175d0:	eor	r8, r8, r9
   175d4:	adc	r5, r5, r6
   175d8:	ldr	r6, [sp, #28]
   175dc:	adds	ip, ip, lr
   175e0:	ldr	lr, [sp, #28]
   175e4:	lsr	r6, r6, #14
   175e8:	orr	r7, r6, r7, lsl #18
   175ec:	lsr	r6, lr, #18
   175f0:	ldr	lr, [sp, #24]
   175f4:	ldr	r9, [sp, #24]
   175f8:	eor	r4, r4, fp
   175fc:	orr	r6, r6, lr, lsl #14
   17600:	ldr	lr, [sp, #28]
   17604:	adc	r4, r4, r5
   17608:	eor	r6, r6, r7
   1760c:	lsl	lr, lr, #23
   17610:	lsr	r7, r0, #28
   17614:	orr	lr, lr, r9, lsr #9
   17618:	lsl	r5, r0, #30
   1761c:	orr	r7, r7, sl, lsl #4
   17620:	orr	r5, r5, sl, lsr #2
   17624:	eor	lr, lr, r6
   17628:	orr	r6, r1, r0
   1762c:	adds	ip, ip, r8
   17630:	eor	r5, r5, r7
   17634:	lsl	r8, r0, #25
   17638:	and	r7, r6, r2
   1763c:	and	r6, r1, r0
   17640:	adc	lr, r4, lr
   17644:	orr	r6, r7, r6
   17648:	adds	r3, r3, ip
   1764c:	ldr	r7, [sp, #168]	; 0xa8
   17650:	lsr	r9, sl, #28
   17654:	orr	r8, r8, sl, lsr #7
   17658:	lsl	fp, sl, #30
   1765c:	orr	fp, fp, r0, lsr #2
   17660:	orr	r9, r9, r0, lsl #4
   17664:	str	r3, [sp, #32]
   17668:	eor	r8, r8, r5
   1766c:	lsl	r4, sl, #25
   17670:	ldr	r5, [sp, #100]	; 0x64
   17674:	orr	r3, r7, sl
   17678:	orr	r4, r4, r0, lsr #7
   1767c:	eor	r9, r9, fp
   17680:	and	r3, r3, r5
   17684:	eor	r9, r9, r4
   17688:	ldr	r5, [sp, #88]	; 0x58
   1768c:	ldr	r4, [sp, #76]	; 0x4c
   17690:	ldr	fp, [sp, #144]	; 0x90
   17694:	adc	r5, r5, lr
   17698:	str	r5, [sp, #36]	; 0x24
   1769c:	adds	r8, r8, r6
   176a0:	lsr	r5, r4, #1
   176a4:	mov	r6, r4
   176a8:	lsr	r4, r4, #8
   176ac:	orr	r4, r4, fp, lsl #24
   176b0:	orr	r5, r5, fp, lsl #31
   176b4:	and	r7, r7, sl
   176b8:	eor	r5, r5, r4
   176bc:	orr	r7, r3, r7
   176c0:	lsr	r4, r6, #7
   176c4:	lsr	r3, fp, #1
   176c8:	orr	r6, r3, r6, lsl #31
   176cc:	orr	r4, r4, fp, lsl #25
   176d0:	ldr	r3, [sp, #84]	; 0x54
   176d4:	eor	r4, r4, r5
   176d8:	ldr	r5, [sp, #76]	; 0x4c
   176dc:	adc	r7, r9, r7
   176e0:	adds	ip, r8, ip
   176e4:	lsr	r8, r3, #19
   176e8:	lsr	r3, fp, #8
   176ec:	orr	r3, r3, r5, lsl #24
   176f0:	ldr	r5, [sp, #84]	; 0x54
   176f4:	ldr	r9, [sp, #128]	; 0x80
   176f8:	eor	r3, r3, r6
   176fc:	lsl	r5, r5, #3
   17700:	mov	r6, r9
   17704:	orr	r8, r8, r9, lsl #13
   17708:	orr	r5, r5, r9, lsr #29
   1770c:	ldr	r9, [sp, #84]	; 0x54
   17710:	adc	lr, r7, lr
   17714:	str	lr, [sp, #108]	; 0x6c
   17718:	lsr	r7, r9, #6
   1771c:	eor	lr, r8, r5
   17720:	ldr	r8, [sp, #136]	; 0x88
   17724:	lsr	r5, r6, #19
   17728:	orr	r7, r7, r6, lsl #26
   1772c:	lsl	r6, r6, #3
   17730:	adds	r4, r4, r8
   17734:	eor	r7, r7, lr
   17738:	orr	r8, r6, r9, lsr #29
   1773c:	ldr	lr, [sp, #56]	; 0x38
   17740:	orr	r5, r5, r9, lsl #13
   17744:	ldr	r9, [sp, #140]	; 0x8c
   17748:	eor	r3, r3, fp, lsr #7
   1774c:	ldr	r6, [sp, #184]	; 0xb8
   17750:	adc	r3, r3, r9
   17754:	adds	r4, r4, lr
   17758:	adc	r6, r3, r6
   1775c:	ldr	r3, [sp, #128]	; 0x80
   17760:	eor	r5, r5, r8
   17764:	ldr	fp, [sp, #20]
   17768:	eor	r3, r5, r3, lsr #6
   1776c:	adds	r5, r4, r7
   17770:	adc	r3, r6, r3
   17774:	ldr	r8, [sp, #24]
   17778:	mov	r9, r3
   1777c:	mov	r4, fp
   17780:	ldr	r3, [sp, #32]
   17784:	ldr	lr, [pc, #1840]	; 17ebc <dcngettext@plt+0x6ea4>
   17788:	mov	r7, r5
   1778c:	eor	r4, r4, r8
   17790:	ldr	r8, [sp, #32]
   17794:	adds	lr, r7, lr
   17798:	str	r7, [sp, #88]	; 0x58
   1779c:	ldr	r7, [sp, #36]	; 0x24
   177a0:	lsr	r6, r3, #18
   177a4:	ldr	r3, [sp, #32]
   177a8:	lsr	r8, r8, #14
   177ac:	orr	r6, r6, r7, lsl #14
   177b0:	and	r3, r4, r3
   177b4:	orr	r8, r8, r7, lsl #18
   177b8:	ldr	r5, [pc, #1792]	; 17ec0 <dcngettext@plt+0x6ea8>
   177bc:	ldr	r7, [sp, #16]
   177c0:	eor	r3, r3, fp
   177c4:	ldr	r4, [sp, #28]
   177c8:	ldr	fp, [sp, #48]	; 0x30
   177cc:	adc	r5, r9, r5
   177d0:	adds	lr, lr, r7
   177d4:	ldr	r7, [sp, #36]	; 0x24
   177d8:	eor	r4, fp, r4
   177dc:	and	r4, r4, r7
   177e0:	ldr	r7, [sp, #32]
   177e4:	str	r9, [sp, #136]	; 0x88
   177e8:	eor	r8, r8, r6
   177ec:	lsl	r9, r7, #23
   177f0:	ldr	r7, [sp, #40]	; 0x28
   177f4:	ldr	r6, [sp, #36]	; 0x24
   177f8:	adc	r5, r5, r7
   177fc:	adds	r3, r3, lr
   17800:	ldr	r7, [sp, #32]
   17804:	ldr	lr, [sp, #36]	; 0x24
   17808:	orr	r9, r9, r6, lsr #9
   1780c:	lsr	r6, r6, #14
   17810:	orr	r7, r6, r7, lsl #18
   17814:	lsr	r6, lr, #18
   17818:	ldr	lr, [sp, #32]
   1781c:	eor	r8, r8, r9
   17820:	eor	r4, r4, fp
   17824:	orr	r6, r6, lr, lsl #14
   17828:	ldr	lr, [sp, #36]	; 0x24
   1782c:	ldr	fp, [sp, #108]	; 0x6c
   17830:	ldr	r9, [sp, #32]
   17834:	adc	r4, r4, r5
   17838:	eor	r6, r6, r7
   1783c:	lsl	r5, ip, #30
   17840:	lsr	r7, ip, #28
   17844:	lsl	lr, lr, #23
   17848:	adds	r3, r3, r8
   1784c:	orr	r7, r7, fp, lsl #4
   17850:	orr	lr, lr, r9, lsr #9
   17854:	orr	r5, r5, fp, lsr #2
   17858:	lsl	r8, ip, #25
   1785c:	eor	r5, r5, r7
   17860:	eor	lr, lr, r6
   17864:	orr	r8, r8, fp, lsr #7
   17868:	adc	lr, r4, lr
   1786c:	eor	r8, r8, r5
   17870:	adds	r2, r2, r3
   17874:	mov	r4, fp
   17878:	ldr	r5, [sp, #168]	; 0xa8
   1787c:	str	r2, [sp, #40]	; 0x28
   17880:	orr	r6, r0, ip
   17884:	orr	r2, sl, r4
   17888:	lsr	r9, fp, #28
   1788c:	lsl	fp, fp, #30
   17890:	and	r7, r6, r1
   17894:	orr	fp, fp, ip, lsr #2
   17898:	and	r6, r0, ip
   1789c:	and	r2, r2, r5
   178a0:	orr	r9, r9, ip, lsl #4
   178a4:	ldr	r5, [sp, #100]	; 0x64
   178a8:	lsl	r4, r4, #25
   178ac:	orr	r6, r7, r6
   178b0:	orr	r4, r4, ip, lsr #7
   178b4:	eor	r9, r9, fp
   178b8:	adc	r5, r5, lr
   178bc:	eor	r9, r9, r4
   178c0:	adds	r8, r8, r6
   178c4:	ldr	r4, [sp, #64]	; 0x40
   178c8:	ldr	r6, [sp, #64]	; 0x40
   178cc:	ldr	fp, [sp, #148]	; 0x94
   178d0:	str	r5, [sp, #44]	; 0x2c
   178d4:	ldr	r5, [sp, #108]	; 0x6c
   178d8:	lsr	r7, r4, #1
   178dc:	lsr	r4, r6, #8
   178e0:	orr	r4, r4, fp, lsl #24
   178e4:	orr	r7, r7, fp, lsl #31
   178e8:	and	r5, sl, r5
   178ec:	eor	r7, r7, r4
   178f0:	orr	r5, r2, r5
   178f4:	lsr	r4, r6, #7
   178f8:	lsr	r2, fp, #1
   178fc:	orr	r6, r2, r6, lsl #31
   17900:	orr	r4, r4, fp, lsl #25
   17904:	ldr	r2, [sp, #8]
   17908:	adc	r5, r9, r5
   1790c:	eor	r4, r4, r7
   17910:	mov	r9, fp
   17914:	ldr	r7, [sp, #64]	; 0x40
   17918:	adds	r3, r8, r3
   1791c:	lsr	r8, r2, #19
   17920:	lsr	r2, r9, #8
   17924:	orr	r2, r2, r7, lsl #24
   17928:	ldr	r7, [sp, #8]
   1792c:	ldr	fp, [sp, #132]	; 0x84
   17930:	adc	lr, r5, lr
   17934:	eor	r2, r2, r6
   17938:	ldr	r5, [sp, #8]
   1793c:	lsl	r6, r7, #3
   17940:	orr	r8, r8, fp, lsl #13
   17944:	orr	r6, r6, fp, lsr #29
   17948:	str	lr, [sp, #100]	; 0x64
   1794c:	eor	lr, r8, r6
   17950:	ldr	r6, [sp, #76]	; 0x4c
   17954:	lsr	r7, r5, #6
   17958:	adds	r4, r4, r6
   1795c:	lsr	r5, fp, #19
   17960:	lsl	r6, fp, #3
   17964:	orr	r7, r7, fp, lsl #26
   17968:	ldr	fp, [sp, #8]
   1796c:	eor	r7, r7, lr
   17970:	ldr	lr, [sp]
   17974:	orr	r8, r6, fp, lsr #29
   17978:	orr	r5, r5, fp, lsl #13
   1797c:	ldr	fp, [sp, #144]	; 0x90
   17980:	eor	r5, r5, r8
   17984:	eor	r2, r2, r9, lsr #7
   17988:	ldr	r8, [sp, #112]	; 0x70
   1798c:	adc	r2, r2, fp
   17990:	adds	r4, r4, lr
   17994:	adc	r6, r2, r8
   17998:	ldr	r2, [sp, #132]	; 0x84
   1799c:	ldr	r9, [sp, #24]
   179a0:	ldr	lr, [pc, #1308]	; 17ec4 <dcngettext@plt+0x6eac>
   179a4:	eor	r2, r5, r2, lsr #6
   179a8:	adds	r5, r4, r7
   179ac:	ldr	r7, [sp, #40]	; 0x28
   179b0:	adc	r2, r6, r2
   179b4:	ldr	r4, [sp, #32]
   179b8:	lsr	r8, r7, #14
   179bc:	mov	r7, r2
   179c0:	ldr	r2, [sp, #40]	; 0x28
   179c4:	eor	r4, r9, r4
   179c8:	mov	fp, r5
   179cc:	lsr	r6, r2, #18
   179d0:	ldr	r2, [sp, #40]	; 0x28
   179d4:	ldr	r5, [pc, #1260]	; 17ec8 <dcngettext@plt+0x6eb0>
   179d8:	and	r2, r4, r2
   179dc:	ldr	r4, [sp, #44]	; 0x2c
   179e0:	adds	lr, fp, lr
   179e4:	adc	r5, r7, r5
   179e8:	str	fp, [sp, #12]
   179ec:	str	r7, [sp, #140]	; 0x8c
   179f0:	ldr	r7, [sp, #20]
   179f4:	ldr	fp, [sp, #28]
   179f8:	orr	r6, r6, r4, lsl #14
   179fc:	orr	r8, r8, r4, lsl #18
   17a00:	ldr	r4, [sp, #36]	; 0x24
   17a04:	adds	lr, lr, r7
   17a08:	ldr	r7, [sp, #44]	; 0x2c
   17a0c:	eor	r4, fp, r4
   17a10:	and	r4, r4, r7
   17a14:	ldr	r7, [sp, #40]	; 0x28
   17a18:	eor	r2, r2, r9
   17a1c:	eor	r8, r8, r6
   17a20:	lsl	r9, r7, #23
   17a24:	ldr	r7, [sp, #48]	; 0x30
   17a28:	ldr	r6, [sp, #44]	; 0x2c
   17a2c:	adc	r5, r5, r7
   17a30:	adds	r2, r2, lr
   17a34:	ldr	r7, [sp, #40]	; 0x28
   17a38:	ldr	lr, [sp, #44]	; 0x2c
   17a3c:	orr	r9, r9, r6, lsr #9
   17a40:	lsr	r6, r6, #14
   17a44:	orr	r7, r6, r7, lsl #18
   17a48:	lsr	r6, lr, #18
   17a4c:	ldr	lr, [sp, #40]	; 0x28
   17a50:	eor	r4, r4, fp
   17a54:	ldr	fp, [sp, #40]	; 0x28
   17a58:	orr	r6, r6, lr, lsl #14
   17a5c:	ldr	lr, [sp, #44]	; 0x2c
   17a60:	eor	r8, r8, r9
   17a64:	eor	r6, r6, r7
   17a68:	lsl	lr, lr, #23
   17a6c:	orr	lr, lr, fp, lsr #9
   17a70:	ldr	fp, [sp, #100]	; 0x64
   17a74:	adc	r4, r4, r5
   17a78:	eor	lr, lr, r6
   17a7c:	adds	r2, r2, r8
   17a80:	adc	lr, r4, lr
   17a84:	lsr	r7, r3, #28
   17a88:	adds	r1, r1, r2
   17a8c:	lsl	r5, r3, #30
   17a90:	orr	r7, r7, fp, lsl #4
   17a94:	mov	r4, fp
   17a98:	orr	r5, r5, fp, lsr #2
   17a9c:	lsl	r8, r3, #25
   17aa0:	str	r1, [sp, #48]	; 0x30
   17aa4:	ldr	r1, [sp, #108]	; 0x6c
   17aa8:	eor	r5, r5, r7
   17aac:	lsr	r9, fp, #28
   17ab0:	orr	r8, r8, fp, lsr #7
   17ab4:	lsl	fp, fp, #30
   17ab8:	orr	r6, ip, r3
   17abc:	orr	fp, fp, r3, lsr #2
   17ac0:	orr	r9, r9, r3, lsl #4
   17ac4:	eor	r8, r8, r5
   17ac8:	orr	r1, r1, r4
   17acc:	ldr	r5, [sp, #168]	; 0xa8
   17ad0:	lsl	r4, r4, #25
   17ad4:	and	r7, r6, r0
   17ad8:	orr	r4, r4, r3, lsr #7
   17adc:	and	r6, ip, r3
   17ae0:	eor	r9, r9, fp
   17ae4:	adc	r5, r5, lr
   17ae8:	orr	r6, r7, r6
   17aec:	eor	r9, r9, r4
   17af0:	ldr	r4, [sp, #92]	; 0x5c
   17af4:	ldr	fp, [sp, #152]	; 0x98
   17af8:	adds	r8, r8, r6
   17afc:	str	r5, [sp, #52]	; 0x34
   17b00:	ldr	r6, [sp, #100]	; 0x64
   17b04:	ldr	r5, [sp, #108]	; 0x6c
   17b08:	lsr	r7, r4, #1
   17b0c:	and	r5, r5, r6
   17b10:	mov	r6, r4
   17b14:	lsr	r4, r4, #8
   17b18:	and	r1, r1, sl
   17b1c:	orr	r4, r4, fp, lsl #24
   17b20:	orr	r7, r7, fp, lsl #31
   17b24:	eor	r7, r7, r4
   17b28:	orr	r5, r1, r5
   17b2c:	lsr	r4, r6, #7
   17b30:	lsr	r1, fp, #1
   17b34:	orr	r6, r1, r6, lsl #31
   17b38:	orr	r4, r4, fp, lsl #25
   17b3c:	ldr	r1, [sp, #88]	; 0x58
   17b40:	eor	r4, r4, r7
   17b44:	ldr	r7, [sp, #92]	; 0x5c
   17b48:	adc	r5, r9, r5
   17b4c:	adds	r2, r8, r2
   17b50:	lsr	r8, r1, #19
   17b54:	lsr	r1, fp, #8
   17b58:	orr	r1, r1, r7, lsl #24
   17b5c:	ldr	r7, [sp, #88]	; 0x58
   17b60:	ldr	r9, [sp, #136]	; 0x88
   17b64:	adc	lr, r5, lr
   17b68:	ldr	r5, [sp, #88]	; 0x58
   17b6c:	eor	r1, r1, r6
   17b70:	lsl	r6, r7, #3
   17b74:	orr	r8, r8, r9, lsl #13
   17b78:	orr	r6, r6, r9, lsr #29
   17b7c:	str	lr, [sp, #188]	; 0xbc
   17b80:	lsr	r7, r5, #6
   17b84:	eor	lr, r8, r6
   17b88:	ldr	r6, [sp, #64]	; 0x40
   17b8c:	ldr	r8, [sp, #88]	; 0x58
   17b90:	orr	r7, r7, r9, lsl #26
   17b94:	adds	r4, r4, r6
   17b98:	eor	r7, r7, lr
   17b9c:	lsl	r6, r9, #3
   17ba0:	ldr	lr, [sp, #80]	; 0x50
   17ba4:	lsr	r5, r9, #19
   17ba8:	ldr	r9, [sp, #148]	; 0x94
   17bac:	eor	r1, r1, fp, lsr #7
   17bb0:	orr	r5, r5, r8, lsl #13
   17bb4:	orr	r8, r6, r8, lsr #29
   17bb8:	ldr	r6, [sp, #116]	; 0x74
   17bbc:	adc	r1, r1, r9
   17bc0:	adds	r4, r4, lr
   17bc4:	adc	r6, r1, r6
   17bc8:	ldr	r1, [sp, #136]	; 0x88
   17bcc:	eor	r5, r5, r8
   17bd0:	ldr	lr, [pc, #756]	; 17ecc <dcngettext@plt+0x6eb4>
   17bd4:	eor	r1, r5, r1, lsr #6
   17bd8:	adds	r5, r4, r7
   17bdc:	ldr	r7, [sp, #48]	; 0x30
   17be0:	adc	r1, r6, r1
   17be4:	mov	r9, r5
   17be8:	ldr	fp, [sp, #32]
   17bec:	ldr	r4, [sp, #40]	; 0x28
   17bf0:	lsr	r8, r7, #14
   17bf4:	mov	r7, r1
   17bf8:	ldr	r1, [sp, #48]	; 0x30
   17bfc:	adds	lr, r9, lr
   17c00:	str	r9, [sp, #64]	; 0x40
   17c04:	ldr	r9, [sp, #48]	; 0x30
   17c08:	eor	r4, fp, r4
   17c0c:	lsr	r6, r1, #18
   17c10:	ldr	r5, [pc, #696]	; 17ed0 <dcngettext@plt+0x6eb8>
   17c14:	and	r1, r4, r9
   17c18:	ldr	r4, [sp, #52]	; 0x34
   17c1c:	adc	r5, r7, r5
   17c20:	str	r7, [sp, #144]	; 0x90
   17c24:	ldr	r7, [sp, #24]
   17c28:	orr	r6, r6, r4, lsl #14
   17c2c:	orr	r8, r8, r4, lsl #18
   17c30:	eor	r1, r1, fp
   17c34:	ldr	r4, [sp, #44]	; 0x2c
   17c38:	ldr	fp, [sp, #36]	; 0x24
   17c3c:	adds	lr, lr, r7
   17c40:	ldr	r7, [sp, #52]	; 0x34
   17c44:	eor	r4, fp, r4
   17c48:	and	r4, r4, r7
   17c4c:	ldr	r7, [sp, #28]
   17c50:	eor	r8, r8, r6
   17c54:	ldr	r6, [sp, #52]	; 0x34
   17c58:	adc	r5, r5, r7
   17c5c:	adds	r1, r1, lr
   17c60:	ldr	r7, [sp, #48]	; 0x30
   17c64:	ldr	lr, [sp, #52]	; 0x34
   17c68:	lsl	r9, r9, #23
   17c6c:	orr	r9, r9, r6, lsr #9
   17c70:	lsr	r6, r6, #14
   17c74:	orr	r7, r6, r7, lsl #18
   17c78:	lsr	r6, lr, #18
   17c7c:	ldr	lr, [sp, #48]	; 0x30
   17c80:	eor	r8, r8, r9
   17c84:	ldr	r9, [sp, #48]	; 0x30
   17c88:	orr	r6, r6, lr, lsl #14
   17c8c:	ldr	lr, [sp, #52]	; 0x34
   17c90:	eor	r6, r6, r7
   17c94:	eor	r4, r4, fp
   17c98:	lsl	lr, lr, #23
   17c9c:	ldr	fp, [sp, #188]	; 0xbc
   17ca0:	orr	lr, lr, r9, lsr #9
   17ca4:	adc	r4, r4, r5
   17ca8:	eor	lr, lr, r6
   17cac:	adds	r1, r1, r8
   17cb0:	adc	lr, r4, lr
   17cb4:	lsr	r7, r2, #28
   17cb8:	adds	r0, r0, r1
   17cbc:	lsl	r5, r2, #30
   17cc0:	lsl	r8, r2, #25
   17cc4:	mov	r4, fp
   17cc8:	orr	r7, r7, fp, lsl #4
   17ccc:	orr	r5, r5, fp, lsr #2
   17cd0:	lsr	r9, fp, #28
   17cd4:	orr	r8, r8, fp, lsr #7
   17cd8:	str	r0, [sp, #24]
   17cdc:	lsl	fp, fp, #30
   17ce0:	ldr	r0, [sp, #100]	; 0x64
   17ce4:	eor	r5, r5, r7
   17ce8:	orr	fp, fp, r2, lsr #2
   17cec:	orr	r9, r9, r2, lsl #4
   17cf0:	eor	r8, r8, r5
   17cf4:	orr	r0, r0, r4
   17cf8:	ldr	r5, [sp, #108]	; 0x6c
   17cfc:	eor	r9, r9, fp
   17d00:	mov	fp, r4
   17d04:	lsl	r4, r4, #25
   17d08:	orr	r4, r4, r2, lsr #7
   17d0c:	and	r0, r0, r5
   17d10:	eor	r9, r9, r4
   17d14:	adc	r5, sl, lr
   17d18:	ldr	r4, [sp, #156]	; 0x9c
   17d1c:	ldr	sl, [sp, #160]	; 0xa0
   17d20:	orr	r6, r3, r2
   17d24:	str	r5, [sp, #28]
   17d28:	ldr	r5, [sp, #100]	; 0x64
   17d2c:	and	r7, r6, ip
   17d30:	and	r6, r3, r2
   17d34:	orr	r6, r7, r6
   17d38:	and	r5, r5, fp
   17d3c:	lsr	r7, r4, #1
   17d40:	mov	fp, r4
   17d44:	lsr	r4, r4, #8
   17d48:	orr	r4, r4, sl, lsl #24
   17d4c:	orr	r7, r7, sl, lsl #31
   17d50:	orr	r5, r0, r5
   17d54:	lsr	r0, sl, #1
   17d58:	adds	r8, r8, r6
   17d5c:	eor	r7, r7, r4
   17d60:	orr	r6, r0, fp, lsl #31
   17d64:	lsr	r4, fp, #7
   17d68:	ldr	r0, [sp, #12]
   17d6c:	adc	r5, r9, r5
   17d70:	orr	r4, r4, sl, lsl #25
   17d74:	mov	r9, sl
   17d78:	eor	r4, r4, r7
   17d7c:	ldr	r7, [sp, #12]
   17d80:	adds	r1, r8, r1
   17d84:	ldr	sl, [sp, #140]	; 0x8c
   17d88:	lsr	r8, r0, #19
   17d8c:	lsr	r0, r9, #8
   17d90:	orr	r0, r0, fp, lsl #24
   17d94:	eor	r0, r0, r6
   17d98:	lsl	r6, r7, #3
   17d9c:	orr	r8, r8, sl, lsl #13
   17da0:	orr	r6, r6, sl, lsr #29
   17da4:	mov	fp, sl
   17da8:	adc	sl, r5, lr
   17dac:	eor	lr, r8, r6
   17db0:	ldr	r5, [sp, #12]
   17db4:	ldr	r8, [sp, #92]	; 0x5c
   17db8:	lsl	r6, fp, #3
   17dbc:	adds	r4, r4, r8
   17dc0:	ldr	r8, [sp, #12]
   17dc4:	lsr	r7, r5, #6
   17dc8:	orr	r7, r7, fp, lsl #26
   17dcc:	lsr	r5, fp, #19
   17dd0:	eor	r7, r7, lr
   17dd4:	ldr	fp, [sp, #152]	; 0x98
   17dd8:	ldr	lr, [sp, #60]	; 0x3c
   17ddc:	orr	r5, r5, r8, lsl #13
   17de0:	orr	r8, r6, r8, lsr #29
   17de4:	eor	r5, r5, r8
   17de8:	eor	r0, r0, r9, lsr #7
   17dec:	ldr	r8, [sp, #120]	; 0x78
   17df0:	adc	r0, r0, fp
   17df4:	adds	r4, r4, lr
   17df8:	adc	r6, r0, r8
   17dfc:	ldr	r0, [sp, #140]	; 0x8c
   17e00:	ldr	r9, [sp, #40]	; 0x28
   17e04:	ldr	lr, [pc, #200]	; 17ed4 <dcngettext@plt+0x6ebc>
   17e08:	eor	r0, r5, r0, lsr #6
   17e0c:	adds	r5, r4, r7
   17e10:	ldr	r7, [sp, #24]
   17e14:	ldr	r4, [sp, #48]	; 0x30
   17e18:	mov	fp, r5
   17e1c:	lsr	r8, r7, #14
   17e20:	adc	r7, r6, r0
   17e24:	ldr	r0, [sp, #24]
   17e28:	eor	r4, r9, r4
   17e2c:	ldr	r5, [pc, #164]	; 17ed8 <dcngettext@plt+0x6ec0>
   17e30:	lsr	r6, r0, #18
   17e34:	ldr	r0, [sp, #24]
   17e38:	adds	lr, fp, lr
   17e3c:	and	r0, r4, r0
   17e40:	ldr	r4, [sp, #28]
   17e44:	adc	r5, r7, r5
   17e48:	str	r7, [sp, #148]	; 0x94
   17e4c:	ldr	r7, [sp, #32]
   17e50:	orr	r6, r6, r4, lsl #14
   17e54:	str	fp, [sp, #16]
   17e58:	orr	r8, r8, r4, lsl #18
   17e5c:	ldr	fp, [sp, #44]	; 0x2c
   17e60:	ldr	r4, [sp, #52]	; 0x34
   17e64:	adds	lr, lr, r7
   17e68:	ldr	r7, [sp, #28]
   17e6c:	eor	r4, fp, r4
   17e70:	and	r4, r4, r7
   17e74:	ldr	r7, [sp, #24]
   17e78:	eor	r0, r0, r9
   17e7c:	eor	r8, r8, r6
   17e80:	lsl	r9, r7, #23
   17e84:	ldr	r7, [sp, #36]	; 0x24
   17e88:	ldr	r6, [sp, #28]
   17e8c:	adc	r5, r5, r7
   17e90:	adds	r0, r0, lr
   17e94:	ldr	r7, [sp, #24]
   17e98:	b	17f14 <dcngettext@plt+0x6efc>
   17e9c:	bpl	ff122a58 <stdout@@GLIBC_2.4+0xff0ef8f4>
   17ea0:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   17ea4:	ldcls	3, cr11, [r5, #892]	; 0x37c
   17ea8:	teqpl	r8, #1216	; 0x4c0
   17eac:	blhi	febf0e2c <stdout@@GLIBC_2.4+0xfebbdcc8>
   17eb0:	strvs	r7, [sl, #-852]	; 0xfffffcac
   17eb4:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   17eb8:			; <UNDEFINED> instruction: 0x766a0abb
   17ebc:	strbmi	sl, [sp, r6, ror #29]!
   17ec0:	bichi	ip, r2, lr, lsr #18
   17ec4:	strne	r3, [r2], #1339	; 0x53b
   17ec8:	rsbsls	r2, r2, #34048	; 0x8500
   17ecc:	ldclmi	3, cr0, [r1], #400	; 0x190
   17ed0:	adcsge	lr, pc, #10551296	; 0xa10000
   17ed4:	mcrrlt	0, 0, r3, r2, cr1
   17ed8:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   17edc:	smlalsle	r9, r8, r1, r7
   17ee0:	subgt	r8, fp, #112, 22	; 0x1c000
   17ee4:			; <UNDEFINED> instruction: 0x0654be30
   17ee8:	strbgt	r5, [ip, -r3, lsr #3]!
   17eec:	usatle	r5, #15, r8, lsl #4
   17ef0:	orrsle	lr, r2, r9, lsl r8
   17ef4:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   17ef8:	ldrle	r0, [r9], r4, lsr #12
   17efc:	ldrbpl	r2, [r1, -sl, lsr #32]!
   17f00:	vst3.32	{d3,d5,d7}, [lr], r5
   17f04:	adcscc	sp, fp, #184, 2	; 0x2e
   17f08:	rsbne	sl, sl, r0, ror r0
   17f0c:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   17f10:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   17f14:	ldr	lr, [sp, #28]
   17f18:	orr	r9, r9, r6, lsr #9
   17f1c:	lsr	r6, r6, #14
   17f20:	orr	r7, r6, r7, lsl #18
   17f24:	lsr	r6, lr, #18
   17f28:	ldr	lr, [sp, #24]
   17f2c:	eor	r8, r8, r9
   17f30:	ldr	r9, [sp, #24]
   17f34:	orr	r6, r6, lr, lsl #14
   17f38:	ldr	lr, [sp, #28]
   17f3c:	eor	r6, r6, r7
   17f40:	eor	r4, r4, fp
   17f44:	lsl	lr, lr, #23
   17f48:	orr	lr, lr, r9, lsr #9
   17f4c:	adc	r4, r4, r5
   17f50:	lsr	r7, r1, #28
   17f54:	adds	r0, r0, r8
   17f58:	lsl	r5, r1, #30
   17f5c:	eor	lr, lr, r6
   17f60:	adc	lr, r4, lr
   17f64:	orr	r7, r7, sl, lsl #4
   17f68:	adds	ip, ip, r0
   17f6c:	orr	r5, r5, sl, lsr #2
   17f70:	lsl	r8, r1, #25
   17f74:	eor	r5, r5, r7
   17f78:	orr	r8, r8, sl, lsr #7
   17f7c:	str	ip, [sp, #32]
   17f80:	ldr	ip, [sp, #188]	; 0xbc
   17f84:	eor	r8, r8, r5
   17f88:	ldr	r5, [sp, #100]	; 0x64
   17f8c:	lsr	r9, sl, #28
   17f90:	lsl	fp, sl, #30
   17f94:	orr	ip, ip, sl
   17f98:	orr	fp, fp, r1, lsr #2
   17f9c:	and	ip, ip, r5
   17fa0:	orr	r9, r9, r1, lsl #4
   17fa4:	lsl	r4, sl, #25
   17fa8:	ldr	r5, [sp, #108]	; 0x6c
   17fac:	orr	r4, r4, r1, lsr #7
   17fb0:	eor	r9, r9, fp
   17fb4:	orr	r6, r2, r1
   17fb8:	adc	r5, r5, lr
   17fbc:	eor	r9, r9, r4
   17fc0:	ldr	r4, [sp, #96]	; 0x60
   17fc4:	and	r7, r6, r3
   17fc8:	str	r5, [sp, #36]	; 0x24
   17fcc:	and	r6, r2, r1
   17fd0:	ldr	fp, [sp, #164]	; 0xa4
   17fd4:	orr	r6, r7, r6
   17fd8:	ldr	r5, [sp, #188]	; 0xbc
   17fdc:	adds	r8, r8, r6
   17fe0:	lsr	r7, r4, #1
   17fe4:	mov	r6, r4
   17fe8:	lsr	r4, r4, #8
   17fec:	orr	r4, r4, fp, lsl #24
   17ff0:	orr	r7, r7, fp, lsl #31
   17ff4:	and	r5, r5, sl
   17ff8:	eor	r7, r7, r4
   17ffc:	orr	r5, ip, r5
   18000:	lsr	r4, r6, #7
   18004:	lsr	ip, fp, #1
   18008:	orr	r6, ip, r6, lsl #31
   1800c:	orr	r4, r4, fp, lsl #25
   18010:	ldr	ip, [sp, #64]	; 0x40
   18014:	eor	r4, r4, r7
   18018:	ldr	r7, [sp, #96]	; 0x60
   1801c:	adc	r5, r9, r5
   18020:	adds	r0, r8, r0
   18024:	lsr	r8, ip, #19
   18028:	lsr	ip, fp, #8
   1802c:	orr	ip, ip, r7, lsl #24
   18030:	ldr	r7, [sp, #64]	; 0x40
   18034:	ldr	r9, [sp, #144]	; 0x90
   18038:	adc	lr, r5, lr
   1803c:	ldr	r5, [sp, #64]	; 0x40
   18040:	eor	ip, ip, r6
   18044:	lsl	r6, r7, #3
   18048:	orr	r8, r8, r9, lsl #13
   1804c:	orr	r6, r6, r9, lsr #29
   18050:	str	lr, [sp, #108]	; 0x6c
   18054:	lsr	r7, r5, #6
   18058:	eor	lr, r8, r6
   1805c:	ldr	r8, [sp, #156]	; 0x9c
   18060:	lsl	r6, r9, #3
   18064:	lsr	r5, r9, #19
   18068:	orr	r7, r7, r9, lsl #26
   1806c:	ldr	r9, [sp, #160]	; 0xa0
   18070:	adds	r4, r4, r8
   18074:	eor	r7, r7, lr
   18078:	ldr	r8, [sp, #64]	; 0x40
   1807c:	ldr	lr, [sp, #4]
   18080:	eor	ip, ip, fp, lsr #7
   18084:	adc	ip, ip, r9
   18088:	ldr	r9, [sp, #124]	; 0x7c
   1808c:	adds	r4, r4, lr
   18090:	orr	r5, r5, r8, lsl #13
   18094:	orr	r8, r6, r8, lsr #29
   18098:	adc	r6, ip, r9
   1809c:	ldr	ip, [sp, #144]	; 0x90
   180a0:	eor	r5, r5, r8
   180a4:	ldr	lr, [pc, #-464]	; 17edc <dcngettext@plt+0x6ec4>
   180a8:	eor	ip, r5, ip, lsr #6
   180ac:	adds	r5, r4, r7
   180b0:	ldr	r7, [sp, #32]
   180b4:	mov	r9, r5
   180b8:	ldr	fp, [sp, #48]	; 0x30
   180bc:	ldr	r4, [sp, #24]
   180c0:	lsr	r8, r7, #14
   180c4:	adc	r7, r6, ip
   180c8:	ldr	ip, [sp, #32]
   180cc:	adds	lr, r9, lr
   180d0:	str	r9, [sp, #92]	; 0x5c
   180d4:	ldr	r9, [sp, #32]
   180d8:	eor	r4, fp, r4
   180dc:	lsr	r6, ip, #18
   180e0:	ldr	r5, [pc, #-520]	; 17ee0 <dcngettext@plt+0x6ec8>
   180e4:	and	ip, r4, r9
   180e8:	ldr	r4, [sp, #36]	; 0x24
   180ec:	adc	r5, r7, r5
   180f0:	str	r7, [sp, #152]	; 0x98
   180f4:	ldr	r7, [sp, #40]	; 0x28
   180f8:	orr	r6, r6, r4, lsl #14
   180fc:	orr	r8, r8, r4, lsl #18
   18100:	eor	ip, ip, fp
   18104:	ldr	r4, [sp, #28]
   18108:	ldr	fp, [sp, #52]	; 0x34
   1810c:	adds	lr, lr, r7
   18110:	ldr	r7, [sp, #36]	; 0x24
   18114:	eor	r4, fp, r4
   18118:	and	r4, r4, r7
   1811c:	ldr	r7, [sp, #44]	; 0x2c
   18120:	eor	r8, r8, r6
   18124:	ldr	r6, [sp, #36]	; 0x24
   18128:	adc	r5, r5, r7
   1812c:	adds	ip, ip, lr
   18130:	ldr	r7, [sp, #32]
   18134:	ldr	lr, [sp, #36]	; 0x24
   18138:	lsl	r9, r9, #23
   1813c:	orr	r9, r9, r6, lsr #9
   18140:	lsr	r6, r6, #14
   18144:	orr	r7, r6, r7, lsl #18
   18148:	lsr	r6, lr, #18
   1814c:	ldr	lr, [sp, #32]
   18150:	eor	r8, r8, r9
   18154:	eor	r4, r4, fp
   18158:	orr	r6, r6, lr, lsl #14
   1815c:	ldr	lr, [sp, #36]	; 0x24
   18160:	ldr	r9, [sp, #32]
   18164:	ldr	fp, [sp, #108]	; 0x6c
   18168:	adc	r4, r4, r5
   1816c:	eor	r6, r6, r7
   18170:	lsl	r5, r0, #30
   18174:	lsr	r7, r0, #28
   18178:	lsl	lr, lr, #23
   1817c:	adds	ip, ip, r8
   18180:	orr	r7, r7, fp, lsl #4
   18184:	orr	lr, lr, r9, lsr #9
   18188:	orr	r5, r5, fp, lsr #2
   1818c:	lsl	r8, r0, #25
   18190:	eor	r5, r5, r7
   18194:	eor	lr, lr, r6
   18198:	orr	r8, r8, fp, lsr #7
   1819c:	adc	lr, r4, lr
   181a0:	eor	r8, r8, r5
   181a4:	adds	r3, r3, ip
   181a8:	mov	r4, fp
   181ac:	ldr	r5, [sp, #188]	; 0xbc
   181b0:	str	r3, [sp, #40]	; 0x28
   181b4:	orr	r6, r1, r0
   181b8:	orr	r3, sl, r4
   181bc:	lsr	r9, fp, #28
   181c0:	lsl	fp, fp, #30
   181c4:	and	r7, r6, r2
   181c8:	orr	fp, fp, r0, lsr #2
   181cc:	and	r6, r1, r0
   181d0:	and	r3, r3, r5
   181d4:	orr	r9, r9, r0, lsl #4
   181d8:	ldr	r5, [sp, #100]	; 0x64
   181dc:	lsl	r4, r4, #25
   181e0:	orr	r6, r7, r6
   181e4:	orr	r4, r4, r0, lsr #7
   181e8:	eor	r9, r9, fp
   181ec:	adc	r5, r5, lr
   181f0:	eor	r9, r9, r4
   181f4:	adds	r8, r8, r6
   181f8:	ldr	r4, [sp, #68]	; 0x44
   181fc:	ldr	r6, [sp, #68]	; 0x44
   18200:	ldr	fp, [sp, #172]	; 0xac
   18204:	str	r5, [sp, #76]	; 0x4c
   18208:	ldr	r5, [sp, #108]	; 0x6c
   1820c:	lsr	r7, r4, #1
   18210:	lsr	r4, r6, #8
   18214:	orr	r4, r4, fp, lsl #24
   18218:	orr	r7, r7, fp, lsl #31
   1821c:	and	r5, sl, r5
   18220:	eor	r7, r7, r4
   18224:	orr	r5, r3, r5
   18228:	lsr	r4, r6, #7
   1822c:	lsr	r3, fp, #1
   18230:	orr	r6, r3, r6, lsl #31
   18234:	orr	r4, r4, fp, lsl #25
   18238:	ldr	r3, [sp, #16]
   1823c:	adc	r5, r9, r5
   18240:	eor	r4, r4, r7
   18244:	mov	r9, fp
   18248:	ldr	r7, [sp, #68]	; 0x44
   1824c:	adds	ip, r8, ip
   18250:	lsr	r8, r3, #19
   18254:	lsr	r3, r9, #8
   18258:	orr	r3, r3, r7, lsl #24
   1825c:	ldr	r7, [sp, #16]
   18260:	ldr	fp, [sp, #148]	; 0x94
   18264:	adc	lr, r5, lr
   18268:	eor	r3, r3, r6
   1826c:	ldr	r5, [sp, #16]
   18270:	lsl	r6, r7, #3
   18274:	orr	r8, r8, fp, lsl #13
   18278:	orr	r6, r6, fp, lsr #29
   1827c:	str	lr, [sp, #168]	; 0xa8
   18280:	eor	lr, r8, r6
   18284:	ldr	r6, [sp, #96]	; 0x60
   18288:	lsr	r7, r5, #6
   1828c:	adds	r4, r4, r6
   18290:	lsr	r5, fp, #19
   18294:	lsl	r6, fp, #3
   18298:	orr	r7, r7, fp, lsl #26
   1829c:	ldr	fp, [sp, #16]
   182a0:	eor	r7, r7, lr
   182a4:	ldr	lr, [sp, #84]	; 0x54
   182a8:	orr	r8, r6, fp, lsr #29
   182ac:	orr	r5, r5, fp, lsl #13
   182b0:	ldr	fp, [sp, #164]	; 0xa4
   182b4:	eor	r3, r3, r9, lsr #7
   182b8:	ldr	r6, [sp, #128]	; 0x80
   182bc:	adc	r3, r3, fp
   182c0:	adds	r4, r4, lr
   182c4:	adc	r6, r3, r6
   182c8:	ldr	r3, [sp, #148]	; 0x94
   182cc:	eor	r5, r5, r8
   182d0:	ldr	r9, [sp, #24]
   182d4:	eor	r3, r5, r3, lsr #6
   182d8:	adds	r5, r4, r7
   182dc:	ldr	r7, [sp, #40]	; 0x28
   182e0:	ldr	r4, [sp, #32]
   182e4:	ldr	lr, [pc, #-1032]	; 17ee4 <dcngettext@plt+0x6ecc>
   182e8:	lsr	r8, r7, #14
   182ec:	adc	r7, r6, r3
   182f0:	ldr	r3, [sp, #40]	; 0x28
   182f4:	eor	r4, r9, r4
   182f8:	mov	fp, r5
   182fc:	lsr	r6, r3, #18
   18300:	ldr	r3, [sp, #40]	; 0x28
   18304:	ldr	r5, [pc, #-1060]	; 17ee8 <dcngettext@plt+0x6ed0>
   18308:	and	r3, r4, r3
   1830c:	ldr	r4, [sp, #76]	; 0x4c
   18310:	adds	lr, fp, lr
   18314:	adc	r5, r7, r5
   18318:	orr	r6, r6, r4, lsl #14
   1831c:	orr	r8, r8, r4, lsl #18
   18320:	str	r7, [sp, #156]	; 0x9c
   18324:	ldr	r7, [sp, #48]	; 0x30
   18328:	str	fp, [sp, #20]
   1832c:	eor	r8, r8, r6
   18330:	ldr	fp, [sp, #28]
   18334:	ldr	r4, [sp, #36]	; 0x24
   18338:	ldr	r6, [sp, #40]	; 0x28
   1833c:	adds	lr, lr, r7
   18340:	ldr	r7, [sp, #76]	; 0x4c
   18344:	eor	r3, r3, r9
   18348:	eor	r4, fp, r4
   1834c:	lsl	r9, r6, #23
   18350:	orr	r9, r9, r7, lsr #9
   18354:	and	r4, r4, r7
   18358:	mov	r6, r7
   1835c:	ldr	r7, [sp, #52]	; 0x34
   18360:	lsr	r6, r6, #14
   18364:	adc	r5, r5, r7
   18368:	adds	r3, r3, lr
   1836c:	ldr	r7, [sp, #40]	; 0x28
   18370:	ldr	lr, [sp, #76]	; 0x4c
   18374:	eor	r8, r8, r9
   18378:	orr	r7, r6, r7, lsl #18
   1837c:	lsr	r6, lr, #18
   18380:	ldr	lr, [sp, #40]	; 0x28
   18384:	ldr	r9, [sp, #40]	; 0x28
   18388:	eor	r4, r4, fp
   1838c:	orr	r6, r6, lr, lsl #14
   18390:	ldr	lr, [sp, #76]	; 0x4c
   18394:	ldr	fp, [sp, #168]	; 0xa8
   18398:	eor	r6, r6, r7
   1839c:	lsl	lr, lr, #23
   183a0:	orr	lr, lr, r9, lsr #9
   183a4:	adc	r4, r4, r5
   183a8:	eor	lr, lr, r6
   183ac:	adds	r3, r3, r8
   183b0:	adc	lr, r4, lr
   183b4:	lsr	r7, ip, #28
   183b8:	adds	r2, r2, r3
   183bc:	lsl	r5, ip, #30
   183c0:	orr	r7, r7, fp, lsl #4
   183c4:	mov	r4, fp
   183c8:	orr	r5, r5, fp, lsr #2
   183cc:	lsl	r8, ip, #25
   183d0:	str	r2, [sp, #44]	; 0x2c
   183d4:	ldr	r2, [sp, #108]	; 0x6c
   183d8:	eor	r5, r5, r7
   183dc:	lsr	r9, fp, #28
   183e0:	orr	r8, r8, fp, lsr #7
   183e4:	lsl	fp, fp, #30
   183e8:	orr	r6, r0, ip
   183ec:	orr	fp, fp, ip, lsr #2
   183f0:	orr	r9, r9, ip, lsl #4
   183f4:	eor	r8, r8, r5
   183f8:	orr	r2, r2, r4
   183fc:	ldr	r5, [sp, #188]	; 0xbc
   18400:	lsl	r4, r4, #25
   18404:	and	r7, r6, r1
   18408:	orr	r4, r4, ip, lsr #7
   1840c:	and	r6, r0, ip
   18410:	eor	r9, r9, fp
   18414:	adc	r5, r5, lr
   18418:	orr	r6, r7, r6
   1841c:	eor	r9, r9, r4
   18420:	ldr	r4, [sp, #72]	; 0x48
   18424:	ldr	fp, [sp, #176]	; 0xb0
   18428:	adds	r8, r8, r6
   1842c:	str	r5, [sp, #48]	; 0x30
   18430:	ldr	r6, [sp, #168]	; 0xa8
   18434:	ldr	r5, [sp, #108]	; 0x6c
   18438:	lsr	r7, r4, #1
   1843c:	and	r5, r5, r6
   18440:	mov	r6, r4
   18444:	lsr	r4, r4, #8
   18448:	and	r2, r2, sl
   1844c:	orr	r4, r4, fp, lsl #24
   18450:	orr	r7, r7, fp, lsl #31
   18454:	eor	r7, r7, r4
   18458:	orr	r5, r2, r5
   1845c:	lsr	r4, r6, #7
   18460:	lsr	r2, fp, #1
   18464:	orr	r6, r2, r6, lsl #31
   18468:	orr	r4, r4, fp, lsl #25
   1846c:	ldr	r2, [sp, #92]	; 0x5c
   18470:	eor	r4, r4, r7
   18474:	ldr	r7, [sp, #72]	; 0x48
   18478:	adc	r5, r9, r5
   1847c:	adds	r3, r8, r3
   18480:	lsr	r8, r2, #19
   18484:	lsr	r2, fp, #8
   18488:	adc	r5, r5, lr
   1848c:	orr	r2, r2, r7, lsl #24
   18490:	ldr	r7, [sp, #92]	; 0x5c
   18494:	ldr	r9, [sp, #152]	; 0x98
   18498:	str	r5, [sp, #188]	; 0xbc
   1849c:	ldr	r5, [sp, #92]	; 0x5c
   184a0:	eor	r2, r2, r6
   184a4:	lsl	r6, r7, #3
   184a8:	orr	r8, r8, r9, lsl #13
   184ac:	orr	r6, r6, r9, lsr #29
   184b0:	lsr	r7, r5, #6
   184b4:	eor	lr, r8, r6
   184b8:	lsr	r5, r9, #19
   184bc:	lsl	r6, r9, #3
   184c0:	orr	r7, r7, r9, lsl #26
   184c4:	ldr	r9, [sp, #92]	; 0x5c
   184c8:	ldr	r8, [sp, #68]	; 0x44
   184cc:	eor	r7, r7, lr
   184d0:	adds	r4, r4, r8
   184d4:	orr	r5, r5, r9, lsl #13
   184d8:	orr	r8, r6, r9, lsr #29
   184dc:	ldr	r9, [sp, #172]	; 0xac
   184e0:	ldr	lr, [sp, #8]
   184e4:	eor	r2, r2, fp, lsr #7
   184e8:	adc	r2, r2, r9
   184ec:	ldr	r9, [sp, #132]	; 0x84
   184f0:	adds	r4, r4, lr
   184f4:	adc	r6, r2, r9
   184f8:	ldr	r2, [sp, #152]	; 0x98
   184fc:	eor	r5, r5, r8
   18500:	ldr	fp, [sp, #32]
   18504:	eor	r2, r5, r2, lsr #6
   18508:	adds	r5, r4, r7
   1850c:	ldr	r4, [sp, #40]	; 0x28
   18510:	ldr	r7, [sp, #44]	; 0x2c
   18514:	ldr	lr, [pc, #-1584]	; 17eec <dcngettext@plt+0x6ed4>
   18518:	mov	r9, r5
   1851c:	lsr	r8, r7, #14
   18520:	adc	r7, r6, r2
   18524:	ldr	r2, [sp, #44]	; 0x2c
   18528:	adds	lr, r9, lr
   1852c:	str	r9, [sp, #68]	; 0x44
   18530:	ldr	r9, [sp, #44]	; 0x2c
   18534:	eor	r4, fp, r4
   18538:	lsr	r6, r2, #18
   1853c:	ldr	r5, [pc, #-1620]	; 17ef0 <dcngettext@plt+0x6ed8>
   18540:	and	r2, r4, r9
   18544:	ldr	r4, [sp, #48]	; 0x30
   18548:	adc	r5, r7, r5
   1854c:	str	r7, [sp, #160]	; 0xa0
   18550:	ldr	r7, [sp, #24]
   18554:	orr	r6, r6, r4, lsl #14
   18558:	orr	r8, r8, r4, lsl #18
   1855c:	eor	r2, r2, fp
   18560:	ldr	r4, [sp, #76]	; 0x4c
   18564:	ldr	fp, [sp, #36]	; 0x24
   18568:	adds	lr, lr, r7
   1856c:	ldr	r7, [sp, #48]	; 0x30
   18570:	eor	r4, fp, r4
   18574:	and	r4, r4, r7
   18578:	ldr	r7, [sp, #28]
   1857c:	eor	r8, r8, r6
   18580:	ldr	r6, [sp, #48]	; 0x30
   18584:	adc	r5, r5, r7
   18588:	adds	r2, r2, lr
   1858c:	ldr	r7, [sp, #44]	; 0x2c
   18590:	ldr	lr, [sp, #48]	; 0x30
   18594:	lsl	r9, r9, #23
   18598:	orr	r9, r9, r6, lsr #9
   1859c:	lsr	r6, r6, #14
   185a0:	orr	r7, r6, r7, lsl #18
   185a4:	lsr	r6, lr, #18
   185a8:	ldr	lr, [sp, #44]	; 0x2c
   185ac:	eor	r8, r8, r9
   185b0:	ldr	r9, [sp, #44]	; 0x2c
   185b4:	orr	r6, r6, lr, lsl #14
   185b8:	ldr	lr, [sp, #48]	; 0x30
   185bc:	eor	r6, r6, r7
   185c0:	eor	r4, r4, fp
   185c4:	lsl	lr, lr, #23
   185c8:	ldr	fp, [sp, #188]	; 0xbc
   185cc:	orr	lr, lr, r9, lsr #9
   185d0:	adc	r4, r4, r5
   185d4:	eor	lr, lr, r6
   185d8:	adds	r2, r2, r8
   185dc:	adc	lr, r4, lr
   185e0:	lsr	r7, r3, #28
   185e4:	adds	r1, r1, r2
   185e8:	lsl	r5, r3, #30
   185ec:	lsl	r8, r3, #25
   185f0:	mov	r4, fp
   185f4:	orr	r7, r7, fp, lsl #4
   185f8:	orr	r5, r5, fp, lsr #2
   185fc:	lsr	r9, fp, #28
   18600:	orr	r8, r8, fp, lsr #7
   18604:	str	r1, [sp, #52]	; 0x34
   18608:	lsl	fp, fp, #30
   1860c:	ldr	r1, [sp, #168]	; 0xa8
   18610:	orr	fp, fp, r3, lsr #2
   18614:	orr	r9, r9, r3, lsl #4
   18618:	eor	r5, r5, r7
   1861c:	orr	r1, r1, r4
   18620:	eor	r9, r9, fp
   18624:	mov	fp, r4
   18628:	lsl	r4, r4, #25
   1862c:	orr	r4, r4, r3, lsr #7
   18630:	eor	r8, r8, r5
   18634:	ldr	r5, [sp, #108]	; 0x6c
   18638:	adc	sl, sl, lr
   1863c:	eor	r9, r9, r4
   18640:	ldr	r4, [sp, #104]	; 0x68
   18644:	orr	r6, ip, r3
   18648:	and	r1, r1, r5
   1864c:	str	sl, [sp, #100]	; 0x64
   18650:	ldr	r5, [sp, #168]	; 0xa8
   18654:	ldr	sl, [sp, #180]	; 0xb4
   18658:	and	r7, r6, r0
   1865c:	and	r6, ip, r3
   18660:	orr	r6, r7, r6
   18664:	and	r5, r5, fp
   18668:	lsr	r7, r4, #1
   1866c:	mov	fp, r4
   18670:	lsr	r4, r4, #8
   18674:	orr	r4, r4, sl, lsl #24
   18678:	orr	r7, r7, sl, lsl #31
   1867c:	orr	r5, r1, r5
   18680:	lsr	r1, sl, #1
   18684:	adds	r8, r8, r6
   18688:	eor	r7, r7, r4
   1868c:	orr	r6, r1, fp, lsl #31
   18690:	lsr	r4, fp, #7
   18694:	ldr	r1, [sp, #20]
   18698:	adc	r5, r9, r5
   1869c:	orr	r4, r4, sl, lsl #25
   186a0:	mov	r9, sl
   186a4:	eor	r4, r4, r7
   186a8:	ldr	r7, [sp, #20]
   186ac:	adds	r2, r8, r2
   186b0:	ldr	sl, [sp, #156]	; 0x9c
   186b4:	lsr	r8, r1, #19
   186b8:	lsr	r1, r9, #8
   186bc:	orr	r1, r1, fp, lsl #24
   186c0:	eor	r1, r1, r6
   186c4:	lsl	r6, r7, #3
   186c8:	mov	fp, sl
   186cc:	orr	r8, r8, sl, lsl #13
   186d0:	orr	r6, r6, sl, lsr #29
   186d4:	adc	sl, r5, lr
   186d8:	ldr	r5, [sp, #20]
   186dc:	eor	lr, r8, r6
   186e0:	ldr	r6, [sp, #72]	; 0x48
   186e4:	ldr	r8, [sp, #20]
   186e8:	lsr	r7, r5, #6
   186ec:	adds	r4, r4, r6
   186f0:	lsr	r5, fp, #19
   186f4:	lsl	r6, fp, #3
   186f8:	orr	r7, r7, fp, lsl #26
   186fc:	eor	r7, r7, lr
   18700:	ldr	fp, [sp, #176]	; 0xb0
   18704:	orr	r5, r5, r8, lsl #13
   18708:	ldr	lr, [sp, #88]	; 0x58
   1870c:	orr	r8, r6, r8, lsr #29
   18710:	eor	r5, r5, r8
   18714:	eor	r1, r1, r9, lsr #7
   18718:	ldr	r8, [sp, #136]	; 0x88
   1871c:	adc	r1, r1, fp
   18720:	adds	r4, r4, lr
   18724:	adc	r6, r1, r8
   18728:	ldr	r1, [sp, #156]	; 0x9c
   1872c:	ldr	lr, [pc, #-2112]	; 17ef4 <dcngettext@plt+0x6edc>
   18730:	ldr	r9, [pc, #-2112]	; 17ef8 <dcngettext@plt+0x6ee0>
   18734:	eor	r1, r5, r1, lsr #6
   18738:	adds	r5, r4, r7
   1873c:	mov	fp, r5
   18740:	ldr	r7, [sp, #40]	; 0x28
   18744:	ldr	r5, [sp, #44]	; 0x2c
   18748:	str	fp, [sp, #24]
   1874c:	eor	r4, r7, r5
   18750:	ldr	r5, [sp, #52]	; 0x34
   18754:	lsr	r8, r5, #14
   18758:	adc	r5, r6, r1
   1875c:	mov	r7, r5
   18760:	ldr	r6, [sp, #52]	; 0x34
   18764:	adds	lr, fp, lr
   18768:	adc	r9, r7, r9
   1876c:	str	r7, [sp, #164]	; 0xa4
   18770:	ldr	r7, [sp, #40]	; 0x28
   18774:	and	r1, r4, r6
   18778:	eor	r1, r1, r7
   1877c:	ldr	r7, [sp, #32]
   18780:	ldr	fp, [sp, #100]	; 0x64
   18784:	adds	lr, lr, r7
   18788:	ldr	r4, [sp, #48]	; 0x30
   1878c:	ldr	r7, [sp, #76]	; 0x4c
   18790:	lsr	r5, r6, #18
   18794:	orr	r5, r5, fp, lsl #14
   18798:	orr	r8, r8, fp, lsl #18
   1879c:	eor	r4, r7, r4
   187a0:	ldr	r7, [sp, #36]	; 0x24
   187a4:	eor	r8, r8, r5
   187a8:	lsl	r5, r6, #23
   187ac:	adc	r9, r9, r7
   187b0:	and	r4, r4, fp
   187b4:	adds	r1, r1, lr
   187b8:	mov	r6, fp
   187bc:	ldr	lr, [sp, #100]	; 0x64
   187c0:	orr	fp, r5, fp, lsr #9
   187c4:	ldr	r5, [sp, #52]	; 0x34
   187c8:	lsr	r6, r6, #14
   187cc:	eor	r8, r8, fp
   187d0:	orr	r7, r6, r5, lsl #18
   187d4:	lsr	r6, lr, #18
   187d8:	ldr	lr, [sp, #76]	; 0x4c
   187dc:	orr	r5, r6, r5, lsl #14
   187e0:	eor	r4, r4, lr
   187e4:	ldr	lr, [sp, #100]	; 0x64
   187e8:	eor	r6, r7, r5
   187ec:	ldr	r5, [sp, #52]	; 0x34
   187f0:	lsl	lr, lr, #23
   187f4:	adc	r4, r4, r9
   187f8:	orr	lr, lr, r5, lsr #9
   187fc:	adds	r1, r1, r8
   18800:	lsr	r7, r2, #28
   18804:	lsl	r5, r2, #30
   18808:	eor	lr, lr, r6
   1880c:	adc	lr, r4, lr
   18810:	orr	r7, r7, sl, lsl #4
   18814:	adds	r0, r0, r1
   18818:	orr	r5, r5, sl, lsr #2
   1881c:	lsl	r8, r2, #25
   18820:	eor	r5, r5, r7
   18824:	orr	r8, r8, sl, lsr #7
   18828:	str	r0, [sp, #28]
   1882c:	ldr	r0, [sp, #188]	; 0xbc
   18830:	lsr	r9, sl, #28
   18834:	lsl	fp, sl, #30
   18838:	eor	r8, r8, r5
   1883c:	ldr	r5, [sp, #168]	; 0xa8
   18840:	orr	fp, fp, r2, lsr #2
   18844:	orr	r9, r9, r2, lsl #4
   18848:	orr	r0, r0, sl
   1884c:	lsl	r4, sl, #25
   18850:	and	r0, r0, r5
   18854:	orr	r4, r4, r2, lsr #7
   18858:	eor	r9, r9, fp
   1885c:	ldr	r5, [sp, #108]	; 0x6c
   18860:	orr	r6, r3, r2
   18864:	eor	r9, r9, r4
   18868:	ldr	r4, [sp, #56]	; 0x38
   1886c:	ldr	fp, [sp, #184]	; 0xb8
   18870:	and	r7, r6, ip
   18874:	adc	r5, r5, lr
   18878:	and	r6, r3, r2
   1887c:	orr	r6, r7, r6
   18880:	str	r5, [sp, #32]
   18884:	ldr	r5, [sp, #188]	; 0xbc
   18888:	adds	r8, r8, r6
   1888c:	lsr	r7, r4, #1
   18890:	mov	r6, r4
   18894:	lsr	r4, r4, #8
   18898:	orr	r4, r4, fp, lsl #24
   1889c:	orr	r7, r7, fp, lsl #31
   188a0:	and	r5, r5, sl
   188a4:	eor	r7, r7, r4
   188a8:	orr	r5, r0, r5
   188ac:	lsr	r4, r6, #7
   188b0:	lsr	r0, fp, #1
   188b4:	orr	r6, r0, r6, lsl #31
   188b8:	orr	r4, r4, fp, lsl #25
   188bc:	ldr	r0, [sp, #68]	; 0x44
   188c0:	eor	r4, r4, r7
   188c4:	ldr	r7, [sp, #56]	; 0x38
   188c8:	adc	r5, r9, r5
   188cc:	adds	r1, r8, r1
   188d0:	lsr	r8, r0, #19
   188d4:	lsr	r0, fp, #8
   188d8:	orr	r0, r0, r7, lsl #24
   188dc:	ldr	r7, [sp, #68]	; 0x44
   188e0:	eor	r0, r0, r6
   188e4:	ldr	r9, [sp, #160]	; 0xa0
   188e8:	lsl	r6, r7, #3
   188ec:	adc	r7, r5, lr
   188f0:	str	r7, [sp, #172]	; 0xac
   188f4:	ldr	r5, [sp, #68]	; 0x44
   188f8:	orr	r8, r8, r9, lsl #13
   188fc:	orr	r6, r6, r9, lsr #29
   18900:	lsr	r7, r5, #6
   18904:	eor	lr, r8, r6
   18908:	lsr	r5, r9, #19
   1890c:	lsl	r6, r9, #3
   18910:	orr	r7, r7, r9, lsl #26
   18914:	ldr	r9, [sp, #68]	; 0x44
   18918:	ldr	r8, [sp, #104]	; 0x68
   1891c:	eor	r7, r7, lr
   18920:	adds	r4, r4, r8
   18924:	orr	r5, r5, r9, lsl #13
   18928:	orr	r8, r6, r9, lsr #29
   1892c:	ldr	r9, [sp, #180]	; 0xb4
   18930:	ldr	lr, [sp, #12]
   18934:	eor	r0, r0, fp, lsr #7
   18938:	adc	r0, r0, r9
   1893c:	ldr	r9, [sp, #140]	; 0x8c
   18940:	adds	r4, r4, lr
   18944:	adc	r6, r0, r9
   18948:	ldr	r0, [sp, #160]	; 0xa0
   1894c:	ldr	fp, [sp, #44]	; 0x2c
   18950:	eor	r5, r5, r8
   18954:	eor	r0, r5, r0, lsr #6
   18958:	adds	r5, r4, r7
   1895c:	ldr	r7, [sp, #52]	; 0x34
   18960:	mov	r4, fp
   18964:	eor	r4, r4, r7
   18968:	ldr	r7, [sp, #28]
   1896c:	ldr	lr, [pc, #-2680]	; 17efc <dcngettext@plt+0x6ee4>
   18970:	mov	r9, r5
   18974:	lsr	r8, r7, #14
   18978:	adc	r7, r6, r0
   1897c:	ldr	r0, [sp, #28]
   18980:	adds	lr, r9, lr
   18984:	str	r9, [sp, #72]	; 0x48
   18988:	ldr	r9, [sp, #28]
   1898c:	lsr	r6, r0, #18
   18990:	ldr	r5, [pc, #-2712]	; 17f00 <dcngettext@plt+0x6ee8>
   18994:	and	r0, r4, r9
   18998:	ldr	r4, [sp, #32]
   1899c:	adc	r5, r7, r5
   189a0:	str	r7, [sp, #108]	; 0x6c
   189a4:	ldr	r7, [sp, #40]	; 0x28
   189a8:	orr	r6, r6, r4, lsl #14
   189ac:	orr	r8, r8, r4, lsl #18
   189b0:	eor	r0, r0, fp
   189b4:	ldr	r4, [sp, #100]	; 0x64
   189b8:	ldr	fp, [sp, #48]	; 0x30
   189bc:	adds	lr, lr, r7
   189c0:	ldr	r7, [sp, #32]
   189c4:	eor	r4, fp, r4
   189c8:	and	r4, r4, r7
   189cc:	ldr	r7, [sp, #76]	; 0x4c
   189d0:	eor	r8, r8, r6
   189d4:	ldr	r6, [sp, #32]
   189d8:	adc	r5, r5, r7
   189dc:	adds	r0, r0, lr
   189e0:	ldr	r7, [sp, #28]
   189e4:	ldr	lr, [sp, #32]
   189e8:	lsl	r9, r9, #23
   189ec:	orr	r9, r9, r6, lsr #9
   189f0:	lsr	r6, r6, #14
   189f4:	orr	r7, r6, r7, lsl #18
   189f8:	lsr	r6, lr, #18
   189fc:	ldr	lr, [sp, #28]
   18a00:	eor	r8, r8, r9
   18a04:	eor	r4, r4, fp
   18a08:	orr	r6, r6, lr, lsl #14
   18a0c:	ldr	lr, [sp, #32]
   18a10:	ldr	fp, [sp, #172]	; 0xac
   18a14:	ldr	r9, [sp, #28]
   18a18:	adc	r4, r4, r5
   18a1c:	eor	r6, r6, r7
   18a20:	lsl	r5, r1, #30
   18a24:	lsr	r7, r1, #28
   18a28:	lsl	lr, lr, #23
   18a2c:	adds	r0, r0, r8
   18a30:	orr	r7, r7, fp, lsl #4
   18a34:	orr	lr, lr, r9, lsr #9
   18a38:	orr	r5, r5, fp, lsr #2
   18a3c:	lsl	r8, r1, #25
   18a40:	eor	r5, r5, r7
   18a44:	eor	lr, lr, r6
   18a48:	orr	r8, r8, fp, lsr #7
   18a4c:	adc	lr, r4, lr
   18a50:	eor	r8, r8, r5
   18a54:	adds	ip, ip, r0
   18a58:	mov	r4, fp
   18a5c:	ldr	r5, [sp, #188]	; 0xbc
   18a60:	str	ip, [sp, #36]	; 0x24
   18a64:	orr	ip, sl, r4
   18a68:	and	ip, ip, r5
   18a6c:	ldr	r5, [sp, #168]	; 0xa8
   18a70:	orr	r6, r2, r1
   18a74:	and	r7, r6, r3
   18a78:	adc	r5, r5, lr
   18a7c:	and	r6, r2, r1
   18a80:	lsr	r9, fp, #28
   18a84:	lsl	fp, fp, #30
   18a88:	orr	fp, fp, r1, lsr #2
   18a8c:	orr	r6, r7, r6
   18a90:	orr	r9, r9, r1, lsl #4
   18a94:	str	r5, [sp, #76]	; 0x4c
   18a98:	ldr	r5, [sp]
   18a9c:	adds	r8, r8, r6
   18aa0:	eor	r9, r9, fp
   18aa4:	ldr	fp, [sp, #112]	; 0x70
   18aa8:	ldr	r6, [sp]
   18aac:	lsl	r4, r4, #25
   18ab0:	orr	r4, r4, r1, lsr #7
   18ab4:	lsr	r7, r5, #1
   18ab8:	ldr	r5, [sp, #172]	; 0xac
   18abc:	eor	r9, r9, r4
   18ac0:	lsr	r4, r6, #8
   18ac4:	orr	r4, r4, fp, lsl #24
   18ac8:	orr	r7, r7, fp, lsl #31
   18acc:	and	r5, sl, r5
   18ad0:	eor	r7, r7, r4
   18ad4:	orr	r5, ip, r5
   18ad8:	lsr	r4, r6, #7
   18adc:	lsr	ip, fp, #1
   18ae0:	orr	r6, ip, r6, lsl #31
   18ae4:	orr	r4, r4, fp, lsl #25
   18ae8:	ldr	ip, [sp, #24]
   18aec:	adc	r5, r9, r5
   18af0:	eor	r4, r4, r7
   18af4:	mov	r9, fp
   18af8:	ldr	r7, [sp]
   18afc:	adds	r0, r8, r0
   18b00:	lsr	r8, ip, #19
   18b04:	lsr	ip, r9, #8
   18b08:	orr	ip, ip, r7, lsl #24
   18b0c:	ldr	r7, [sp, #24]
   18b10:	ldr	fp, [sp, #164]	; 0xa4
   18b14:	adc	r5, r5, lr
   18b18:	eor	ip, ip, r6
   18b1c:	str	r5, [sp, #104]	; 0x68
   18b20:	lsl	r6, r7, #3
   18b24:	ldr	r5, [sp, #24]
   18b28:	orr	r8, r8, fp, lsl #13
   18b2c:	orr	r6, r6, fp, lsr #29
   18b30:	eor	lr, r8, r6
   18b34:	ldr	r6, [sp, #56]	; 0x38
   18b38:	lsr	r7, r5, #6
   18b3c:	adds	r4, r4, r6
   18b40:	lsr	r5, fp, #19
   18b44:	lsl	r6, fp, #3
   18b48:	orr	r7, r7, fp, lsl #26
   18b4c:	ldr	fp, [sp, #24]
   18b50:	eor	r7, r7, lr
   18b54:	ldr	lr, [sp, #64]	; 0x40
   18b58:	orr	r8, r6, fp, lsr #29
   18b5c:	orr	r5, r5, fp, lsl #13
   18b60:	ldr	fp, [sp, #184]	; 0xb8
   18b64:	eor	r5, r5, r8
   18b68:	eor	ip, ip, r9, lsr #7
   18b6c:	ldr	r8, [sp, #144]	; 0x90
   18b70:	adc	ip, ip, fp
   18b74:	adds	r4, r4, lr
   18b78:	adc	r6, ip, r8
   18b7c:	ldr	ip, [sp, #164]	; 0xa4
   18b80:	ldr	r9, [sp, #52]	; 0x34
   18b84:	ldr	lr, [pc, #-3208]	; 17f04 <dcngettext@plt+0x6eec>
   18b88:	eor	ip, r5, ip, lsr #6
   18b8c:	adds	r5, r4, r7
   18b90:	ldr	r7, [sp, #36]	; 0x24
   18b94:	ldr	r4, [sp, #28]
   18b98:	mov	fp, r5
   18b9c:	lsr	r8, r7, #14
   18ba0:	adc	r7, r6, ip
   18ba4:	ldr	ip, [sp, #36]	; 0x24
   18ba8:	eor	r4, r9, r4
   18bac:	ldr	r5, [pc, #-3244]	; 17f08 <dcngettext@plt+0x6ef0>
   18bb0:	lsr	r6, ip, #18
   18bb4:	ldr	ip, [sp, #36]	; 0x24
   18bb8:	adds	lr, fp, lr
   18bbc:	and	ip, r4, ip
   18bc0:	ldr	r4, [sp, #76]	; 0x4c
   18bc4:	adc	r5, r7, r5
   18bc8:	str	r7, [sp, #176]	; 0xb0
   18bcc:	ldr	r7, [sp, #44]	; 0x2c
   18bd0:	str	fp, [sp, #96]	; 0x60
   18bd4:	ldr	fp, [sp, #100]	; 0x64
   18bd8:	adds	lr, lr, r7
   18bdc:	orr	r6, r6, r4, lsl #14
   18be0:	ldr	r7, [sp, #32]
   18be4:	orr	r8, r8, r4, lsl #18
   18be8:	eor	r8, r8, r6
   18bec:	mov	r4, fp
   18bf0:	ldr	r6, [sp, #36]	; 0x24
   18bf4:	eor	r4, r4, r7
   18bf8:	ldr	r7, [sp, #76]	; 0x4c
   18bfc:	eor	ip, ip, r9
   18c00:	lsl	r9, r6, #23
   18c04:	orr	r9, r9, r7, lsr #9
   18c08:	and	r4, r4, r7
   18c0c:	mov	r6, r7
   18c10:	ldr	r7, [sp, #48]	; 0x30
   18c14:	lsr	r6, r6, #14
   18c18:	adc	r5, r5, r7
   18c1c:	adds	ip, ip, lr
   18c20:	ldr	r7, [sp, #36]	; 0x24
   18c24:	ldr	lr, [sp, #76]	; 0x4c
   18c28:	eor	r8, r8, r9
   18c2c:	orr	r7, r6, r7, lsl #18
   18c30:	lsr	r6, lr, #18
   18c34:	ldr	lr, [sp, #36]	; 0x24
   18c38:	eor	r4, r4, fp
   18c3c:	adc	r4, r4, r5
   18c40:	orr	r6, r6, lr, lsl #14
   18c44:	ldr	lr, [sp, #76]	; 0x4c
   18c48:	ldr	r9, [sp, #36]	; 0x24
   18c4c:	ldr	fp, [sp, #104]	; 0x68
   18c50:	lsl	lr, lr, #23
   18c54:	eor	r6, r6, r7
   18c58:	orr	lr, lr, r9, lsr #9
   18c5c:	adds	ip, ip, r8
   18c60:	lsr	r7, r0, #28
   18c64:	lsl	r5, r0, #30
   18c68:	eor	lr, lr, r6
   18c6c:	adc	lr, r4, lr
   18c70:	orr	r7, r7, fp, lsl #4
   18c74:	adds	r3, r3, ip
   18c78:	orr	r5, r5, fp, lsr #2
   18c7c:	lsl	r8, r0, #25
   18c80:	str	r3, [sp, #40]	; 0x28
   18c84:	eor	r5, r5, r7
   18c88:	mov	r4, fp
   18c8c:	orr	r8, r8, fp, lsr #7
   18c90:	ldr	r3, [sp, #172]	; 0xac
   18c94:	orr	r6, r1, r0
   18c98:	lsr	r9, fp, #28
   18c9c:	eor	r8, r8, r5
   18ca0:	lsl	fp, fp, #30
   18ca4:	ldr	r5, [sp, #188]	; 0xbc
   18ca8:	and	r7, r6, r2
   18cac:	orr	fp, fp, r0, lsr #2
   18cb0:	and	r6, r1, r0
   18cb4:	orr	r9, r9, r0, lsl #4
   18cb8:	orr	r3, r3, r4
   18cbc:	lsl	r4, r4, #25
   18cc0:	adc	r5, r5, lr
   18cc4:	orr	r6, r7, r6
   18cc8:	orr	r4, r4, r0, lsr #7
   18ccc:	eor	r9, r9, fp
   18cd0:	adds	r8, r8, r6
   18cd4:	ldr	fp, [sp, #116]	; 0x74
   18cd8:	str	r5, [sp, #44]	; 0x2c
   18cdc:	eor	r9, r9, r4
   18ce0:	ldr	r6, [sp, #104]	; 0x68
   18ce4:	ldr	r4, [sp, #80]	; 0x50
   18ce8:	ldr	r5, [sp, #172]	; 0xac
   18cec:	and	r3, r3, sl
   18cf0:	and	r5, r5, r6
   18cf4:	mov	r6, r4
   18cf8:	orr	r5, r3, r5
   18cfc:	lsr	r3, fp, #1
   18d00:	adc	r5, r9, r5
   18d04:	orr	r9, r3, r6, lsl #31
   18d08:	ldr	r3, [sp, #72]	; 0x48
   18d0c:	adds	ip, r8, ip
   18d10:	lsr	r7, r4, #1
   18d14:	lsr	r8, r3, #19
   18d18:	lsr	r4, r4, #8
   18d1c:	ldr	r3, [sp, #108]	; 0x6c
   18d20:	orr	r4, r4, fp, lsl #24
   18d24:	orr	r7, r7, fp, lsl #31
   18d28:	eor	r7, r7, r4
   18d2c:	lsr	r4, r6, #7
   18d30:	orr	r8, r8, r3, lsl #13
   18d34:	orr	r4, r4, fp, lsl #25
   18d38:	lsr	r3, fp, #8
   18d3c:	adc	r5, r5, lr
   18d40:	eor	r4, r4, r7
   18d44:	orr	r3, r3, r6, lsl #24
   18d48:	ldr	r7, [sp, #72]	; 0x48
   18d4c:	eor	r3, r3, r9
   18d50:	str	r5, [sp, #180]	; 0xb4
   18d54:	ldr	r9, [sp, #108]	; 0x6c
   18d58:	ldr	r5, [sp, #72]	; 0x48
   18d5c:	lsl	r6, r7, #3
   18d60:	orr	r6, r6, r9, lsr #29
   18d64:	lsr	r7, r5, #6
   18d68:	eor	lr, r8, r6
   18d6c:	lsr	r5, r9, #19
   18d70:	ldr	r8, [sp, #72]	; 0x48
   18d74:	mov	r6, r9
   18d78:	orr	r7, r7, r9, lsl #26
   18d7c:	ldr	r9, [sp]
   18d80:	eor	r7, r7, lr
   18d84:	adds	r4, r4, r9
   18d88:	ldr	lr, [sp, #16]
   18d8c:	ldr	r9, [sp, #112]	; 0x70
   18d90:	lsl	r6, r6, #3
   18d94:	eor	r3, r3, fp, lsr #7
   18d98:	orr	r5, r5, r8, lsl #13
   18d9c:	orr	r8, r6, r8, lsr #29
   18da0:	ldr	r6, [sp, #148]	; 0x94
   18da4:	adc	r3, r3, r9
   18da8:	adds	r4, r4, lr
   18dac:	adc	r6, r3, r6
   18db0:	ldr	r3, [sp, #108]	; 0x6c
   18db4:	eor	r5, r5, r8
   18db8:	ldr	fp, [sp, #28]
   18dbc:	eor	r3, r5, r3, lsr #6
   18dc0:	adds	r5, r4, r7
   18dc4:	ldr	r7, [sp, #36]	; 0x24
   18dc8:	mov	r4, fp
   18dcc:	eor	r4, r4, r7
   18dd0:	ldr	r7, [sp, #40]	; 0x28
   18dd4:	adc	r3, r6, r3
   18dd8:	ldr	lr, [pc, #-3796]	; 17f0c <dcngettext@plt+0x6ef4>
   18ddc:	mov	r9, r5
   18de0:	lsr	r8, r7, #14
   18de4:	mov	r7, r3
   18de8:	ldr	r3, [sp, #40]	; 0x28
   18dec:	adds	lr, r9, lr
   18df0:	str	r9, [sp, #56]	; 0x38
   18df4:	ldr	r9, [sp, #40]	; 0x28
   18df8:	lsr	r6, r3, #18
   18dfc:	ldr	r5, [pc, #-3828]	; 17f10 <dcngettext@plt+0x6ef8>
   18e00:	and	r3, r4, r9
   18e04:	ldr	r4, [sp, #44]	; 0x2c
   18e08:	adc	r5, r7, r5
   18e0c:	str	r7, [sp, #168]	; 0xa8
   18e10:	ldr	r7, [sp, #52]	; 0x34
   18e14:	orr	r6, r6, r4, lsl #14
   18e18:	orr	r8, r8, r4, lsl #18
   18e1c:	eor	r3, r3, fp
   18e20:	ldr	fp, [sp, #32]
   18e24:	ldr	r4, [sp, #76]	; 0x4c
   18e28:	adds	lr, lr, r7
   18e2c:	ldr	r7, [sp, #44]	; 0x2c
   18e30:	eor	r4, fp, r4
   18e34:	and	r4, r4, r7
   18e38:	ldr	r7, [sp, #100]	; 0x64
   18e3c:	eor	r8, r8, r6
   18e40:	ldr	r6, [sp, #44]	; 0x2c
   18e44:	adc	r5, r5, r7
   18e48:	adds	r3, r3, lr
   18e4c:	ldr	r7, [sp, #40]	; 0x28
   18e50:	ldr	lr, [sp, #44]	; 0x2c
   18e54:	lsl	r9, r9, #23
   18e58:	orr	r9, r9, r6, lsr #9
   18e5c:	lsr	r6, r6, #14
   18e60:	orr	r7, r6, r7, lsl #18
   18e64:	lsr	r6, lr, #18
   18e68:	ldr	lr, [sp, #40]	; 0x28
   18e6c:	eor	r8, r8, r9
   18e70:	ldr	r9, [sp, #40]	; 0x28
   18e74:	orr	r6, r6, lr, lsl #14
   18e78:	ldr	lr, [sp, #44]	; 0x2c
   18e7c:	eor	r6, r6, r7
   18e80:	eor	r4, r4, fp
   18e84:	lsl	lr, lr, #23
   18e88:	ldr	fp, [sp, #180]	; 0xb4
   18e8c:	orr	lr, lr, r9, lsr #9
   18e90:	adc	r4, r4, r5
   18e94:	eor	lr, lr, r6
   18e98:	adds	r3, r3, r8
   18e9c:	adc	lr, r4, lr
   18ea0:	lsr	r7, ip, #28
   18ea4:	adds	r2, r2, r3
   18ea8:	lsl	r5, ip, #30
   18eac:	lsl	r8, ip, #25
   18eb0:	mov	r4, fp
   18eb4:	str	r2, [sp]
   18eb8:	orr	r7, r7, fp, lsl #4
   18ebc:	orr	r5, r5, fp, lsr #2
   18ec0:	lsr	r9, fp, #28
   18ec4:	orr	r8, r8, fp, lsr #7
   18ec8:	ldr	r2, [sp, #104]	; 0x68
   18ecc:	lsl	fp, fp, #30
   18ed0:	orr	fp, fp, ip, lsr #2
   18ed4:	orr	r9, r9, ip, lsl #4
   18ed8:	eor	r5, r5, r7
   18edc:	orr	r2, r2, r4
   18ee0:	eor	r9, r9, fp
   18ee4:	mov	fp, r4
   18ee8:	lsl	r4, r4, #25
   18eec:	orr	r4, r4, ip, lsr #7
   18ef0:	eor	r8, r8, r5
   18ef4:	ldr	r5, [sp, #172]	; 0xac
   18ef8:	adc	sl, sl, lr
   18efc:	eor	r9, r9, r4
   18f00:	ldr	r4, [sp, #60]	; 0x3c
   18f04:	orr	r6, r0, ip
   18f08:	and	r2, r2, r5
   18f0c:	str	sl, [sp, #48]	; 0x30
   18f10:	ldr	r5, [sp, #104]	; 0x68
   18f14:	ldr	sl, [sp, #120]	; 0x78
   18f18:	and	r7, r6, r1
   18f1c:	and	r6, r0, ip
   18f20:	orr	r6, r7, r6
   18f24:	and	r5, r5, fp
   18f28:	lsr	r7, r4, #1
   18f2c:	mov	fp, r4
   18f30:	lsr	r4, r4, #8
   18f34:	orr	r4, r4, sl, lsl #24
   18f38:	orr	r7, r7, sl, lsl #31
   18f3c:	adds	r8, r8, r6
   18f40:	eor	r7, r7, r4
   18f44:	orr	r5, r2, r5
   18f48:	lsr	r4, fp, #7
   18f4c:	lsr	r2, sl, #1
   18f50:	adc	r5, r9, r5
   18f54:	orr	r4, r4, sl, lsl #25
   18f58:	orr	r9, r2, fp, lsl #31
   18f5c:	ldr	r2, [sp, #96]	; 0x60
   18f60:	mov	r6, sl
   18f64:	eor	r4, r4, r7
   18f68:	ldr	r7, [sp, #60]	; 0x3c
   18f6c:	adds	r3, r8, r3
   18f70:	lsr	r8, r2, #19
   18f74:	lsr	r2, r6, #8
   18f78:	orr	r2, r2, r7, lsl #24
   18f7c:	ldr	r7, [sp, #96]	; 0x60
   18f80:	ldr	sl, [sp, #176]	; 0xb0
   18f84:	mov	fp, r6
   18f88:	lsl	r6, r7, #3
   18f8c:	orr	r8, r8, sl, lsl #13
   18f90:	orr	r6, r6, sl, lsr #29
   18f94:	eor	r2, r2, r9
   18f98:	mov	r9, sl
   18f9c:	adc	sl, r5, lr
   18fa0:	eor	lr, r8, r6
   18fa4:	ldr	r8, [sp, #80]	; 0x50
   18fa8:	lsr	r7, r7, #6
   18fac:	adds	r4, r4, r8
   18fb0:	ldr	r8, [sp, #96]	; 0x60
   18fb4:	orr	r7, r7, r9, lsl #26
   18fb8:	lsl	r6, r9, #3
   18fbc:	eor	r7, r7, lr
   18fc0:	lsr	r5, r9, #19
   18fc4:	ldr	lr, [sp, #92]	; 0x5c
   18fc8:	eor	r2, r2, fp, lsr #7
   18fcc:	ldr	fp, [sp, #116]	; 0x74
   18fd0:	orr	r5, r5, r8, lsl #13
   18fd4:	orr	r8, r6, r8, lsr #29
   18fd8:	ldr	r6, [sp, #152]	; 0x98
   18fdc:	adc	r2, r2, fp
   18fe0:	eor	r5, r5, r8
   18fe4:	adds	r4, r4, lr
   18fe8:	adc	r6, r2, r6
   18fec:	eor	r2, r5, r9, lsr #6
   18ff0:	adds	r5, r4, r7
   18ff4:	ldr	r7, [sp]
   18ff8:	ldr	lr, [pc, #4088]	; 19ff8 <dcngettext@plt+0x8fe0>
   18ffc:	mov	r9, r5
   19000:	ldr	fp, [sp, #36]	; 0x24
   19004:	ldr	r4, [sp, #40]	; 0x28
   19008:	lsr	r8, r7, #14
   1900c:	adc	r7, r6, r2
   19010:	ldr	r2, [sp]
   19014:	adds	lr, r9, lr
   19018:	ldr	r5, [pc, #4060]	; 19ffc <dcngettext@plt+0x8fe4>
   1901c:	str	r9, [sp, #80]	; 0x50
   19020:	ldr	r9, [sp]
   19024:	eor	r4, fp, r4
   19028:	adc	r5, r7, r5
   1902c:	lsr	r6, r2, #18
   19030:	str	r7, [sp, #116]	; 0x74
   19034:	and	r2, r4, r9
   19038:	ldr	r7, [sp, #28]
   1903c:	ldr	r4, [sp, #48]	; 0x30
   19040:	eor	r2, r2, fp
   19044:	ldr	fp, [sp, #76]	; 0x4c
   19048:	adds	lr, lr, r7
   1904c:	ldr	r7, [sp, #44]	; 0x2c
   19050:	orr	r6, r6, r4, lsl #14
   19054:	orr	r8, r8, r4, lsl #18
   19058:	mov	r4, fp
   1905c:	eor	r4, r4, r7
   19060:	ldr	r7, [sp, #48]	; 0x30
   19064:	eor	r8, r8, r6
   19068:	and	r4, r4, r7
   1906c:	ldr	r7, [sp, #32]
   19070:	ldr	r6, [sp, #48]	; 0x30
   19074:	adc	r5, r5, r7
   19078:	adds	r2, r2, lr
   1907c:	ldr	r7, [sp]
   19080:	ldr	lr, [sp, #48]	; 0x30
   19084:	lsl	r9, r9, #23
   19088:	orr	r9, r9, r6, lsr #9
   1908c:	lsr	r6, r6, #14
   19090:	orr	r7, r6, r7, lsl #18
   19094:	lsr	r6, lr, #18
   19098:	ldr	lr, [sp]
   1909c:	eor	r8, r8, r9
   190a0:	ldr	r9, [sp]
   190a4:	orr	r6, r6, lr, lsl #14
   190a8:	ldr	lr, [sp, #48]	; 0x30
   190ac:	eor	r6, r6, r7
   190b0:	eor	r4, r4, fp
   190b4:	lsl	lr, lr, #23
   190b8:	orr	lr, lr, r9, lsr #9
   190bc:	adc	r4, r4, r5
   190c0:	lsr	r7, r3, #28
   190c4:	adds	r2, r2, r8
   190c8:	lsl	r5, r3, #30
   190cc:	eor	lr, lr, r6
   190d0:	adc	lr, r4, lr
   190d4:	orr	r7, r7, sl, lsl #4
   190d8:	adds	r1, r1, r2
   190dc:	orr	r5, r5, sl, lsr #2
   190e0:	lsl	r8, r3, #25
   190e4:	eor	r5, r5, r7
   190e8:	orr	r8, r8, sl, lsr #7
   190ec:	str	r1, [sp, #28]
   190f0:	ldr	r1, [sp, #180]	; 0xb4
   190f4:	eor	r8, r8, r5
   190f8:	ldr	r5, [sp, #104]	; 0x68
   190fc:	orr	r6, ip, r3
   19100:	lsr	r9, sl, #28
   19104:	lsl	fp, sl, #30
   19108:	orr	r1, r1, sl
   1910c:	and	r7, r6, r0
   19110:	orr	fp, fp, r3, lsr #2
   19114:	and	r6, ip, r3
   19118:	and	r1, r1, r5
   1911c:	orr	r9, r9, r3, lsl #4
   19120:	lsl	r4, sl, #25
   19124:	ldr	r5, [sp, #172]	; 0xac
   19128:	orr	r6, r7, r6
   1912c:	orr	r4, r4, r3, lsr #7
   19130:	eor	r9, r9, fp
   19134:	adc	r5, r5, lr
   19138:	eor	r9, r9, r4
   1913c:	adds	r8, r8, r6
   19140:	ldr	r4, [sp, #4]
   19144:	ldr	r6, [sp, #4]
   19148:	ldr	fp, [sp, #124]	; 0x7c
   1914c:	str	r5, [sp, #32]
   19150:	ldr	r5, [sp, #180]	; 0xb4
   19154:	lsr	r7, r4, #1
   19158:	lsr	r4, r6, #8
   1915c:	orr	r4, r4, fp, lsl #24
   19160:	orr	r7, r7, fp, lsl #31
   19164:	and	r5, r5, sl
   19168:	eor	r7, r7, r4
   1916c:	orr	r5, r1, r5
   19170:	lsr	r4, r6, #7
   19174:	lsr	r1, fp, #1
   19178:	orr	r6, r1, r6, lsl #31
   1917c:	orr	r4, r4, fp, lsl #25
   19180:	ldr	r1, [sp, #56]	; 0x38
   19184:	adc	r5, r9, r5
   19188:	eor	r4, r4, r7
   1918c:	mov	r9, fp
   19190:	ldr	r7, [sp, #4]
   19194:	adds	r2, r8, r2
   19198:	lsr	r8, r1, #19
   1919c:	lsr	r1, r9, #8
   191a0:	orr	r1, r1, r7, lsl #24
   191a4:	ldr	r7, [sp, #56]	; 0x38
   191a8:	ldr	fp, [sp, #168]	; 0xa8
   191ac:	adc	lr, r5, lr
   191b0:	eor	r1, r1, r6
   191b4:	ldr	r5, [sp, #56]	; 0x38
   191b8:	lsl	r6, r7, #3
   191bc:	orr	r8, r8, fp, lsl #13
   191c0:	orr	r6, r6, fp, lsr #29
   191c4:	str	lr, [sp, #100]	; 0x64
   191c8:	eor	r1, r1, r9, lsr #7
   191cc:	eor	lr, r8, r6
   191d0:	ldr	r9, [sp, #56]	; 0x38
   191d4:	ldr	r6, [sp, #60]	; 0x3c
   191d8:	lsr	r7, r5, #6
   191dc:	adds	r4, r4, r6
   191e0:	lsr	r5, fp, #19
   191e4:	lsl	r6, fp, #3
   191e8:	orr	r7, r7, fp, lsl #26
   191ec:	orr	r8, r6, r9, lsr #29
   191f0:	eor	r7, r7, lr
   191f4:	ldr	fp, [sp, #120]	; 0x78
   191f8:	orr	r5, r5, r9, lsl #13
   191fc:	ldr	lr, [sp, #20]
   19200:	eor	r5, r5, r8
   19204:	ldr	r8, [sp, #156]	; 0x9c
   19208:	adc	r1, r1, fp
   1920c:	adds	r4, r4, lr
   19210:	adc	r6, r1, r8
   19214:	ldr	r1, [sp, #168]	; 0xa8
   19218:	ldr	r9, [sp, #40]	; 0x28
   1921c:	ldr	lr, [pc, #3548]	; 1a000 <dcngettext@plt+0x8fe8>
   19220:	eor	r1, r5, r1, lsr #6
   19224:	adds	r5, r4, r7
   19228:	ldr	r7, [sp]
   1922c:	mov	r4, r9
   19230:	eor	r4, r4, r7
   19234:	ldr	r7, [sp, #28]
   19238:	mov	fp, r5
   1923c:	ldr	r5, [pc, #3520]	; 1a004 <dcngettext@plt+0x8fec>
   19240:	lsr	r8, r7, #14
   19244:	adc	r7, r6, r1
   19248:	ldr	r1, [sp, #28]
   1924c:	adds	lr, fp, lr
   19250:	adc	r5, r7, r5
   19254:	lsr	r6, r1, #18
   19258:	ldr	r1, [sp, #28]
   1925c:	str	r7, [sp, #120]	; 0x78
   19260:	and	r1, r4, r1
   19264:	ldr	r4, [sp, #32]
   19268:	ldr	r7, [sp, #36]	; 0x24
   1926c:	str	fp, [sp, #60]	; 0x3c
   19270:	orr	r6, r6, r4, lsl #14
   19274:	ldr	fp, [sp, #44]	; 0x2c
   19278:	orr	r8, r8, r4, lsl #18
   1927c:	ldr	r4, [sp, #48]	; 0x30
   19280:	adds	lr, lr, r7
   19284:	ldr	r7, [sp, #32]
   19288:	eor	r4, fp, r4
   1928c:	and	r4, r4, r7
   19290:	ldr	r7, [sp, #28]
   19294:	eor	r1, r1, r9
   19298:	eor	r8, r8, r6
   1929c:	lsl	r9, r7, #23
   192a0:	ldr	r7, [sp, #76]	; 0x4c
   192a4:	ldr	r6, [sp, #32]
   192a8:	adc	r5, r5, r7
   192ac:	ldr	r7, [sp, #28]
   192b0:	orr	r9, r9, r6, lsr #9
   192b4:	lsr	r6, r6, #14
   192b8:	orr	r7, r6, r7, lsl #18
   192bc:	ldr	r6, [sp, #32]
   192c0:	adds	r1, r1, lr
   192c4:	ldr	lr, [sp, #28]
   192c8:	lsr	r6, r6, #18
   192cc:	eor	r8, r8, r9
   192d0:	orr	r6, r6, lr, lsl #14
   192d4:	ldr	lr, [sp, #32]
   192d8:	ldr	r9, [sp, #28]
   192dc:	eor	r4, r4, fp
   192e0:	ldr	fp, [sp, #100]	; 0x64
   192e4:	lsl	lr, lr, #23
   192e8:	adc	r4, r4, r5
   192ec:	eor	r6, r6, r7
   192f0:	orr	lr, lr, r9, lsr #9
   192f4:	lsr	r7, r2, #28
   192f8:	lsl	r5, r2, #30
   192fc:	adds	r1, r1, r8
   19300:	orr	r7, r7, fp, lsl #4
   19304:	orr	r5, r5, fp, lsr #2
   19308:	lsl	r8, r2, #25
   1930c:	eor	lr, lr, r6
   19310:	adc	lr, r4, lr
   19314:	eor	r5, r5, r7
   19318:	mov	r4, fp
   1931c:	orr	r8, r8, fp, lsr #7
   19320:	adds	r0, r0, r1
   19324:	lsr	r9, fp, #28
   19328:	eor	r8, r8, r5
   1932c:	lsl	fp, fp, #30
   19330:	ldr	r5, [sp, #180]	; 0xb4
   19334:	orr	fp, fp, r2, lsr #2
   19338:	orr	r9, r9, r2, lsl #4
   1933c:	str	r0, [sp, #36]	; 0x24
   19340:	orr	r0, sl, r4
   19344:	lsl	r4, r4, #25
   19348:	and	r0, r0, r5
   1934c:	orr	r4, r4, r2, lsr #7
   19350:	eor	r9, r9, fp
   19354:	ldr	r5, [sp, #104]	; 0x68
   19358:	orr	r6, r3, r2
   1935c:	eor	r9, r9, r4
   19360:	ldr	r4, [sp, #84]	; 0x54
   19364:	ldr	fp, [sp, #128]	; 0x80
   19368:	and	r7, r6, ip
   1936c:	adc	r5, r5, lr
   19370:	and	r6, r3, r2
   19374:	orr	r6, r7, r6
   19378:	str	r5, [sp, #52]	; 0x34
   1937c:	ldr	r5, [sp, #100]	; 0x64
   19380:	adds	r8, r8, r6
   19384:	lsr	r7, r4, #1
   19388:	mov	r6, r4
   1938c:	lsr	r4, r4, #8
   19390:	orr	r4, r4, fp, lsl #24
   19394:	orr	r7, r7, fp, lsl #31
   19398:	and	r5, sl, r5
   1939c:	eor	r7, r7, r4
   193a0:	orr	r5, r0, r5
   193a4:	lsr	r4, r6, #7
   193a8:	lsr	r0, fp, #1
   193ac:	orr	r6, r0, r6, lsl #31
   193b0:	orr	r4, r4, fp, lsl #25
   193b4:	ldr	r0, [sp, #80]	; 0x50
   193b8:	adc	r5, r9, r5
   193bc:	eor	r4, r4, r7
   193c0:	ldr	r9, [sp, #116]	; 0x74
   193c4:	ldr	r7, [sp, #84]	; 0x54
   193c8:	adds	r1, r8, r1
   193cc:	lsr	r8, r0, #19
   193d0:	lsr	r0, fp, #8
   193d4:	adc	r5, r5, lr
   193d8:	orr	r0, r0, r7, lsl #24
   193dc:	ldr	r7, [sp, #80]	; 0x50
   193e0:	str	r5, [sp, #104]	; 0x68
   193e4:	ldr	r5, [sp, #80]	; 0x50
   193e8:	eor	r0, r0, r6
   193ec:	lsl	r6, r7, #3
   193f0:	orr	r8, r8, r9, lsl #13
   193f4:	orr	r6, r6, r9, lsr #29
   193f8:	lsr	r7, r5, #6
   193fc:	eor	lr, r8, r6
   19400:	lsr	r5, r9, #19
   19404:	lsl	r6, r9, #3
   19408:	orr	r7, r7, r9, lsl #26
   1940c:	ldr	r9, [sp, #80]	; 0x50
   19410:	ldr	r8, [sp, #4]
   19414:	eor	r0, r0, fp, lsr #7
   19418:	adds	r4, r4, r8
   1941c:	orr	r5, r5, r9, lsl #13
   19420:	orr	r8, r6, r9, lsr #29
   19424:	ldr	r9, [sp, #124]	; 0x7c
   19428:	ldr	r6, [sp, #160]	; 0xa0
   1942c:	adc	r0, r0, r9
   19430:	ldr	r9, [sp, #68]	; 0x44
   19434:	eor	r7, r7, lr
   19438:	adds	r4, r4, r9
   1943c:	adc	r6, r0, r6
   19440:	ldr	r0, [sp, #116]	; 0x74
   19444:	eor	r5, r5, r8
   19448:	ldr	lr, [pc, #3000]	; 1a008 <dcngettext@plt+0x8ff0>
   1944c:	eor	r0, r5, r0, lsr #6
   19450:	adds	r5, r4, r7
   19454:	ldr	r7, [sp, #36]	; 0x24
   19458:	mov	r9, r5
   1945c:	ldr	fp, [sp]
   19460:	ldr	r4, [sp, #28]
   19464:	lsr	r8, r7, #14
   19468:	adc	r7, r6, r0
   1946c:	ldr	r0, [sp, #36]	; 0x24
   19470:	adds	lr, r9, lr
   19474:	str	r9, [sp, #76]	; 0x4c
   19478:	ldr	r9, [sp, #36]	; 0x24
   1947c:	eor	r4, fp, r4
   19480:	lsr	r6, r0, #18
   19484:	and	r0, r4, r9
   19488:	ldr	r4, [sp, #52]	; 0x34
   1948c:	ldr	r5, [pc, #2936]	; 1a00c <dcngettext@plt+0x8ff4>
   19490:	eor	r0, r0, fp
   19494:	orr	r6, r6, r4, lsl #14
   19498:	ldr	fp, [sp, #48]	; 0x30
   1949c:	orr	r8, r8, r4, lsl #18
   194a0:	ldr	r4, [sp, #40]	; 0x28
   194a4:	adc	r5, r7, r5
   194a8:	str	r7, [sp, #124]	; 0x7c
   194ac:	ldr	r7, [sp, #32]
   194b0:	adds	lr, lr, r4
   194b4:	mov	r4, fp
   194b8:	eor	r4, r4, r7
   194bc:	ldr	r7, [sp, #52]	; 0x34
   194c0:	eor	r8, r8, r6
   194c4:	and	r4, r4, r7
   194c8:	ldr	r7, [sp, #44]	; 0x2c
   194cc:	ldr	r6, [sp, #52]	; 0x34
   194d0:	adc	r5, r5, r7
   194d4:	adds	r0, r0, lr
   194d8:	ldr	r7, [sp, #36]	; 0x24
   194dc:	ldr	lr, [sp, #52]	; 0x34
   194e0:	lsl	r9, r9, #23
   194e4:	orr	r9, r9, r6, lsr #9
   194e8:	lsr	r6, r6, #14
   194ec:	orr	r7, r6, r7, lsl #18
   194f0:	lsr	r6, lr, #18
   194f4:	ldr	lr, [sp, #36]	; 0x24
   194f8:	eor	r8, r8, r9
   194fc:	ldr	r9, [sp, #36]	; 0x24
   19500:	orr	r6, r6, lr, lsl #14
   19504:	ldr	lr, [sp, #52]	; 0x34
   19508:	eor	r6, r6, r7
   1950c:	eor	r4, r4, fp
   19510:	lsl	lr, lr, #23
   19514:	orr	lr, lr, r9, lsr #9
   19518:	ldr	fp, [sp, #104]	; 0x68
   1951c:	adc	r4, r4, r5
   19520:	eor	lr, lr, r6
   19524:	adds	r0, r0, r8
   19528:	adc	lr, r4, lr
   1952c:	adds	ip, ip, r0
   19530:	mov	r4, fp
   19534:	lsr	r7, r1, #28
   19538:	lsl	r5, r1, #30
   1953c:	lsl	r8, r1, #25
   19540:	str	ip, [sp, #4]
   19544:	ldr	ip, [sp, #100]	; 0x64
   19548:	orr	r7, r7, fp, lsl #4
   1954c:	orr	r5, r5, fp, lsr #2
   19550:	lsr	r9, fp, #28
   19554:	orr	r8, r8, fp, lsr #7
   19558:	lsl	fp, fp, #30
   1955c:	orr	fp, fp, r1, lsr #2
   19560:	orr	r9, r9, r1, lsl #4
   19564:	orr	ip, ip, r4
   19568:	lsl	r4, r4, #25
   1956c:	eor	r5, r5, r7
   19570:	orr	r4, r4, r1, lsr #7
   19574:	eor	r9, r9, fp
   19578:	orr	r6, r2, r1
   1957c:	eor	r9, r9, r4
   19580:	eor	r8, r8, r5
   19584:	ldr	r4, [sp, #8]
   19588:	ldr	r5, [sp, #180]	; 0xb4
   1958c:	and	r7, r6, r3
   19590:	and	r6, r2, r1
   19594:	adc	r5, r5, lr
   19598:	orr	r6, r7, r6
   1959c:	str	r5, [sp, #40]	; 0x28
   195a0:	adds	r8, r8, r6
   195a4:	lsr	r7, r4, #1
   195a8:	ldr	r6, [sp, #8]
   195ac:	ldrd	r4, [sp, #100]	; 0x64
   195b0:	ldr	fp, [sp, #132]	; 0x84
   195b4:	and	ip, ip, sl
   195b8:	and	r5, r5, r4
   195bc:	lsr	r4, r6, #8
   195c0:	orr	r4, r4, fp, lsl #24
   195c4:	orr	r7, r7, fp, lsl #31
   195c8:	eor	r7, r7, r4
   195cc:	orr	r5, ip, r5
   195d0:	lsr	r4, r6, #7
   195d4:	lsr	ip, fp, #1
   195d8:	orr	r6, ip, r6, lsl #31
   195dc:	orr	r4, r4, fp, lsl #25
   195e0:	ldr	ip, [sp, #60]	; 0x3c
   195e4:	adc	r5, r9, r5
   195e8:	eor	r4, r4, r7
   195ec:	mov	r9, fp
   195f0:	ldr	r7, [sp, #8]
   195f4:	adds	r0, r8, r0
   195f8:	lsr	r8, ip, #19
   195fc:	lsr	ip, r9, #8
   19600:	orr	ip, ip, r7, lsl #24
   19604:	ldr	r7, [sp, #60]	; 0x3c
   19608:	ldr	fp, [sp, #120]	; 0x78
   1960c:	adc	r5, r5, lr
   19610:	eor	ip, ip, r6
   19614:	str	r5, [sp, #172]	; 0xac
   19618:	lsl	r6, r7, #3
   1961c:	ldr	r5, [sp, #60]	; 0x3c
   19620:	orr	r8, r8, fp, lsl #13
   19624:	orr	r6, r6, fp, lsr #29
   19628:	eor	lr, r8, r6
   1962c:	eor	ip, ip, r9, lsr #7
   19630:	ldr	r6, [sp, #84]	; 0x54
   19634:	ldr	r9, [sp, #60]	; 0x3c
   19638:	lsr	r7, r5, #6
   1963c:	adds	r4, r4, r6
   19640:	lsr	r5, fp, #19
   19644:	lsl	r6, fp, #3
   19648:	orr	r7, r7, fp, lsl #26
   1964c:	orr	r8, r6, r9, lsr #29
   19650:	ldr	fp, [sp, #128]	; 0x80
   19654:	eor	r7, r7, lr
   19658:	orr	r5, r5, r9, lsl #13
   1965c:	ldr	lr, [sp, #24]
   19660:	eor	r5, r5, r8
   19664:	ldr	r8, [sp, #164]	; 0xa4
   19668:	adc	ip, ip, fp
   1966c:	adds	r4, r4, lr
   19670:	adc	r6, ip, r8
   19674:	ldr	ip, [sp, #120]	; 0x78
   19678:	ldr	r9, [sp, #28]
   1967c:	ldr	lr, [pc, #2444]	; 1a010 <dcngettext@plt+0x8ff8>
   19680:	eor	ip, r5, ip, lsr #6
   19684:	adds	r5, r4, r7
   19688:	ldr	r7, [sp, #4]
   1968c:	ldr	r4, [sp, #36]	; 0x24
   19690:	mov	fp, r5
   19694:	lsr	r8, r7, #14
   19698:	adc	r7, r6, ip
   1969c:	ldr	ip, [sp, #4]
   196a0:	eor	r4, r9, r4
   196a4:	ldr	r5, [pc, #2408]	; 1a014 <dcngettext@plt+0x8ffc>
   196a8:	lsr	r6, ip, #18
   196ac:	ldr	ip, [sp, #4]
   196b0:	adds	lr, fp, lr
   196b4:	and	ip, r4, ip
   196b8:	ldr	r4, [sp, #40]	; 0x28
   196bc:	adc	r5, r7, r5
   196c0:	str	r7, [sp, #128]	; 0x80
   196c4:	ldr	r7, [sp]
   196c8:	orr	r6, r6, r4, lsl #14
   196cc:	str	fp, [sp, #84]	; 0x54
   196d0:	orr	r8, r8, r4, lsl #18
   196d4:	ldr	fp, [sp, #32]
   196d8:	ldr	r4, [sp, #52]	; 0x34
   196dc:	adds	lr, lr, r7
   196e0:	ldr	r7, [sp, #40]	; 0x28
   196e4:	eor	r4, fp, r4
   196e8:	and	r4, r4, r7
   196ec:	ldr	r7, [sp, #4]
   196f0:	eor	ip, ip, r9
   196f4:	eor	r8, r8, r6
   196f8:	lsl	r9, r7, #23
   196fc:	ldr	r6, [sp, #40]	; 0x28
   19700:	ldr	r7, [sp, #48]	; 0x30
   19704:	eor	r4, r4, fp
   19708:	adc	r5, r5, r7
   1970c:	adds	ip, ip, lr
   19710:	ldr	r7, [sp, #4]
   19714:	ldr	lr, [sp, #40]	; 0x28
   19718:	orr	r9, r9, r6, lsr #9
   1971c:	lsr	r6, r6, #14
   19720:	orr	r7, r6, r7, lsl #18
   19724:	lsr	r6, lr, #18
   19728:	ldr	lr, [sp, #4]
   1972c:	eor	r8, r8, r9
   19730:	ldr	r9, [sp, #4]
   19734:	orr	r6, r6, lr, lsl #14
   19738:	ldr	lr, [sp, #40]	; 0x28
   1973c:	ldr	fp, [sp, #172]	; 0xac
   19740:	eor	r6, r6, r7
   19744:	lsl	lr, lr, #23
   19748:	orr	lr, lr, r9, lsr #9
   1974c:	adc	r4, r4, r5
   19750:	lsr	r7, r0, #28
   19754:	adds	ip, ip, r8
   19758:	lsl	r5, r0, #30
   1975c:	eor	lr, lr, r6
   19760:	adc	lr, r4, lr
   19764:	orr	r7, r7, fp, lsl #4
   19768:	adds	r3, r3, ip
   1976c:	orr	r5, r5, fp, lsr #2
   19770:	lsl	r8, r0, #25
   19774:	str	r3, [sp, #44]	; 0x2c
   19778:	eor	r5, r5, r7
   1977c:	orr	r8, r8, fp, lsr #7
   19780:	ldr	r3, [sp, #104]	; 0x68
   19784:	mov	r4, fp
   19788:	eor	r8, r8, r5
   1978c:	ldr	r5, [sp, #100]	; 0x64
   19790:	lsr	r9, fp, #28
   19794:	orr	r3, r3, r4
   19798:	lsl	fp, fp, #30
   1979c:	orr	fp, fp, r0, lsr #2
   197a0:	and	r3, r3, r5
   197a4:	orr	r9, r9, r0, lsl #4
   197a8:	mov	r5, r4
   197ac:	lsl	r4, r4, #25
   197b0:	orr	r4, r4, r0, lsr #7
   197b4:	eor	r9, r9, fp
   197b8:	adc	sl, sl, lr
   197bc:	eor	r9, r9, r4
   197c0:	ldr	r4, [sp, #88]	; 0x58
   197c4:	ldr	fp, [sp, #136]	; 0x88
   197c8:	orr	r6, r1, r0
   197cc:	str	sl, [sp]
   197d0:	ldr	sl, [sp, #104]	; 0x68
   197d4:	and	r7, r6, r2
   197d8:	and	r6, r1, r0
   197dc:	orr	r6, r7, r6
   197e0:	and	r5, sl, r5
   197e4:	lsr	r7, r4, #1
   197e8:	mov	sl, r4
   197ec:	lsr	r4, r4, #8
   197f0:	orr	r4, r4, fp, lsl #24
   197f4:	orr	r7, r7, fp, lsl #31
   197f8:	orr	r5, r3, r5
   197fc:	lsr	r3, fp, #1
   19800:	adds	r8, r8, r6
   19804:	eor	r7, r7, r4
   19808:	orr	r6, r3, sl, lsl #31
   1980c:	lsr	r4, sl, #7
   19810:	ldr	r3, [sp, #76]	; 0x4c
   19814:	orr	r4, r4, fp, lsl #25
   19818:	adc	r5, r9, r5
   1981c:	eor	r4, r4, r7
   19820:	mov	r9, sl
   19824:	ldr	r7, [sp, #76]	; 0x4c
   19828:	adds	ip, r8, ip
   1982c:	ldr	sl, [sp, #124]	; 0x7c
   19830:	lsr	r8, r3, #19
   19834:	lsr	r3, fp, #8
   19838:	orr	r3, r3, r9, lsl #24
   1983c:	eor	r3, r3, r6
   19840:	lsl	r6, r7, #3
   19844:	mov	r9, sl
   19848:	orr	r8, r8, sl, lsl #13
   1984c:	orr	r6, r6, sl, lsr #29
   19850:	lsr	r7, r7, #6
   19854:	adc	sl, r5, lr
   19858:	eor	lr, r8, r6
   1985c:	ldr	r8, [sp, #8]
   19860:	lsl	r6, r9, #3
   19864:	lsr	r5, r9, #19
   19868:	orr	r7, r7, r9, lsl #26
   1986c:	ldr	r9, [sp, #132]	; 0x84
   19870:	adds	r4, r4, r8
   19874:	eor	r7, r7, lr
   19878:	ldr	r8, [sp, #76]	; 0x4c
   1987c:	ldr	lr, [sp, #72]	; 0x48
   19880:	eor	r3, r3, fp, lsr #7
   19884:	adc	r3, r3, r9
   19888:	ldr	r9, [sp, #108]	; 0x6c
   1988c:	adds	r4, r4, lr
   19890:	orr	r5, r5, r8, lsl #13
   19894:	orr	r8, r6, r8, lsr #29
   19898:	adc	r6, r3, r9
   1989c:	ldr	r3, [sp, #124]	; 0x7c
   198a0:	eor	r5, r5, r8
   198a4:	ldr	lr, [pc, #1900]	; 1a018 <dcngettext@plt+0x9000>
   198a8:	eor	r3, r5, r3, lsr #6
   198ac:	adds	r5, r4, r7
   198b0:	ldr	r7, [sp, #44]	; 0x2c
   198b4:	adc	r3, r6, r3
   198b8:	mov	r9, r5
   198bc:	ldr	fp, [sp, #36]	; 0x24
   198c0:	ldr	r4, [sp, #4]
   198c4:	lsr	r8, r7, #14
   198c8:	mov	r7, r3
   198cc:	ldr	r3, [sp, #44]	; 0x2c
   198d0:	adds	lr, r9, lr
   198d4:	str	r9, [sp, #48]	; 0x30
   198d8:	ldr	r9, [sp, #44]	; 0x2c
   198dc:	eor	r4, fp, r4
   198e0:	lsr	r6, r3, #18
   198e4:	and	r3, r4, r9
   198e8:	ldr	r4, [sp]
   198ec:	ldr	r5, [pc, #1832]	; 1a01c <dcngettext@plt+0x9004>
   198f0:	str	r7, [sp, #132]	; 0x84
   198f4:	orr	r6, r6, r4, lsl #14
   198f8:	orr	r8, r8, r4, lsl #18
   198fc:	eor	r3, r3, fp
   19900:	ldr	r4, [sp, #28]
   19904:	ldr	fp, [sp, #52]	; 0x34
   19908:	adc	r5, r7, r5
   1990c:	ldr	r7, [sp, #40]	; 0x28
   19910:	adds	lr, lr, r4
   19914:	mov	r4, fp
   19918:	eor	r4, r4, r7
   1991c:	eor	r8, r8, r6
   19920:	ldr	r7, [sp]
   19924:	ldr	r6, [sp]
   19928:	and	r4, r4, r7
   1992c:	mov	r7, r9
   19930:	lsl	r9, r9, #23
   19934:	orr	r9, r9, r6, lsr #9
   19938:	ldr	r6, [sp, #32]
   1993c:	eor	r4, r4, fp
   19940:	adc	r5, r5, r6
   19944:	ldr	r6, [sp]
   19948:	adds	r3, r3, lr
   1994c:	ldr	lr, [sp, #44]	; 0x2c
   19950:	lsr	r6, r6, #14
   19954:	orr	r7, r6, r7, lsl #18
   19958:	ldr	r6, [sp]
   1995c:	ldr	fp, [sp, #44]	; 0x2c
   19960:	eor	r8, r8, r9
   19964:	lsr	r6, r6, #18
   19968:	orr	r6, r6, lr, lsl #14
   1996c:	ldr	lr, [sp]
   19970:	eor	r6, r6, r7
   19974:	adc	r4, r4, r5
   19978:	lsl	lr, lr, #23
   1997c:	orr	lr, lr, fp, lsr #9
   19980:	adds	r3, r3, r8
   19984:	lsr	r7, ip, #28
   19988:	lsl	r5, ip, #30
   1998c:	eor	lr, lr, r6
   19990:	adc	lr, r4, lr
   19994:	orr	r7, r7, sl, lsl #4
   19998:	adds	r2, r2, r3
   1999c:	orr	r5, r5, sl, lsr #2
   199a0:	lsl	r8, ip, #25
   199a4:	eor	r5, r5, r7
   199a8:	orr	r8, r8, sl, lsr #7
   199ac:	str	r2, [sp, #8]
   199b0:	ldr	r2, [sp, #172]	; 0xac
   199b4:	eor	r8, r8, r5
   199b8:	ldr	r5, [sp, #104]	; 0x68
   199bc:	orr	r6, r0, ip
   199c0:	lsr	r9, sl, #28
   199c4:	lsl	fp, sl, #30
   199c8:	orr	r2, r2, sl
   199cc:	and	r7, r6, r1
   199d0:	orr	fp, fp, ip, lsr #2
   199d4:	and	r6, r0, ip
   199d8:	and	r2, r2, r5
   199dc:	orr	r9, r9, ip, lsl #4
   199e0:	lsl	r4, sl, #25
   199e4:	ldr	r5, [sp, #100]	; 0x64
   199e8:	orr	r6, r7, r6
   199ec:	orr	r4, r4, ip, lsr #7
   199f0:	eor	r9, r9, fp
   199f4:	adc	r5, r5, lr
   199f8:	eor	r9, r9, r4
   199fc:	adds	r8, r8, r6
   19a00:	ldr	r4, [sp, #12]
   19a04:	ldr	r6, [sp, #12]
   19a08:	ldr	fp, [sp, #140]	; 0x8c
   19a0c:	str	r5, [sp, #28]
   19a10:	ldr	r5, [sp, #172]	; 0xac
   19a14:	lsr	r7, r4, #1
   19a18:	lsr	r4, r6, #8
   19a1c:	orr	r4, r4, fp, lsl #24
   19a20:	orr	r7, r7, fp, lsl #31
   19a24:	and	r5, r5, sl
   19a28:	eor	r7, r7, r4
   19a2c:	orr	r5, r2, r5
   19a30:	lsr	r4, r6, #7
   19a34:	lsr	r2, fp, #1
   19a38:	orr	r6, r2, r6, lsl #31
   19a3c:	orr	r4, r4, fp, lsl #25
   19a40:	ldr	r2, [sp, #84]	; 0x54
   19a44:	adc	r5, r9, r5
   19a48:	eor	r4, r4, r7
   19a4c:	mov	r9, fp
   19a50:	ldr	r7, [sp, #12]
   19a54:	adds	r3, r8, r3
   19a58:	lsr	r8, r2, #19
   19a5c:	lsr	r2, r9, #8
   19a60:	orr	r2, r2, r7, lsl #24
   19a64:	ldr	r7, [sp, #84]	; 0x54
   19a68:	ldr	fp, [sp, #128]	; 0x80
   19a6c:	adc	r5, r5, lr
   19a70:	eor	r2, r2, r6
   19a74:	str	r5, [sp, #112]	; 0x70
   19a78:	lsl	r6, r7, #3
   19a7c:	ldr	r5, [sp, #84]	; 0x54
   19a80:	orr	r8, r8, fp, lsl #13
   19a84:	orr	r6, r6, fp, lsr #29
   19a88:	eor	lr, r8, r6
   19a8c:	ldr	r6, [sp, #88]	; 0x58
   19a90:	lsr	r7, r5, #6
   19a94:	adds	r4, r4, r6
   19a98:	lsr	r5, fp, #19
   19a9c:	lsl	r6, fp, #3
   19aa0:	orr	r7, r7, fp, lsl #26
   19aa4:	ldr	fp, [sp, #84]	; 0x54
   19aa8:	eor	r7, r7, lr
   19aac:	ldr	lr, [sp, #96]	; 0x60
   19ab0:	orr	r8, r6, fp, lsr #29
   19ab4:	orr	r5, r5, fp, lsl #13
   19ab8:	ldr	fp, [sp, #136]	; 0x88
   19abc:	eor	r5, r5, r8
   19ac0:	eor	r2, r2, r9, lsr #7
   19ac4:	ldr	r8, [sp, #176]	; 0xb0
   19ac8:	adc	r2, r2, fp
   19acc:	adds	r4, r4, lr
   19ad0:	adc	r6, r2, r8
   19ad4:	ldr	r2, [sp, #128]	; 0x80
   19ad8:	ldr	r9, [sp, #4]
   19adc:	ldr	lr, [pc, #1340]	; 1a020 <dcngettext@plt+0x9008>
   19ae0:	eor	r2, r5, r2, lsr #6
   19ae4:	adds	r5, r4, r7
   19ae8:	ldr	r7, [sp, #8]
   19aec:	adc	r2, r6, r2
   19af0:	ldr	r4, [sp, #44]	; 0x2c
   19af4:	lsr	r8, r7, #14
   19af8:	mov	r7, r2
   19afc:	ldr	r2, [sp, #8]
   19b00:	eor	r4, r9, r4
   19b04:	mov	fp, r5
   19b08:	lsr	r6, r2, #18
   19b0c:	ldr	r2, [sp, #8]
   19b10:	ldr	r5, [pc, #1292]	; 1a024 <dcngettext@plt+0x900c>
   19b14:	and	r2, r4, r2
   19b18:	ldr	r4, [sp, #28]
   19b1c:	adds	lr, fp, lr
   19b20:	str	fp, [sp, #88]	; 0x58
   19b24:	orr	r6, r6, r4, lsl #14
   19b28:	ldr	fp, [sp, #40]	; 0x28
   19b2c:	orr	r8, r8, r4, lsl #18
   19b30:	ldr	r4, [sp, #36]	; 0x24
   19b34:	adc	r5, r7, r5
   19b38:	str	r7, [sp, #136]	; 0x88
   19b3c:	ldr	r7, [sp]
   19b40:	adds	lr, lr, r4
   19b44:	mov	r4, fp
   19b48:	eor	r4, r4, r7
   19b4c:	ldr	r7, [sp, #28]
   19b50:	eor	r2, r2, r9
   19b54:	and	r4, r4, r7
   19b58:	ldr	r7, [sp, #8]
   19b5c:	eor	r8, r8, r6
   19b60:	ldr	r6, [sp, #28]
   19b64:	lsl	r9, r7, #23
   19b68:	ldr	r7, [sp, #52]	; 0x34
   19b6c:	orr	r9, r9, r6, lsr #9
   19b70:	adc	r5, r5, r7
   19b74:	adds	r2, r2, lr
   19b78:	ldr	r7, [sp, #8]
   19b7c:	ldr	lr, [sp, #28]
   19b80:	lsr	r6, r6, #14
   19b84:	orr	r7, r6, r7, lsl #18
   19b88:	lsr	r6, lr, #18
   19b8c:	ldr	lr, [sp, #8]
   19b90:	eor	r8, r8, r9
   19b94:	ldr	r9, [sp, #8]
   19b98:	orr	r6, r6, lr, lsl #14
   19b9c:	ldr	lr, [sp, #28]
   19ba0:	eor	r4, r4, fp
   19ba4:	ldr	fp, [sp, #112]	; 0x70
   19ba8:	lsl	lr, lr, #23
   19bac:	adc	r4, r4, r5
   19bb0:	eor	r6, r6, r7
   19bb4:	orr	lr, lr, r9, lsr #9
   19bb8:	lsr	r7, r3, #28
   19bbc:	lsl	r5, r3, #30
   19bc0:	adds	r2, r2, r8
   19bc4:	orr	r7, r7, fp, lsl #4
   19bc8:	orr	r5, r5, fp, lsr #2
   19bcc:	lsl	r8, r3, #25
   19bd0:	eor	lr, lr, r6
   19bd4:	adc	lr, r4, lr
   19bd8:	eor	r5, r5, r7
   19bdc:	mov	r4, fp
   19be0:	orr	r8, r8, fp, lsr #7
   19be4:	adds	r1, r1, r2
   19be8:	lsr	r9, fp, #28
   19bec:	eor	r8, r8, r5
   19bf0:	lsl	fp, fp, #30
   19bf4:	ldr	r5, [sp, #172]	; 0xac
   19bf8:	orr	fp, fp, r3, lsr #2
   19bfc:	orr	r9, r9, r3, lsl #4
   19c00:	str	r1, [sp, #32]
   19c04:	orr	r1, sl, r4
   19c08:	lsl	r4, r4, #25
   19c0c:	and	r1, r1, r5
   19c10:	orr	r4, r4, r3, lsr #7
   19c14:	eor	r9, r9, fp
   19c18:	ldr	r5, [sp, #104]	; 0x68
   19c1c:	orr	r6, ip, r3
   19c20:	eor	r9, r9, r4
   19c24:	ldr	r4, [sp, #64]	; 0x40
   19c28:	ldr	fp, [sp, #144]	; 0x90
   19c2c:	and	r7, r6, r0
   19c30:	adc	r5, r5, lr
   19c34:	and	r6, ip, r3
   19c38:	orr	r6, r7, r6
   19c3c:	str	r5, [sp, #36]	; 0x24
   19c40:	ldr	r5, [sp, #112]	; 0x70
   19c44:	adds	r8, r8, r6
   19c48:	lsr	r7, r4, #1
   19c4c:	mov	r6, r4
   19c50:	lsr	r4, r4, #8
   19c54:	orr	r4, r4, fp, lsl #24
   19c58:	orr	r7, r7, fp, lsl #31
   19c5c:	and	r5, sl, r5
   19c60:	eor	r7, r7, r4
   19c64:	orr	r5, r1, r5
   19c68:	lsr	r4, r6, #7
   19c6c:	lsr	r1, fp, #1
   19c70:	orr	r6, r1, r6, lsl #31
   19c74:	orr	r4, r4, fp, lsl #25
   19c78:	ldr	r1, [sp, #48]	; 0x30
   19c7c:	eor	r4, r4, r7
   19c80:	ldr	r7, [sp, #64]	; 0x40
   19c84:	adc	r5, r9, r5
   19c88:	adds	r2, r8, r2
   19c8c:	lsr	r8, r1, #19
   19c90:	lsr	r1, fp, #8
   19c94:	orr	r1, r1, r7, lsl #24
   19c98:	ldr	r7, [sp, #48]	; 0x30
   19c9c:	ldr	r9, [sp, #132]	; 0x84
   19ca0:	adc	r5, r5, lr
   19ca4:	str	r5, [sp, #104]	; 0x68
   19ca8:	eor	r1, r1, r6
   19cac:	ldr	r5, [sp, #48]	; 0x30
   19cb0:	lsl	r6, r7, #3
   19cb4:	orr	r8, r8, r9, lsl #13
   19cb8:	orr	r6, r6, r9, lsr #29
   19cbc:	eor	lr, r8, r6
   19cc0:	ldr	r6, [sp, #12]
   19cc4:	lsr	r7, r5, #6
   19cc8:	adds	r4, r4, r6
   19ccc:	lsr	r5, r9, #19
   19cd0:	lsl	r6, r9, #3
   19cd4:	orr	r7, r7, r9, lsl #26
   19cd8:	ldr	r9, [sp, #140]	; 0x8c
   19cdc:	ldr	r8, [sp, #48]	; 0x30
   19ce0:	eor	r7, r7, lr
   19ce4:	eor	r1, r1, fp, lsr #7
   19ce8:	ldr	lr, [sp, #56]	; 0x38
   19cec:	adc	r1, r1, r9
   19cf0:	ldr	r9, [sp, #168]	; 0xa8
   19cf4:	adds	r4, r4, lr
   19cf8:	orr	r5, r5, r8, lsl #13
   19cfc:	orr	r8, r6, r8, lsr #29
   19d00:	adc	r6, r1, r9
   19d04:	ldr	r1, [sp, #132]	; 0x84
   19d08:	eor	r5, r5, r8
   19d0c:	ldr	lr, [pc, #788]	; 1a028 <dcngettext@plt+0x9010>
   19d10:	eor	r1, r5, r1, lsr #6
   19d14:	adds	r5, r4, r7
   19d18:	ldr	r7, [sp, #32]
   19d1c:	adc	r1, r6, r1
   19d20:	mov	r9, r5
   19d24:	ldr	fp, [sp, #44]	; 0x2c
   19d28:	ldr	r4, [sp, #8]
   19d2c:	lsr	r8, r7, #14
   19d30:	mov	r7, r1
   19d34:	ldr	r1, [sp, #32]
   19d38:	adds	lr, r9, lr
   19d3c:	str	r9, [sp, #52]	; 0x34
   19d40:	ldr	r9, [sp, #32]
   19d44:	eor	r4, fp, r4
   19d48:	lsr	r6, r1, #18
   19d4c:	and	r1, r4, r9
   19d50:	ldr	r4, [sp, #36]	; 0x24
   19d54:	ldr	r5, [pc, #720]	; 1a02c <dcngettext@plt+0x9014>
   19d58:	eor	r1, r1, fp
   19d5c:	orr	r6, r6, r4, lsl #14
   19d60:	ldr	fp, [sp]
   19d64:	orr	r8, r8, r4, lsl #18
   19d68:	ldr	r4, [sp, #4]
   19d6c:	adc	r5, r7, r5
   19d70:	str	r7, [sp, #140]	; 0x8c
   19d74:	ldr	r7, [sp, #28]
   19d78:	adds	lr, lr, r4
   19d7c:	mov	r4, fp
   19d80:	eor	r4, r4, r7
   19d84:	ldr	r7, [sp, #36]	; 0x24
   19d88:	lsl	r9, r9, #23
   19d8c:	and	r4, r4, r7
   19d90:	orr	r9, r9, r7, lsr #9
   19d94:	eor	r8, r8, r6
   19d98:	mov	r6, r7
   19d9c:	ldr	r7, [sp, #40]	; 0x28
   19da0:	lsr	r6, r6, #14
   19da4:	adc	r5, r5, r7
   19da8:	ldr	r7, [sp, #32]
   19dac:	adds	r1, r1, lr
   19db0:	ldr	lr, [sp, #32]
   19db4:	orr	r7, r6, r7, lsl #18
   19db8:	ldr	r6, [sp, #36]	; 0x24
   19dbc:	eor	r4, r4, fp
   19dc0:	ldr	fp, [sp, #104]	; 0x68
   19dc4:	lsr	r6, r6, #18
   19dc8:	orr	r6, r6, lr, lsl #14
   19dcc:	ldr	lr, [sp, #36]	; 0x24
   19dd0:	eor	r8, r8, r9
   19dd4:	ldr	r9, [sp, #32]
   19dd8:	adc	r4, r4, r5
   19ddc:	eor	r6, r6, r7
   19de0:	lsl	r5, r2, #30
   19de4:	lsr	r7, r2, #28
   19de8:	adds	r1, r1, r8
   19dec:	orr	r7, r7, fp, lsl #4
   19df0:	orr	r5, r5, fp, lsr #2
   19df4:	lsl	r8, r2, #25
   19df8:	lsl	lr, lr, #23
   19dfc:	eor	r5, r5, r7
   19e00:	orr	lr, lr, r9, lsr #9
   19e04:	orr	r8, r8, fp, lsr #7
   19e08:	eor	lr, lr, r6
   19e0c:	eor	r8, r8, r5
   19e10:	ldr	r5, [sp, #104]	; 0x68
   19e14:	adc	lr, r4, lr
   19e18:	ldr	r4, [sp, #112]	; 0x70
   19e1c:	adds	r0, r0, r1
   19e20:	lsr	r9, fp, #28
   19e24:	lsl	fp, fp, #30
   19e28:	orr	fp, fp, r2, lsr #2
   19e2c:	orr	r9, r9, r2, lsl #4
   19e30:	str	r0, [sp, #4]
   19e34:	orr	r0, r4, r5
   19e38:	lsl	r4, r5, #25
   19e3c:	orr	r6, r3, r2
   19e40:	orr	r4, r4, r2, lsr #7
   19e44:	eor	r9, r9, fp
   19e48:	ldr	r5, [sp, #172]	; 0xac
   19e4c:	and	r7, r6, ip
   19e50:	eor	r9, r9, r4
   19e54:	and	r6, r3, r2
   19e58:	ldr	r4, [sp, #16]
   19e5c:	adc	r5, r5, lr
   19e60:	orr	r6, r7, r6
   19e64:	adds	r8, r8, r6
   19e68:	str	r5, [sp, #40]	; 0x28
   19e6c:	ldr	fp, [sp, #148]	; 0x94
   19e70:	ldr	r6, [sp, #16]
   19e74:	lsr	r7, r4, #1
   19e78:	ldr	r5, [sp, #112]	; 0x70
   19e7c:	ldr	r4, [sp, #104]	; 0x68
   19e80:	and	r0, r0, sl
   19e84:	and	r5, r5, r4
   19e88:	lsr	r4, r6, #8
   19e8c:	orr	r4, r4, fp, lsl #24
   19e90:	orr	r7, r7, fp, lsl #31
   19e94:	eor	r7, r7, r4
   19e98:	orr	r5, r0, r5
   19e9c:	lsr	r4, r6, #7
   19ea0:	lsr	r0, fp, #1
   19ea4:	orr	r6, r0, r6, lsl #31
   19ea8:	orr	r4, r4, fp, lsl #25
   19eac:	ldr	r0, [sp, #88]	; 0x58
   19eb0:	adc	r5, r9, r5
   19eb4:	eor	r4, r4, r7
   19eb8:	mov	r9, fp
   19ebc:	ldr	r7, [sp, #16]
   19ec0:	adds	r1, r8, r1
   19ec4:	lsr	r8, r0, #19
   19ec8:	lsr	r0, r9, #8
   19ecc:	adc	r5, r5, lr
   19ed0:	orr	r0, r0, r7, lsl #24
   19ed4:	ldr	r7, [sp, #88]	; 0x58
   19ed8:	ldr	fp, [sp, #136]	; 0x88
   19edc:	str	r5, [sp, #184]	; 0xb8
   19ee0:	ldr	r5, [sp, #88]	; 0x58
   19ee4:	eor	r0, r0, r6
   19ee8:	lsl	r6, r7, #3
   19eec:	orr	r8, r8, fp, lsl #13
   19ef0:	orr	r6, r6, fp, lsr #29
   19ef4:	lsr	r7, r5, #6
   19ef8:	eor	lr, r8, r6
   19efc:	lsr	r5, fp, #19
   19f00:	lsl	r6, fp, #3
   19f04:	orr	r7, r7, fp, lsl #26
   19f08:	ldr	fp, [sp, #88]	; 0x58
   19f0c:	ldr	r8, [sp, #64]	; 0x40
   19f10:	eor	r7, r7, lr
   19f14:	adds	r4, r4, r8
   19f18:	ldr	lr, [sp, #80]	; 0x50
   19f1c:	orr	r8, r6, fp, lsr #29
   19f20:	orr	r5, r5, fp, lsl #13
   19f24:	ldr	fp, [sp, #144]	; 0x90
   19f28:	eor	r0, r0, r9, lsr #7
   19f2c:	ldr	r6, [sp, #116]	; 0x74
   19f30:	adc	r0, r0, fp
   19f34:	adds	r4, r4, lr
   19f38:	adc	r6, r0, r6
   19f3c:	ldr	r0, [sp, #136]	; 0x88
   19f40:	eor	r5, r5, r8
   19f44:	ldr	r9, [sp, #8]
   19f48:	eor	r0, r5, r0, lsr #6
   19f4c:	adds	r5, r4, r7
   19f50:	ldr	r7, [sp, #4]
   19f54:	ldr	r4, [sp, #32]
   19f58:	ldr	lr, [pc, #208]	; 1a030 <dcngettext@plt+0x9018>
   19f5c:	lsr	r8, r7, #14
   19f60:	adc	r7, r6, r0
   19f64:	ldr	r0, [sp, #4]
   19f68:	eor	r4, r9, r4
   19f6c:	mov	fp, r5
   19f70:	lsr	r6, r0, #18
   19f74:	ldr	r0, [sp, #4]
   19f78:	ldr	r5, [pc, #180]	; 1a034 <dcngettext@plt+0x901c>
   19f7c:	and	r0, r4, r0
   19f80:	ldr	r4, [sp, #40]	; 0x28
   19f84:	adds	lr, fp, lr
   19f88:	str	fp, [sp, #64]	; 0x40
   19f8c:	orr	r6, r6, r4, lsl #14
   19f90:	ldr	fp, [sp, #28]
   19f94:	orr	r8, r8, r4, lsl #18
   19f98:	ldr	r4, [sp, #44]	; 0x2c
   19f9c:	adc	r5, r7, r5
   19fa0:	str	r7, [sp, #144]	; 0x90
   19fa4:	ldr	r7, [sp, #36]	; 0x24
   19fa8:	adds	lr, lr, r4
   19fac:	eor	r8, r8, r6
   19fb0:	mov	r4, fp
   19fb4:	ldr	r6, [sp, #4]
   19fb8:	eor	r4, r4, r7
   19fbc:	ldr	r7, [sp, #40]	; 0x28
   19fc0:	eor	r0, r0, r9
   19fc4:	lsl	r9, r6, #23
   19fc8:	orr	r9, r9, r7, lsr #9
   19fcc:	and	r4, r4, r7
   19fd0:	mov	r6, r7
   19fd4:	ldr	r7, [sp]
   19fd8:	lsr	r6, r6, #14
   19fdc:	adc	r5, r5, r7
   19fe0:	adds	r0, r0, lr
   19fe4:	ldr	r7, [sp, #4]
   19fe8:	ldr	lr, [sp, #40]	; 0x28
   19fec:	eor	r4, r4, fp
   19ff0:	orr	r7, r6, r7, lsl #18
   19ff4:	b	1a070 <dcngettext@plt+0x9058>
   19ff8:	cmppl	r1, r3, asr fp
   19ffc:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1a000:	svcle	0x008eeb99
   1a004:	strbcs	r7, [r8, -ip, asr #14]
   1a008:	orrs	r4, fp, r8, lsr #17
   1a00c:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1a010:	strbgt	r5, [r9, #2659]	; 0xa63
   1a014:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1a018:	movt	r8, #6859	; 0x1acb
   1a01c:	vfnmami.f32	s21, s16, s20
   1a020:			; <UNDEFINED> instruction: 0x7763e373
   1a024:	blpl	fe74c968 <stdout@@GLIBC_2.4+0xfe719804>
   1a028:	ldrtle	fp, [r2], r3, lsr #17
   1a02c:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1a030:	sfmpl	f3, 3, [pc, #1008]!	; 1a428 <dcngettext@plt+0x9410>
   1a034:	strvc	r8, [pc], #750	; 1a03c <dcngettext@plt+0x9024>
   1a038:	tstmi	r7, #96, 30	; 0x180
   1a03c:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1a040:	mvnsge	sl, r2, ror fp
   1a044:	strbhi	r7, [r8], #2068	; 0x814
   1a048:	bne	1928800 <stdout@@GLIBC_2.4+0x18f569c>
   1a04c:	sfmhi	f0, 2, [r7], {8}
   1a050:	cmncs	r3, #40, 28	; 0x280
   1a054:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1a058:	cdple	13, 8, cr11, cr2, cr9, {7}
   1a05c:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1a060:	sbclt	r7, r6, #344064	; 0x54000
   1a064:	mrclt	3, 7, sl, cr9, cr7, {7}
   1a068:	cmn	r2, #-1409286144	; 0xac000000
   1a06c:			; <UNDEFINED> instruction: 0xc67178f2
   1a070:	lsr	r6, lr, #18
   1a074:	ldr	lr, [sp, #4]
   1a078:	ldr	fp, [sp, #4]
   1a07c:	eor	r8, r8, r9
   1a080:	orr	r6, r6, lr, lsl #14
   1a084:	ldr	lr, [sp, #40]	; 0x28
   1a088:	eor	r6, r6, r7
   1a08c:	adc	r4, r4, r5
   1a090:	lsl	lr, lr, #23
   1a094:	orr	lr, lr, fp, lsr #9
   1a098:	ldr	fp, [sp, #184]	; 0xb8
   1a09c:	adds	r0, r0, r8
   1a0a0:	lsr	r7, r1, #28
   1a0a4:	lsl	r5, r1, #30
   1a0a8:	eor	lr, lr, r6
   1a0ac:	adc	lr, r4, lr
   1a0b0:	orr	r7, r7, fp, lsl #4
   1a0b4:	adds	ip, ip, r0
   1a0b8:	orr	r5, r5, fp, lsr #2
   1a0bc:	lsl	r8, r1, #25
   1a0c0:	str	ip, [sp, #44]	; 0x2c
   1a0c4:	eor	r5, r5, r7
   1a0c8:	orr	r8, r8, fp, lsr #7
   1a0cc:	ldr	ip, [sp, #104]	; 0x68
   1a0d0:	mov	r4, fp
   1a0d4:	eor	r8, r8, r5
   1a0d8:	ldr	r5, [sp, #112]	; 0x70
   1a0dc:	lsr	r9, fp, #28
   1a0e0:	orr	ip, ip, r4
   1a0e4:	lsl	fp, fp, #30
   1a0e8:	orr	fp, fp, r1, lsr #2
   1a0ec:	and	ip, ip, r5
   1a0f0:	orr	r9, r9, r1, lsl #4
   1a0f4:	mov	r5, r4
   1a0f8:	lsl	r4, r4, #25
   1a0fc:	orr	r4, r4, r1, lsr #7
   1a100:	eor	r9, r9, fp
   1a104:	adc	sl, sl, lr
   1a108:	eor	r9, r9, r4
   1a10c:	ldr	r4, [sp, #92]	; 0x5c
   1a110:	ldr	fp, [sp, #152]	; 0x98
   1a114:	orr	r6, r2, r1
   1a118:	str	sl, [sp]
   1a11c:	ldr	sl, [sp, #104]	; 0x68
   1a120:	and	r7, r6, r3
   1a124:	and	r6, r2, r1
   1a128:	orr	r6, r7, r6
   1a12c:	and	r5, sl, r5
   1a130:	lsr	r7, r4, #1
   1a134:	mov	sl, r4
   1a138:	lsr	r4, r4, #8
   1a13c:	orr	r4, r4, fp, lsl #24
   1a140:	orr	r7, r7, fp, lsl #31
   1a144:	orr	r5, ip, r5
   1a148:	lsr	ip, fp, #1
   1a14c:	adds	r8, r8, r6
   1a150:	eor	r7, r7, r4
   1a154:	orr	r6, ip, sl, lsl #31
   1a158:	lsr	r4, sl, #7
   1a15c:	ldr	ip, [sp, #52]	; 0x34
   1a160:	orr	r4, r4, fp, lsl #25
   1a164:	adc	r5, r9, r5
   1a168:	eor	r4, r4, r7
   1a16c:	mov	r9, sl
   1a170:	ldr	r7, [sp, #52]	; 0x34
   1a174:	adds	r0, r8, r0
   1a178:	ldr	sl, [sp, #140]	; 0x8c
   1a17c:	lsr	r8, ip, #19
   1a180:	lsr	ip, fp, #8
   1a184:	orr	ip, ip, r9, lsl #24
   1a188:	eor	ip, ip, r6
   1a18c:	lsl	r6, r7, #3
   1a190:	mov	r9, sl
   1a194:	orr	r8, r8, sl, lsl #13
   1a198:	orr	r6, r6, sl, lsr #29
   1a19c:	lsr	r7, r7, #6
   1a1a0:	adc	sl, r5, lr
   1a1a4:	eor	lr, r8, r6
   1a1a8:	ldr	r8, [sp, #16]
   1a1ac:	lsl	r6, r9, #3
   1a1b0:	lsr	r5, r9, #19
   1a1b4:	orr	r7, r7, r9, lsl #26
   1a1b8:	ldr	r9, [sp, #148]	; 0x94
   1a1bc:	adds	r4, r4, r8
   1a1c0:	eor	r7, r7, lr
   1a1c4:	eor	ip, ip, fp, lsr #7
   1a1c8:	ldr	lr, [sp, #60]	; 0x3c
   1a1cc:	ldr	fp, [sp, #52]	; 0x34
   1a1d0:	adc	ip, ip, r9
   1a1d4:	ldr	r9, [sp, #120]	; 0x78
   1a1d8:	adds	r4, r4, lr
   1a1dc:	orr	r8, r6, fp, lsr #29
   1a1e0:	adc	r6, ip, r9
   1a1e4:	ldr	ip, [sp, #140]	; 0x8c
   1a1e8:	orr	r5, r5, fp, lsl #13
   1a1ec:	eor	r5, r5, r8
   1a1f0:	ldr	fp, [sp, #32]
   1a1f4:	eor	ip, r5, ip, lsr #6
   1a1f8:	adds	r5, r4, r7
   1a1fc:	ldr	r7, [sp, #4]
   1a200:	mov	r4, fp
   1a204:	eor	r4, r4, r7
   1a208:	ldr	r7, [sp, #44]	; 0x2c
   1a20c:	ldr	lr, [pc, #-476]	; 1a038 <dcngettext@plt+0x9020>
   1a210:	mov	r9, r5
   1a214:	lsr	r8, r7, #14
   1a218:	adc	r7, r6, ip
   1a21c:	ldr	ip, [sp, #44]	; 0x2c
   1a220:	adds	lr, r9, lr
   1a224:	str	r9, [sp, #100]	; 0x64
   1a228:	ldr	r9, [sp, #44]	; 0x2c
   1a22c:	lsr	r6, ip, #18
   1a230:	and	ip, r4, r9
   1a234:	ldr	r4, [sp]
   1a238:	ldr	r5, [pc, #-516]	; 1a03c <dcngettext@plt+0x9024>
   1a23c:	eor	ip, ip, fp
   1a240:	orr	r6, r6, r4, lsl #14
   1a244:	ldr	fp, [sp, #36]	; 0x24
   1a248:	orr	r8, r8, r4, lsl #18
   1a24c:	ldr	r4, [sp, #8]
   1a250:	adc	r5, r7, r5
   1a254:	str	r7, [sp, #148]	; 0x94
   1a258:	ldr	r7, [sp, #40]	; 0x28
   1a25c:	adds	lr, lr, r4
   1a260:	mov	r4, fp
   1a264:	eor	r4, r4, r7
   1a268:	eor	r8, r8, r6
   1a26c:	ldr	r7, [sp]
   1a270:	ldr	r6, [sp]
   1a274:	and	r4, r4, r7
   1a278:	mov	r7, r9
   1a27c:	lsl	r9, r9, #23
   1a280:	orr	r9, r9, r6, lsr #9
   1a284:	ldr	r6, [sp, #28]
   1a288:	eor	r8, r8, r9
   1a28c:	adc	r5, r5, r6
   1a290:	ldr	r6, [sp]
   1a294:	adds	ip, ip, lr
   1a298:	ldr	lr, [sp]
   1a29c:	lsr	r6, r6, #14
   1a2a0:	orr	r7, r6, r7, lsl #18
   1a2a4:	lsr	r6, lr, #18
   1a2a8:	ldr	lr, [sp, #44]	; 0x2c
   1a2ac:	ldr	r9, [sp, #44]	; 0x2c
   1a2b0:	eor	r4, r4, fp
   1a2b4:	orr	r6, r6, lr, lsl #14
   1a2b8:	ldr	lr, [sp]
   1a2bc:	adc	r4, r4, r5
   1a2c0:	eor	r6, r6, r7
   1a2c4:	lsl	r5, r0, #30
   1a2c8:	lsr	r7, r0, #28
   1a2cc:	adds	ip, ip, r8
   1a2d0:	orr	r7, r7, sl, lsl #4
   1a2d4:	orr	r5, r5, sl, lsr #2
   1a2d8:	lsl	r8, r0, #25
   1a2dc:	lsl	lr, lr, #23
   1a2e0:	eor	r5, r5, r7
   1a2e4:	orr	lr, lr, r9, lsr #9
   1a2e8:	orr	r8, r8, sl, lsr #7
   1a2ec:	eor	lr, lr, r6
   1a2f0:	eor	r8, r8, r5
   1a2f4:	ldr	r5, [sp, #112]	; 0x70
   1a2f8:	adc	lr, r4, lr
   1a2fc:	orr	r6, r1, r0
   1a300:	adds	r3, r3, ip
   1a304:	and	r7, r6, r2
   1a308:	str	r3, [sp, #8]
   1a30c:	adc	r5, r5, lr
   1a310:	and	r6, r1, r0
   1a314:	ldr	r3, [sp, #184]	; 0xb8
   1a318:	orr	r6, r7, r6
   1a31c:	ldr	r4, [sp, #104]	; 0x68
   1a320:	lsr	r9, sl, #28
   1a324:	lsl	fp, sl, #30
   1a328:	str	r5, [sp, #16]
   1a32c:	ldr	r5, [sp, #20]
   1a330:	adds	r8, r8, r6
   1a334:	orr	fp, fp, r0, lsr #2
   1a338:	ldr	r6, [sp, #20]
   1a33c:	orr	r9, r9, r0, lsl #4
   1a340:	orr	r3, r3, sl
   1a344:	and	r3, r3, r4
   1a348:	eor	r9, r9, fp
   1a34c:	lsl	r4, sl, #25
   1a350:	ldr	fp, [sp, #156]	; 0x9c
   1a354:	orr	r4, r4, r0, lsr #7
   1a358:	lsr	r7, r5, #1
   1a35c:	ldr	r5, [sp, #184]	; 0xb8
   1a360:	eor	r9, r9, r4
   1a364:	lsr	r4, r6, #8
   1a368:	orr	r4, r4, fp, lsl #24
   1a36c:	orr	r7, r7, fp, lsl #31
   1a370:	and	r5, r5, sl
   1a374:	eor	r7, r7, r4
   1a378:	orr	r5, r3, r5
   1a37c:	lsr	r4, r6, #7
   1a380:	lsr	r3, fp, #1
   1a384:	orr	r6, r3, r6, lsl #31
   1a388:	orr	r4, r4, fp, lsl #25
   1a38c:	ldr	r3, [sp, #64]	; 0x40
   1a390:	adc	r5, r9, r5
   1a394:	eor	r4, r4, r7
   1a398:	mov	r9, fp
   1a39c:	ldr	r7, [sp, #20]
   1a3a0:	adds	ip, r8, ip
   1a3a4:	lsr	r8, r3, #19
   1a3a8:	lsr	r3, r9, #8
   1a3ac:	adc	r5, r5, lr
   1a3b0:	orr	r3, r3, r7, lsl #24
   1a3b4:	ldr	r7, [sp, #64]	; 0x40
   1a3b8:	ldr	fp, [sp, #144]	; 0x90
   1a3bc:	str	r5, [sp, #172]	; 0xac
   1a3c0:	ldr	r5, [sp, #64]	; 0x40
   1a3c4:	eor	r3, r3, r6
   1a3c8:	lsl	r6, r7, #3
   1a3cc:	orr	r8, r8, fp, lsl #13
   1a3d0:	orr	r6, r6, fp, lsr #29
   1a3d4:	lsr	r7, r5, #6
   1a3d8:	eor	lr, r8, r6
   1a3dc:	lsr	r5, fp, #19
   1a3e0:	mov	r8, fp
   1a3e4:	orr	r7, r7, fp, lsl #26
   1a3e8:	ldr	fp, [sp, #92]	; 0x5c
   1a3ec:	lsl	r6, r8, #3
   1a3f0:	adds	r4, r4, fp
   1a3f4:	ldr	fp, [sp, #64]	; 0x40
   1a3f8:	eor	r3, r3, r9, lsr #7
   1a3fc:	eor	r7, r7, lr
   1a400:	orr	r8, r6, fp, lsr #29
   1a404:	orr	r5, r5, fp, lsl #13
   1a408:	ldr	fp, [sp, #152]	; 0x98
   1a40c:	ldr	r9, [sp, #4]
   1a410:	adc	r3, r3, fp
   1a414:	ldr	fp, [sp, #76]	; 0x4c
   1a418:	eor	r5, r5, r8
   1a41c:	adds	r4, r4, fp
   1a420:	ldr	fp, [sp, #124]	; 0x7c
   1a424:	ldr	lr, [pc, #-1004]	; 1a040 <dcngettext@plt+0x9028>
   1a428:	adc	r6, r3, fp
   1a42c:	ldr	r3, [sp, #144]	; 0x90
   1a430:	eor	r3, r5, r3, lsr #6
   1a434:	adds	r5, r4, r7
   1a438:	ldr	r7, [sp, #44]	; 0x2c
   1a43c:	mov	r4, r9
   1a440:	eor	r4, r4, r7
   1a444:	ldr	r7, [sp, #8]
   1a448:	adc	r3, r6, r3
   1a44c:	mov	fp, r5
   1a450:	lsr	r8, r7, #14
   1a454:	mov	r7, r3
   1a458:	ldr	r3, [sp, #8]
   1a45c:	str	fp, [sp, #92]	; 0x5c
   1a460:	ldr	r5, [pc, #-1060]	; 1a044 <dcngettext@plt+0x902c>
   1a464:	lsr	r6, r3, #18
   1a468:	ldr	r3, [sp, #8]
   1a46c:	adds	lr, fp, lr
   1a470:	and	r3, r4, r3
   1a474:	ldr	r4, [sp, #16]
   1a478:	ldr	fp, [sp, #40]	; 0x28
   1a47c:	adc	r5, r7, r5
   1a480:	orr	r6, r6, r4, lsl #14
   1a484:	orr	r8, r8, r4, lsl #18
   1a488:	ldr	r4, [sp, #32]
   1a48c:	str	r7, [sp, #152]	; 0x98
   1a490:	ldr	r7, [sp]
   1a494:	adds	lr, lr, r4
   1a498:	eor	r8, r8, r6
   1a49c:	mov	r4, fp
   1a4a0:	ldr	r6, [sp, #8]
   1a4a4:	eor	r4, r4, r7
   1a4a8:	ldr	r7, [sp, #16]
   1a4ac:	eor	r3, r3, r9
   1a4b0:	lsl	r9, r6, #23
   1a4b4:	orr	r9, r9, r7, lsr #9
   1a4b8:	and	r4, r4, r7
   1a4bc:	mov	r6, r7
   1a4c0:	ldr	r7, [sp, #36]	; 0x24
   1a4c4:	lsr	r6, r6, #14
   1a4c8:	adc	r5, r5, r7
   1a4cc:	adds	r3, r3, lr
   1a4d0:	ldr	r7, [sp, #8]
   1a4d4:	ldr	lr, [sp, #16]
   1a4d8:	eor	r8, r8, r9
   1a4dc:	orr	r7, r6, r7, lsl #18
   1a4e0:	lsr	r6, lr, #18
   1a4e4:	ldr	lr, [sp, #8]
   1a4e8:	ldr	r9, [sp, #8]
   1a4ec:	eor	r4, r4, fp
   1a4f0:	orr	r6, r6, lr, lsl #14
   1a4f4:	ldr	lr, [sp, #16]
   1a4f8:	ldr	fp, [sp, #172]	; 0xac
   1a4fc:	adc	r4, r4, r5
   1a500:	lsl	lr, lr, #23
   1a504:	eor	r6, r6, r7
   1a508:	orr	lr, lr, r9, lsr #9
   1a50c:	lsr	r7, ip, #28
   1a510:	lsl	r5, ip, #30
   1a514:	adds	r3, r3, r8
   1a518:	orr	r7, r7, fp, lsl #4
   1a51c:	orr	r5, r5, fp, lsr #2
   1a520:	lsl	r8, ip, #25
   1a524:	eor	lr, lr, r6
   1a528:	adc	lr, r4, lr
   1a52c:	eor	r5, r5, r7
   1a530:	mov	r4, fp
   1a534:	orr	r8, r8, fp, lsr #7
   1a538:	adds	r2, r2, r3
   1a53c:	lsr	r9, fp, #28
   1a540:	eor	r8, r8, r5
   1a544:	lsl	fp, fp, #30
   1a548:	ldr	r5, [sp, #184]	; 0xb8
   1a54c:	orr	fp, fp, ip, lsr #2
   1a550:	orr	r9, r9, ip, lsl #4
   1a554:	str	r2, [sp, #12]
   1a558:	orr	r2, sl, r4
   1a55c:	lsl	r4, r4, #25
   1a560:	and	r2, r2, r5
   1a564:	orr	r4, r4, ip, lsr #7
   1a568:	ldr	r5, [sp, #104]	; 0x68
   1a56c:	eor	r9, r9, fp
   1a570:	orr	r6, r0, ip
   1a574:	eor	r9, r9, r4
   1a578:	ldr	r4, [sp, #68]	; 0x44
   1a57c:	ldr	fp, [sp, #160]	; 0xa0
   1a580:	and	r7, r6, r1
   1a584:	adc	r5, r5, lr
   1a588:	and	r6, r0, ip
   1a58c:	orr	r6, r7, r6
   1a590:	str	r5, [sp, #28]
   1a594:	ldr	r5, [sp, #172]	; 0xac
   1a598:	adds	r8, r8, r6
   1a59c:	lsr	r7, r4, #1
   1a5a0:	mov	r6, r4
   1a5a4:	lsr	r4, r4, #8
   1a5a8:	orr	r4, r4, fp, lsl #24
   1a5ac:	orr	r7, r7, fp, lsl #31
   1a5b0:	and	r5, sl, r5
   1a5b4:	eor	r7, r7, r4
   1a5b8:	orr	r5, r2, r5
   1a5bc:	lsr	r4, r6, #7
   1a5c0:	lsr	r2, fp, #1
   1a5c4:	orr	r6, r2, r6, lsl #31
   1a5c8:	orr	r4, r4, fp, lsl #25
   1a5cc:	ldr	r2, [sp, #100]	; 0x64
   1a5d0:	eor	r4, r4, r7
   1a5d4:	ldr	r7, [sp, #68]	; 0x44
   1a5d8:	adc	r5, r9, r5
   1a5dc:	adds	r3, r8, r3
   1a5e0:	lsr	r8, r2, #19
   1a5e4:	lsr	r2, fp, #8
   1a5e8:	orr	r2, r2, r7, lsl #24
   1a5ec:	ldr	r7, [sp, #100]	; 0x64
   1a5f0:	ldr	r9, [sp, #148]	; 0x94
   1a5f4:	adc	r5, r5, lr
   1a5f8:	eor	r2, r2, r6
   1a5fc:	lsl	r6, r7, #3
   1a600:	orr	r8, r8, r9, lsl #13
   1a604:	orr	r6, r6, r9, lsr #29
   1a608:	str	r5, [sp, #104]	; 0x68
   1a60c:	ldr	r5, [sp, #100]	; 0x64
   1a610:	eor	lr, r8, r6
   1a614:	ldr	r8, [sp, #20]
   1a618:	lsr	r7, r5, #6
   1a61c:	adds	r4, r4, r8
   1a620:	ldr	r8, [sp, #100]	; 0x64
   1a624:	orr	r7, r7, r9, lsl #26
   1a628:	lsl	r6, r9, #3
   1a62c:	eor	r7, r7, lr
   1a630:	lsr	r5, r9, #19
   1a634:	ldr	lr, [sp, #84]	; 0x54
   1a638:	ldr	r9, [sp, #156]	; 0x9c
   1a63c:	eor	r2, r2, fp, lsr #7
   1a640:	orr	r5, r5, r8, lsl #13
   1a644:	orr	r8, r6, r8, lsr #29
   1a648:	ldr	r6, [sp, #128]	; 0x80
   1a64c:	adc	r2, r2, r9
   1a650:	adds	r4, r4, lr
   1a654:	adc	r6, r2, r6
   1a658:	ldr	r2, [sp, #148]	; 0x94
   1a65c:	ldr	fp, [sp, #44]	; 0x2c
   1a660:	eor	r5, r5, r8
   1a664:	eor	r2, r5, r2, lsr #6
   1a668:	adds	r5, r4, r7
   1a66c:	ldr	r7, [sp, #8]
   1a670:	mov	r4, fp
   1a674:	eor	r4, r4, r7
   1a678:	ldr	r7, [sp, #12]
   1a67c:	ldr	lr, [pc, #-1596]	; 1a048 <dcngettext@plt+0x9030>
   1a680:	mov	r9, r5
   1a684:	lsr	r8, r7, #14
   1a688:	adc	r7, r6, r2
   1a68c:	ldr	r2, [sp, #12]
   1a690:	adds	lr, r9, lr
   1a694:	str	r9, [sp, #32]
   1a698:	ldr	r9, [sp, #12]
   1a69c:	lsr	r6, r2, #18
   1a6a0:	and	r2, r4, r9
   1a6a4:	ldr	r4, [sp, #28]
   1a6a8:	ldr	r5, [pc, #-1636]	; 1a04c <dcngettext@plt+0x9034>
   1a6ac:	eor	r2, r2, fp
   1a6b0:	orr	r6, r6, r4, lsl #14
   1a6b4:	ldr	fp, [sp]
   1a6b8:	orr	r8, r8, r4, lsl #18
   1a6bc:	ldr	r4, [sp, #4]
   1a6c0:	adc	r5, r7, r5
   1a6c4:	str	r7, [sp, #180]	; 0xb4
   1a6c8:	ldr	r7, [sp, #16]
   1a6cc:	adds	lr, lr, r4
   1a6d0:	mov	r4, fp
   1a6d4:	eor	r4, r4, r7
   1a6d8:	ldr	r7, [sp, #28]
   1a6dc:	lsl	r9, r9, #23
   1a6e0:	and	r4, r4, r7
   1a6e4:	orr	r9, r9, r7, lsr #9
   1a6e8:	eor	r8, r8, r6
   1a6ec:	mov	r6, r7
   1a6f0:	ldr	r7, [sp, #40]	; 0x28
   1a6f4:	lsr	r6, r6, #14
   1a6f8:	adc	r5, r5, r7
   1a6fc:	adds	r2, r2, lr
   1a700:	ldr	r7, [sp, #12]
   1a704:	ldr	lr, [sp, #28]
   1a708:	eor	r4, r4, fp
   1a70c:	orr	r7, r6, r7, lsl #18
   1a710:	lsr	r6, lr, #18
   1a714:	ldr	lr, [sp, #12]
   1a718:	ldr	fp, [sp, #104]	; 0x68
   1a71c:	eor	r8, r8, r9
   1a720:	orr	r6, r6, lr, lsl #14
   1a724:	ldr	lr, [sp, #28]
   1a728:	ldr	r9, [sp, #12]
   1a72c:	adc	r4, r4, r5
   1a730:	eor	r6, r6, r7
   1a734:	lsl	r5, r3, #30
   1a738:	lsr	r7, r3, #28
   1a73c:	adds	r2, r2, r8
   1a740:	orr	r7, r7, fp, lsl #4
   1a744:	orr	r5, r5, fp, lsr #2
   1a748:	lsl	r8, r3, #25
   1a74c:	lsl	lr, lr, #23
   1a750:	eor	r5, r5, r7
   1a754:	orr	lr, lr, r9, lsr #9
   1a758:	orr	r8, r8, fp, lsr #7
   1a75c:	eor	lr, lr, r6
   1a760:	eor	r8, r8, r5
   1a764:	ldr	r5, [sp, #104]	; 0x68
   1a768:	adc	lr, r4, lr
   1a76c:	ldr	r4, [sp, #172]	; 0xac
   1a770:	adds	r1, r1, r2
   1a774:	str	r1, [sp, #4]
   1a778:	orr	r1, r4, r5
   1a77c:	lsl	r4, r5, #25
   1a780:	ldr	r5, [sp, #184]	; 0xb8
   1a784:	orr	r6, ip, r3
   1a788:	adc	r5, r5, lr
   1a78c:	and	r7, r6, r0
   1a790:	lsr	r9, fp, #28
   1a794:	and	r6, ip, r3
   1a798:	str	r5, [sp, #20]
   1a79c:	lsl	fp, fp, #30
   1a7a0:	ldr	r5, [sp, #24]
   1a7a4:	orr	fp, fp, r3, lsr #2
   1a7a8:	orr	r6, r7, r6
   1a7ac:	orr	r9, r9, r3, lsl #4
   1a7b0:	adds	r8, r8, r6
   1a7b4:	orr	r4, r4, r3, lsr #7
   1a7b8:	ldr	r6, [sp, #24]
   1a7bc:	eor	r9, r9, fp
   1a7c0:	eor	r9, r9, r4
   1a7c4:	ldr	fp, [sp, #164]	; 0xa4
   1a7c8:	ldr	r4, [sp, #172]	; 0xac
   1a7cc:	lsr	r7, r5, #1
   1a7d0:	ldr	r5, [sp, #104]	; 0x68
   1a7d4:	and	r1, r1, sl
   1a7d8:	and	r5, r4, r5
   1a7dc:	lsr	r4, r6, #8
   1a7e0:	orr	r4, r4, fp, lsl #24
   1a7e4:	orr	r7, r7, fp, lsl #31
   1a7e8:	eor	r7, r7, r4
   1a7ec:	orr	r5, r1, r5
   1a7f0:	lsr	r4, r6, #7
   1a7f4:	lsr	r1, fp, #1
   1a7f8:	orr	r6, r1, r6, lsl #31
   1a7fc:	orr	r4, r4, fp, lsl #25
   1a800:	ldr	r1, [sp, #92]	; 0x5c
   1a804:	adc	r5, r9, r5
   1a808:	eor	r4, r4, r7
   1a80c:	mov	r9, fp
   1a810:	ldr	fp, [sp, #152]	; 0x98
   1a814:	ldr	r7, [sp, #24]
   1a818:	adds	r2, r8, r2
   1a81c:	lsr	r8, r1, #19
   1a820:	lsr	r1, r9, #8
   1a824:	adc	r5, r5, lr
   1a828:	orr	r1, r1, r7, lsl #24
   1a82c:	ldr	r7, [sp, #92]	; 0x5c
   1a830:	str	r5, [sp, #112]	; 0x70
   1a834:	ldr	r5, [sp, #92]	; 0x5c
   1a838:	eor	r1, r1, r6
   1a83c:	lsl	r6, r7, #3
   1a840:	orr	r8, r8, fp, lsl #13
   1a844:	orr	r6, r6, fp, lsr #29
   1a848:	lsr	r7, r5, #6
   1a84c:	eor	lr, r8, r6
   1a850:	orr	r7, r7, fp, lsl #26
   1a854:	mov	r8, fp
   1a858:	lsr	r5, fp, #19
   1a85c:	ldr	fp, [sp, #68]	; 0x44
   1a860:	eor	r1, r1, r9, lsr #7
   1a864:	adds	r4, r4, fp
   1a868:	ldr	fp, [sp, #160]	; 0xa0
   1a86c:	ldr	r9, [sp, #92]	; 0x5c
   1a870:	adc	r1, r1, fp
   1a874:	ldr	fp, [sp, #48]	; 0x30
   1a878:	lsl	r6, r8, #3
   1a87c:	adds	r4, r4, fp
   1a880:	ldr	fp, [sp, #132]	; 0x84
   1a884:	orr	r8, r6, r9, lsr #29
   1a888:	adc	r6, r1, fp
   1a88c:	ldr	r1, [sp, #152]	; 0x98
   1a890:	orr	r5, r5, r9, lsl #13
   1a894:	eor	lr, lr, r7
   1a898:	eor	r5, r5, r8
   1a89c:	eor	r1, r5, r1, lsr #6
   1a8a0:	adds	r5, r4, lr
   1a8a4:	adc	r1, r6, r1
   1a8a8:	mov	fp, r1
   1a8ac:	ldr	r1, [sp, #4]
   1a8b0:	ldr	r9, [sp, #8]
   1a8b4:	ldr	r8, [sp, #12]
   1a8b8:	mov	r4, r9
   1a8bc:	lsr	r6, r1, #18
   1a8c0:	ldr	r1, [sp, #4]
   1a8c4:	eor	r4, r4, r8
   1a8c8:	ldr	r8, [sp, #4]
   1a8cc:	ldr	r7, [pc, #-2180]	; 1a050 <dcngettext@plt+0x9038>
   1a8d0:	and	r1, r4, r1
   1a8d4:	ldr	r4, [sp, #20]
   1a8d8:	mov	lr, r5
   1a8dc:	ldr	r5, [pc, #-2192]	; 1a054 <dcngettext@plt+0x903c>
   1a8e0:	str	lr, [sp, #36]	; 0x24
   1a8e4:	lsr	r8, r8, #14
   1a8e8:	adds	lr, lr, r7
   1a8ec:	orr	r6, r6, r4, lsl #14
   1a8f0:	adc	r5, fp, r5
   1a8f4:	orr	r8, r8, r4, lsl #18
   1a8f8:	str	fp, [sp, #160]	; 0xa0
   1a8fc:	ldr	r4, [sp, #44]	; 0x2c
   1a900:	ldr	fp, [sp, #16]
   1a904:	ldr	r7, [sp, #28]
   1a908:	adds	lr, lr, r4
   1a90c:	eor	r8, r8, r6
   1a910:	mov	r4, fp
   1a914:	ldr	r6, [sp, #4]
   1a918:	eor	r4, r4, r7
   1a91c:	ldr	r7, [sp, #20]
   1a920:	eor	r1, r1, r9
   1a924:	lsl	r9, r6, #23
   1a928:	orr	r9, r9, r7, lsr #9
   1a92c:	and	r4, r4, r7
   1a930:	mov	r6, r7
   1a934:	ldr	r7, [sp]
   1a938:	lsr	r6, r6, #14
   1a93c:	adc	r5, r5, r7
   1a940:	adds	r1, r1, lr
   1a944:	ldr	r7, [sp, #4]
   1a948:	ldr	lr, [sp, #20]
   1a94c:	eor	r8, r8, r9
   1a950:	orr	r7, r6, r7, lsl #18
   1a954:	lsr	r6, lr, #18
   1a958:	ldr	lr, [sp, #4]
   1a95c:	ldr	r9, [sp, #4]
   1a960:	eor	r4, r4, fp
   1a964:	orr	r6, r6, lr, lsl #14
   1a968:	ldr	lr, [sp, #20]
   1a96c:	ldr	fp, [sp, #112]	; 0x70
   1a970:	adc	r4, r4, r5
   1a974:	lsl	lr, lr, #23
   1a978:	eor	r6, r6, r7
   1a97c:	orr	lr, lr, r9, lsr #9
   1a980:	lsr	r7, r2, #28
   1a984:	lsl	r5, r2, #30
   1a988:	adds	r1, r1, r8
   1a98c:	orr	r7, r7, fp, lsl #4
   1a990:	orr	r5, r5, fp, lsr #2
   1a994:	eor	lr, lr, r6
   1a998:	orr	r6, r3, r2
   1a99c:	adc	lr, r4, lr
   1a9a0:	eor	r5, r5, r7
   1a9a4:	adds	r4, r0, r1
   1a9a8:	and	r7, r6, ip
   1a9ac:	and	r6, r3, r2
   1a9b0:	orr	r6, r7, r6
   1a9b4:	str	r4, [sp]
   1a9b8:	ldr	r4, [sp, #104]	; 0x68
   1a9bc:	ldr	r7, [sp, #112]	; 0x70
   1a9c0:	lsl	r8, r2, #25
   1a9c4:	orr	r8, r8, fp, lsr #7
   1a9c8:	orr	r0, r4, r7
   1a9cc:	lsr	r9, fp, #28
   1a9d0:	ldr	r4, [sp, #172]	; 0xac
   1a9d4:	lsl	fp, fp, #30
   1a9d8:	orr	fp, fp, r2, lsr #2
   1a9dc:	eor	r5, r5, r8
   1a9e0:	orr	r9, r9, r2, lsl #4
   1a9e4:	ldr	r8, [sp, #72]	; 0x48
   1a9e8:	adc	sl, sl, lr
   1a9ec:	and	r0, r0, r4
   1a9f0:	adds	r6, r5, r6
   1a9f4:	eor	r9, r9, fp
   1a9f8:	lsl	r4, r7, #25
   1a9fc:	mov	fp, r7
   1aa00:	ldr	r5, [sp, #104]	; 0x68
   1aa04:	ldr	r7, [sp, #108]	; 0x6c
   1aa08:	orr	r4, r4, r2, lsr #7
   1aa0c:	eor	r9, r9, r4
   1aa10:	and	r5, r5, fp
   1aa14:	lsr	r4, r8, #1
   1aa18:	mov	fp, r8
   1aa1c:	lsr	r8, r8, #8
   1aa20:	orr	r8, r8, r7, lsl #24
   1aa24:	orr	r4, r4, r7, lsl #31
   1aa28:	eor	r4, r4, r8
   1aa2c:	orr	r5, r0, r5
   1aa30:	lsr	r8, fp, #7
   1aa34:	lsr	r0, r7, #1
   1aa38:	adc	r5, r9, r5
   1aa3c:	orr	r8, r8, r7, lsl #25
   1aa40:	orr	r9, r0, fp, lsl #31
   1aa44:	ldr	r0, [sp, #32]
   1aa48:	eor	r8, r8, r4
   1aa4c:	ldr	r4, [sp, #72]	; 0x48
   1aa50:	adds	r1, r6, r1
   1aa54:	lsr	r6, r0, #19
   1aa58:	lsr	r0, r7, #8
   1aa5c:	orr	r0, r0, r4, lsl #24
   1aa60:	eor	r0, r0, r9
   1aa64:	ldr	r9, [sp, #32]
   1aa68:	ldr	fp, [sp, #180]	; 0xb4
   1aa6c:	adc	r5, r5, lr
   1aa70:	lsl	r4, r9, #3
   1aa74:	eor	r0, r0, r7, lsr #7
   1aa78:	ldr	r7, [sp, #32]
   1aa7c:	orr	r6, r6, fp, lsl #13
   1aa80:	orr	r4, r4, fp, lsr #29
   1aa84:	str	r5, [sp, #44]	; 0x2c
   1aa88:	lsr	r5, r9, #6
   1aa8c:	ldr	r9, [sp, #24]
   1aa90:	eor	lr, r6, r4
   1aa94:	orr	r5, r5, fp, lsl #26
   1aa98:	lsl	r6, fp, #3
   1aa9c:	lsr	r4, fp, #19
   1aaa0:	adds	r8, r8, r9
   1aaa4:	orr	r4, r4, r7, lsl #13
   1aaa8:	ldr	r9, [sp, #164]	; 0xa4
   1aaac:	orr	r7, r6, r7, lsr #29
   1aab0:	eor	r5, r5, lr
   1aab4:	ldr	lr, [sp, #88]	; 0x58
   1aab8:	eor	r4, r4, r7
   1aabc:	ldr	r7, [sp, #136]	; 0x88
   1aac0:	adc	r0, r0, r9
   1aac4:	adds	r8, r8, lr
   1aac8:	adc	r6, r0, r7
   1aacc:	eor	r0, r4, fp, lsr #6
   1aad0:	ldr	fp, [sp, #12]
   1aad4:	ldr	r9, [sp, #4]
   1aad8:	adds	r5, r8, r5
   1aadc:	mov	r4, fp
   1aae0:	eor	r4, r4, r9
   1aae4:	adc	r9, r6, r0
   1aae8:	ldr	r0, [sp]
   1aaec:	ldr	lr, [pc, #-2716]	; 1a058 <dcngettext@plt+0x9040>
   1aaf0:	mov	r7, r5
   1aaf4:	lsr	r6, r0, #18
   1aaf8:	ldr	r0, [sp]
   1aafc:	ldr	r8, [sp]
   1ab00:	and	r0, r4, r0
   1ab04:	eor	r0, r0, fp
   1ab08:	ldr	r4, [sp, #8]
   1ab0c:	ldr	fp, [sp, #28]
   1ab10:	ldr	r5, [pc, #-2748]	; 1a05c <dcngettext@plt+0x9044>
   1ab14:	adds	lr, r7, lr
   1ab18:	str	r7, [sp, #68]	; 0x44
   1ab1c:	ldr	r7, [sp, #20]
   1ab20:	adc	r5, r9, r5
   1ab24:	adds	lr, lr, r4
   1ab28:	mov	r4, fp
   1ab2c:	eor	r4, r4, r7
   1ab30:	lsr	r8, r8, #14
   1ab34:	ldr	r7, [sp]
   1ab38:	orr	r6, r6, sl, lsl #14
   1ab3c:	orr	r8, r8, sl, lsl #18
   1ab40:	eor	r8, r8, r6
   1ab44:	ldr	r6, [sp, #16]
   1ab48:	str	r9, [sp, #156]	; 0x9c
   1ab4c:	lsl	r9, r7, #23
   1ab50:	adc	r5, r5, r6
   1ab54:	orr	r9, r9, sl, lsr #9
   1ab58:	adds	r0, r0, lr
   1ab5c:	ldr	lr, [sp]
   1ab60:	lsr	r6, sl, #14
   1ab64:	eor	r8, r8, r9
   1ab68:	ldr	r9, [sp]
   1ab6c:	orr	r7, r6, r7, lsl #18
   1ab70:	lsr	r6, sl, #18
   1ab74:	and	r4, r4, sl
   1ab78:	orr	r6, r6, lr, lsl #14
   1ab7c:	lsl	lr, sl, #23
   1ab80:	eor	r6, r6, r7
   1ab84:	eor	r4, r4, fp
   1ab88:	orr	lr, lr, r9, lsr #9
   1ab8c:	ldr	fp, [sp, #44]	; 0x2c
   1ab90:	adc	r4, r4, r5
   1ab94:	eor	lr, lr, r6
   1ab98:	adds	r0, r0, r8
   1ab9c:	adc	lr, r4, lr
   1aba0:	lsr	r7, r1, #28
   1aba4:	adds	ip, ip, r0
   1aba8:	lsl	r5, r1, #30
   1abac:	orr	r6, r2, r1
   1abb0:	orr	r7, r7, fp, lsl #4
   1abb4:	orr	r5, r5, fp, lsr #2
   1abb8:	str	ip, [sp, #40]	; 0x28
   1abbc:	ldr	ip, [sp, #112]	; 0x70
   1abc0:	mov	r4, fp
   1abc4:	lsl	r8, r1, #25
   1abc8:	eor	r5, r5, r7
   1abcc:	and	r7, r6, r3
   1abd0:	and	r6, r2, r1
   1abd4:	orr	r8, r8, fp, lsr #7
   1abd8:	orr	r6, r7, r6
   1abdc:	lsr	r9, fp, #28
   1abe0:	mov	r7, r4
   1abe4:	orr	ip, ip, r4
   1abe8:	lsl	fp, fp, #30
   1abec:	ldr	r4, [sp, #104]	; 0x68
   1abf0:	orr	fp, fp, r1, lsr #2
   1abf4:	orr	r9, r9, r1, lsl #4
   1abf8:	and	ip, ip, r4
   1abfc:	eor	r9, r9, fp
   1ac00:	lsl	r4, r7, #25
   1ac04:	mov	fp, r7
   1ac08:	ldr	r7, [sp, #172]	; 0xac
   1ac0c:	eor	r5, r5, r8
   1ac10:	adc	r7, r7, lr
   1ac14:	adds	r5, r5, r6
   1ac18:	ldr	r6, [sp, #112]	; 0x70
   1ac1c:	ldr	r8, [sp, #176]	; 0xb0
   1ac20:	str	r7, [sp, #24]
   1ac24:	orr	r4, r4, r1, lsr #7
   1ac28:	ldr	r7, [sp, #96]	; 0x60
   1ac2c:	and	r6, r6, fp
   1ac30:	orr	ip, ip, r6
   1ac34:	eor	r9, r9, r4
   1ac38:	mov	fp, r7
   1ac3c:	adc	r9, r9, ip
   1ac40:	adds	r5, r5, r0
   1ac44:	lsr	r6, r8, #1
   1ac48:	str	r5, [sp, #164]	; 0xa4
   1ac4c:	lsr	ip, r8, #8
   1ac50:	ldr	r5, [sp, #36]	; 0x24
   1ac54:	orr	ip, ip, fp, lsl #24
   1ac58:	orr	r6, r6, fp, lsl #31
   1ac5c:	lsr	r4, r7, #1
   1ac60:	eor	r6, r6, ip
   1ac64:	lsr	r7, r7, #8
   1ac68:	ldr	ip, [sp, #36]	; 0x24
   1ac6c:	orr	r7, r7, r8, lsl #24
   1ac70:	orr	r4, r4, r8, lsl #31
   1ac74:	lsr	r0, r5, #19
   1ac78:	ldr	r5, [sp, #160]	; 0xa0
   1ac7c:	eor	r4, r4, r7
   1ac80:	lsr	r7, fp, #7
   1ac84:	orr	r7, r7, r8, lsl #25
   1ac88:	lsl	ip, ip, #3
   1ac8c:	orr	ip, ip, r5, lsr #29
   1ac90:	orr	r0, r0, r5, lsl #13
   1ac94:	eor	r4, r4, r7
   1ac98:	mov	r7, r5
   1ac9c:	ldr	r5, [sp, #36]	; 0x24
   1aca0:	eor	r6, r6, r8, lsr #7
   1aca4:	ldr	r8, [sp, #36]	; 0x24
   1aca8:	adc	fp, r9, lr
   1acac:	lsr	r5, r5, #6
   1acb0:	ldr	lr, [sp, #72]	; 0x48
   1acb4:	eor	r0, r0, ip
   1acb8:	orr	r5, r5, r7, lsl #26
   1acbc:	lsr	ip, r7, #19
   1acc0:	mov	r9, r7
   1acc4:	adds	r4, r4, lr
   1acc8:	eor	r5, r5, r0
   1accc:	lsl	lr, r7, #3
   1acd0:	ldr	r0, [sp, #108]	; 0x6c
   1acd4:	orr	r7, ip, r8, lsl #13
   1acd8:	ldr	ip, [sp, #52]	; 0x34
   1acdc:	adc	r6, r6, r0
   1ace0:	orr	lr, lr, r8, lsr #29
   1ace4:	adds	r4, r4, ip
   1ace8:	ldr	ip, [sp, #140]	; 0x8c
   1acec:	eor	lr, lr, r7
   1acf0:	adc	r6, r6, ip
   1acf4:	eor	lr, lr, r9, lsr #6
   1acf8:	adds	r5, r4, r5
   1acfc:	adc	r7, r6, lr
   1ad00:	ldr	r6, [sp, #40]	; 0x28
   1ad04:	mov	r9, r5
   1ad08:	ldr	r5, [sp, #40]	; 0x28
   1ad0c:	lsr	lr, r6, #18
   1ad10:	ldr	r0, [pc, #-3256]	; 1a060 <dcngettext@plt+0x9048>
   1ad14:	ldr	r6, [sp, #24]
   1ad18:	ldr	r8, [sp, #4]
   1ad1c:	ldr	ip, [sp]
   1ad20:	adds	r0, r9, r0
   1ad24:	str	r9, [sp, #72]	; 0x48
   1ad28:	lsr	r5, r5, #14
   1ad2c:	ldr	r9, [sp, #40]	; 0x28
   1ad30:	eor	ip, r8, ip
   1ad34:	orr	r5, r5, r6, lsl #18
   1ad38:	ldr	r4, [pc, #-3292]	; 1a064 <dcngettext@plt+0x904c>
   1ad3c:	orr	r6, lr, r6, lsl #14
   1ad40:	ldr	lr, [sp, #12]
   1ad44:	and	ip, ip, r9
   1ad48:	eor	r5, r5, r6
   1ad4c:	ldr	r6, [sp, #28]
   1ad50:	adc	r4, r7, r4
   1ad54:	str	r7, [sp, #108]	; 0x6c
   1ad58:	adds	r0, r0, lr
   1ad5c:	ldr	r7, [sp, #20]
   1ad60:	eor	ip, ip, r8
   1ad64:	ldr	r8, [sp, #24]
   1ad68:	adc	r4, r4, r6
   1ad6c:	adds	ip, ip, r0
   1ad70:	ldr	r0, [sp, #24]
   1ad74:	eor	lr, r7, sl
   1ad78:	lsl	r7, r9, #23
   1ad7c:	orr	r7, r7, r8, lsr #9
   1ad80:	mov	r6, r9
   1ad84:	and	lr, lr, r8
   1ad88:	lsr	r8, r8, #14
   1ad8c:	orr	r8, r8, r9, lsl #18
   1ad90:	lsr	r9, r0, #18
   1ad94:	ldr	r0, [sp, #20]
   1ad98:	orr	r9, r9, r6, lsl #14
   1ad9c:	eor	lr, lr, r0
   1ada0:	eor	r8, r8, r9
   1ada4:	ldr	r0, [sp, #24]
   1ada8:	ldr	r9, [sp, #164]	; 0xa4
   1adac:	eor	r5, r5, r7
   1adb0:	ldr	r7, [sp, #40]	; 0x28
   1adb4:	lsl	r6, r0, #23
   1adb8:	adc	r4, lr, r4
   1adbc:	lsr	r0, r9, #28
   1adc0:	lsl	lr, r9, #30
   1adc4:	orr	r7, r6, r7, lsr #9
   1adc8:	orr	r0, r0, fp, lsl #4
   1adcc:	orr	r6, lr, fp, lsr #2
   1add0:	adds	ip, ip, r5
   1add4:	eor	r8, r8, r7
   1add8:	lsl	lr, r9, #25
   1addc:	eor	r0, r0, r6
   1ade0:	lsl	r7, fp, #30
   1ade4:	lsr	r6, fp, #28
   1ade8:	adc	r4, r4, r8
   1adec:	orr	r5, r1, r9
   1adf0:	adds	r3, r3, ip
   1adf4:	ldr	r8, [sp, #44]	; 0x2c
   1adf8:	orr	lr, lr, fp, lsr #7
   1adfc:	orr	r7, r7, r9, lsr #2
   1ae00:	orr	r6, r6, r9, lsl #4
   1ae04:	str	r3, [sp, #12]
   1ae08:	eor	r0, r0, lr
   1ae0c:	and	r3, r1, r9
   1ae10:	ldr	lr, [sp, #112]	; 0x70
   1ae14:	and	r5, r5, r2
   1ae18:	eor	r6, r6, r7
   1ae1c:	ldr	r7, [sp, #104]	; 0x68
   1ae20:	orr	r5, r5, r3
   1ae24:	orr	r3, r8, fp
   1ae28:	adc	r7, r7, r4
   1ae2c:	and	r3, r3, lr
   1ae30:	adds	r5, r0, r5
   1ae34:	lsl	lr, fp, #25
   1ae38:	mov	r0, r8
   1ae3c:	orr	lr, lr, r9, lsr #7
   1ae40:	and	r0, r0, fp
   1ae44:	ldr	r9, [sp, #56]	; 0x38
   1ae48:	orr	r3, r3, r0
   1ae4c:	eor	r6, r6, lr
   1ae50:	ldr	lr, [sp, #168]	; 0xa8
   1ae54:	adc	r6, r6, r3
   1ae58:	adds	r5, r5, ip
   1ae5c:	str	r7, [sp, #104]	; 0x68
   1ae60:	str	r5, [sp, #192]	; 0xc0
   1ae64:	lsr	r7, r9, #1
   1ae68:	ldr	r5, [sp, #68]	; 0x44
   1ae6c:	lsr	r8, r9, #8
   1ae70:	orr	r8, r8, lr, lsl #24
   1ae74:	orr	r7, r7, lr, lsl #31
   1ae78:	eor	r7, r7, r8
   1ae7c:	lsr	r8, r9, #7
   1ae80:	orr	r8, r8, lr, lsl #25
   1ae84:	lsr	r0, lr, #1
   1ae88:	lsr	r3, r5, #19
   1ae8c:	lsr	ip, lr, #8
   1ae90:	mov	r5, lr
   1ae94:	ldr	lr, [sp, #56]	; 0x38
   1ae98:	orr	r0, r0, r9, lsl #31
   1ae9c:	ldr	r9, [sp, #156]	; 0x9c
   1aea0:	orr	ip, ip, lr, lsl #24
   1aea4:	ldr	lr, [sp, #68]	; 0x44
   1aea8:	adc	r4, r6, r4
   1aeac:	eor	r0, r0, ip
   1aeb0:	lsl	ip, lr, #3
   1aeb4:	orr	ip, ip, r9, lsr #29
   1aeb8:	str	r4, [sp, #8]
   1aebc:	orr	r3, r3, r9, lsl #13
   1aec0:	lsr	r4, lr, #6
   1aec4:	mov	r6, lr
   1aec8:	eor	r3, r3, ip
   1aecc:	ldr	lr, [sp, #96]	; 0x60
   1aed0:	orr	r4, r4, r9, lsl #26
   1aed4:	eor	r4, r4, r3
   1aed8:	eor	r7, r7, r8
   1aedc:	ldr	r3, [sp, #64]	; 0x40
   1aee0:	ldr	r8, [sp, #176]	; 0xb0
   1aee4:	lsr	ip, r9, #19
   1aee8:	adds	r7, r7, lr
   1aeec:	eor	r0, r0, r5, lsr #7
   1aef0:	lsl	lr, r9, #3
   1aef4:	ldr	r9, [sp, #144]	; 0x90
   1aef8:	orr	r5, ip, r6, lsl #13
   1aefc:	adc	r0, r0, r8
   1af00:	ldr	ip, [sp, #156]	; 0x9c
   1af04:	adds	r7, r7, r3
   1af08:	orr	lr, lr, r6, lsr #29
   1af0c:	ldr	r8, [sp]
   1af10:	adc	r6, r0, r9
   1af14:	eor	lr, lr, r5
   1af18:	ldr	r9, [sp, #12]
   1af1c:	adds	r5, r7, r4
   1af20:	ldr	r4, [sp, #40]	; 0x28
   1af24:	eor	lr, lr, ip, lsr #6
   1af28:	eor	r0, r8, r4
   1af2c:	mov	r7, r5
   1af30:	lsr	r4, r9, #14
   1af34:	adc	r5, r6, lr
   1af38:	and	r0, r0, r9
   1af3c:	mov	r6, r9
   1af40:	lsr	lr, r9, #18
   1af44:	ldr	r3, [pc, #-3812]	; 1a068 <dcngettext@plt+0x9050>
   1af48:	ldr	r9, [sp, #104]	; 0x68
   1af4c:	ldr	ip, [pc, #-3816]	; 1a06c <dcngettext@plt+0x9054>
   1af50:	adds	r3, r7, r3
   1af54:	orr	lr, lr, r9, lsl #14
   1af58:	adc	ip, r5, ip
   1af5c:	orr	r4, r4, r9, lsl #18
   1af60:	str	r5, [sp, #16]
   1af64:	ldr	r5, [sp, #4]
   1af68:	eor	r4, r4, lr
   1af6c:	ldr	lr, [sp, #20]
   1af70:	adds	r3, r3, r5
   1af74:	eor	r0, r0, r8
   1af78:	mov	r8, r6
   1af7c:	adc	ip, ip, lr
   1af80:	str	r7, [sp, #28]
   1af84:	mov	lr, r8
   1af88:	lsr	r7, r9, #14
   1af8c:	orr	r7, r7, r8, lsl #18
   1af90:	lsr	r8, r9, #18
   1af94:	orr	r8, r8, lr, lsl #14
   1af98:	ldr	r5, [sp, #24]
   1af9c:	lsl	r6, r6, #23
   1afa0:	orr	r6, r6, r9, lsr #9
   1afa4:	eor	r7, r7, r8
   1afa8:	ldr	r8, [sp, #192]	; 0xc0
   1afac:	eor	r4, r4, r6
   1afb0:	eor	r5, sl, r5
   1afb4:	ldr	r6, [sp, #8]
   1afb8:	and	r5, r5, r9
   1afbc:	lsl	r9, r9, #23
   1afc0:	adds	r0, r0, r3
   1afc4:	orr	r9, r9, lr, lsr #9
   1afc8:	lsr	r3, r8, #28
   1afcc:	lsl	lr, r8, #30
   1afd0:	orr	r3, r3, r6, lsl #4
   1afd4:	orr	r6, lr, r6, lsr #2
   1afd8:	eor	r7, r7, r9
   1afdc:	eor	r3, r3, r6
   1afe0:	ldr	r9, [sp, #164]	; 0xa4
   1afe4:	ldr	r6, [sp, #8]
   1afe8:	eor	r5, r5, sl
   1afec:	adc	ip, r5, ip
   1aff0:	lsl	r5, r8, #25
   1aff4:	adds	r0, r0, r4
   1aff8:	orr	r5, r5, r6, lsr #7
   1affc:	lsr	r4, r6, #28
   1b000:	ldr	r6, [sp, #8]
   1b004:	adc	ip, ip, r7
   1b008:	adds	r2, r2, r0
   1b00c:	lsl	r6, r6, #30
   1b010:	orr	lr, r9, r8
   1b014:	mov	r7, r8
   1b018:	orr	r6, r6, r8, lsr #2
   1b01c:	str	r2, [sp, #96]	; 0x60
   1b020:	orr	r4, r4, r8, lsl #4
   1b024:	and	r2, r9, r8
   1b028:	ldr	r8, [sp, #8]
   1b02c:	eor	r3, r3, r5
   1b030:	and	lr, lr, r1
   1b034:	ldr	r5, [sp, #44]	; 0x2c
   1b038:	orr	lr, lr, r2
   1b03c:	orr	r2, fp, r8
   1b040:	and	r2, r2, r5
   1b044:	lsl	r5, r8, #25
   1b048:	orr	r5, r5, r7, lsr #7
   1b04c:	ldr	r7, [sp, #112]	; 0x70
   1b050:	eor	r4, r4, r6
   1b054:	adc	r6, r7, ip
   1b058:	ldr	r7, [sp, #80]	; 0x50
   1b05c:	str	r6, [sp, #112]	; 0x70
   1b060:	ldr	r6, [sp, #116]	; 0x74
   1b064:	adds	lr, r3, lr
   1b068:	and	r3, fp, r8
   1b06c:	orr	r2, r2, r3
   1b070:	mov	r8, r7
   1b074:	eor	r4, r4, r5
   1b078:	lsr	r5, r7, #1
   1b07c:	lsr	r7, r7, #8
   1b080:	ldr	r9, [sp, #72]	; 0x48
   1b084:	orr	r7, r7, r6, lsl #24
   1b088:	adc	r4, r4, r2
   1b08c:	orr	r5, r5, r6, lsl #31
   1b090:	adds	r0, lr, r0
   1b094:	str	r0, [sp, #172]	; 0xac
   1b098:	ldr	lr, [sp, #108]	; 0x6c
   1b09c:	eor	r5, r5, r7
   1b0a0:	lsr	r3, r6, #1
   1b0a4:	lsr	r7, r8, #7
   1b0a8:	lsr	r0, r6, #8
   1b0ac:	orr	r7, r7, r6, lsl #25
   1b0b0:	orr	r0, r0, r8, lsl #24
   1b0b4:	orr	r3, r3, r8, lsl #31
   1b0b8:	adc	r4, r4, ip
   1b0bc:	lsr	r2, r9, #19
   1b0c0:	eor	r5, r5, r7
   1b0c4:	eor	r3, r3, r0
   1b0c8:	mov	r7, lr
   1b0cc:	lsl	r0, r9, #3
   1b0d0:	orr	r0, r0, lr, lsr #29
   1b0d4:	str	r4, [sp, #176]	; 0xb0
   1b0d8:	orr	r2, r2, lr, lsl #13
   1b0dc:	ldr	r4, [sp, #56]	; 0x38
   1b0e0:	eor	r2, r2, r0
   1b0e4:	lsr	r0, r7, #19
   1b0e8:	adds	r5, r5, r4
   1b0ec:	orr	r4, r0, r9, lsl #13
   1b0f0:	ldr	r0, [sp, #168]	; 0xa8
   1b0f4:	lsr	lr, r9, #6
   1b0f8:	lsl	ip, r7, #3
   1b0fc:	eor	r3, r3, r6, lsr #7
   1b100:	adc	r6, r3, r0
   1b104:	orr	lr, lr, r7, lsl #26
   1b108:	ldr	r3, [sp, #100]	; 0x64
   1b10c:	orr	ip, ip, r9, lsr #29
   1b110:	eor	r2, r2, lr
   1b114:	eor	ip, ip, r4
   1b118:	ldr	lr, [sp, #148]	; 0x94
   1b11c:	adds	r5, r5, r3
   1b120:	eor	ip, ip, r7, lsr #6
   1b124:	ldr	r0, [sp, #12]
   1b128:	ldr	r7, [sp, #40]	; 0x28
   1b12c:	ldr	r3, [pc, #4084]	; 1c128 <dcngettext@plt+0xb110>
   1b130:	ldr	r9, [sp, #96]	; 0x60
   1b134:	adc	r6, r6, lr
   1b138:	adds	r5, r5, r2
   1b13c:	ldr	r8, [sp, #112]	; 0x70
   1b140:	eor	r2, r7, r0
   1b144:	str	r5, [sp, #4]
   1b148:	adc	r0, r6, ip
   1b14c:	ldr	lr, [pc, #4056]	; 1c12c <dcngettext@plt+0xb114>
   1b150:	adds	r3, r5, r3
   1b154:	ldr	r5, [sp]
   1b158:	adc	lr, r0, lr
   1b15c:	lsr	r4, r9, #14
   1b160:	adds	r3, r3, r5
   1b164:	lsr	ip, r9, #18
   1b168:	str	r0, [sp, #20]
   1b16c:	ldr	r5, [sp, #104]	; 0x68
   1b170:	ldr	r0, [sp, #24]
   1b174:	orr	ip, ip, r8, lsl #14
   1b178:	orr	r4, r4, r8, lsl #18
   1b17c:	and	r2, r2, r9
   1b180:	eor	r5, r0, r5
   1b184:	eor	r4, r4, ip
   1b188:	lsl	r6, r9, #23
   1b18c:	mov	ip, r9
   1b190:	mov	r9, r8
   1b194:	and	r5, r5, r8
   1b198:	orr	r6, r6, r8, lsr #9
   1b19c:	adc	lr, lr, sl
   1b1a0:	eor	r5, r5, r0
   1b1a4:	ldr	sl, [sp, #172]	; 0xac
   1b1a8:	eor	r2, r2, r7
   1b1ac:	lsl	r0, r9, #23
   1b1b0:	lsr	r7, r8, #14
   1b1b4:	lsr	r8, r8, #18
   1b1b8:	orr	r8, r8, ip, lsl #14
   1b1bc:	orr	r0, r0, ip, lsr #9
   1b1c0:	orr	r7, r7, ip, lsl #18
   1b1c4:	ldr	ip, [sp, #176]	; 0xb0
   1b1c8:	adds	r2, r2, r3
   1b1cc:	eor	r4, r4, r6
   1b1d0:	eor	r7, r7, r8
   1b1d4:	lsr	r3, sl, #28
   1b1d8:	ldr	r8, [sp, #192]	; 0xc0
   1b1dc:	lsl	r9, sl, #30
   1b1e0:	adc	lr, r5, lr
   1b1e4:	orr	r9, r9, ip, lsr #2
   1b1e8:	mov	r5, sl
   1b1ec:	adds	r2, r2, r4
   1b1f0:	orr	r3, r3, ip, lsl #4
   1b1f4:	ldr	r4, [sp, #164]	; 0xa4
   1b1f8:	eor	r7, r7, r0
   1b1fc:	eor	r3, r3, r9
   1b200:	orr	r0, r8, r5
   1b204:	mov	r9, ip
   1b208:	adc	lr, lr, r7
   1b20c:	and	r4, r0, r4
   1b210:	mov	r7, r9
   1b214:	and	r0, r8, r5
   1b218:	lsl	r6, r9, #30
   1b21c:	orr	r0, r4, r0
   1b220:	lsr	ip, ip, #28
   1b224:	mov	r4, r7
   1b228:	adds	r1, r1, r2
   1b22c:	orr	r6, r6, r5, lsr #2
   1b230:	orr	ip, ip, r5, lsl #4
   1b234:	lsl	sl, sl, #25
   1b238:	orr	sl, sl, r9, lsr #7
   1b23c:	str	r1, [sp, #168]	; 0xa8
   1b240:	ldr	r9, [sp, #8]
   1b244:	eor	ip, ip, r6
   1b248:	lsl	r1, r4, #25
   1b24c:	mov	r6, r4
   1b250:	ldr	r4, [sp, #44]	; 0x2c
   1b254:	eor	r3, r3, sl
   1b258:	adc	r4, r4, lr
   1b25c:	ldr	sl, [sp, #60]	; 0x3c
   1b260:	adds	r0, r3, r0
   1b264:	orr	r1, r1, r5, lsr #7
   1b268:	str	r4, [sp, #44]	; 0x2c
   1b26c:	mov	r3, r9
   1b270:	ldr	r4, [sp, #120]	; 0x78
   1b274:	orr	r7, r9, r7
   1b278:	and	r7, r7, fp
   1b27c:	eor	ip, ip, r1
   1b280:	and	r1, r3, r6
   1b284:	lsr	r5, sl, #1
   1b288:	orr	r1, r7, r1
   1b28c:	lsr	r3, sl, #8
   1b290:	adc	r1, ip, r1
   1b294:	orr	r3, r3, r4, lsl #24
   1b298:	orr	r5, r5, r4, lsl #31
   1b29c:	lsr	ip, r4, #1
   1b2a0:	ldr	r6, [sp, #28]
   1b2a4:	eor	r5, r5, r3
   1b2a8:	mov	r9, sl
   1b2ac:	lsr	r3, sl, #7
   1b2b0:	orr	ip, ip, sl, lsl #31
   1b2b4:	adds	sl, r0, r2
   1b2b8:	str	sl, [sp, #184]	; 0xb8
   1b2bc:	lsr	r0, r4, #8
   1b2c0:	ldr	sl, [sp, #16]
   1b2c4:	orr	r0, r0, r9, lsl #24
   1b2c8:	lsr	r2, r6, #19
   1b2cc:	eor	ip, ip, r0
   1b2d0:	lsl	r0, r6, #3
   1b2d4:	orr	r0, r0, sl, lsr #29
   1b2d8:	orr	r3, r3, r4, lsl #25
   1b2dc:	orr	r2, r2, sl, lsl #13
   1b2e0:	adc	r7, r1, lr
   1b2e4:	eor	r3, r3, r5
   1b2e8:	eor	r2, r2, r0
   1b2ec:	ldr	r5, [sp, #80]	; 0x50
   1b2f0:	lsr	r0, sl, #19
   1b2f4:	lsl	r1, sl, #3
   1b2f8:	lsr	lr, r6, #6
   1b2fc:	eor	ip, ip, r4, lsr #7
   1b300:	orr	r1, r1, r6, lsr #29
   1b304:	orr	r4, r0, r6, lsl #13
   1b308:	ldr	r6, [sp, #116]	; 0x74
   1b30c:	adds	r3, r3, r5
   1b310:	adc	ip, ip, r6
   1b314:	ldr	r6, [sp, #92]	; 0x5c
   1b318:	orr	lr, lr, sl, lsl #26
   1b31c:	ldr	r5, [sp, #152]	; 0x98
   1b320:	eor	r2, r2, lr
   1b324:	adds	r3, r3, r6
   1b328:	adc	ip, ip, r5
   1b32c:	eor	r1, r1, r4
   1b330:	adds	r3, r3, r2
   1b334:	eor	r1, r1, sl, lsr #6
   1b338:	str	r3, [sp, #116]	; 0x74
   1b33c:	ldr	sl, [sp, #12]
   1b340:	ldr	r3, [sp, #96]	; 0x60
   1b344:	ldr	r4, [sp, #168]	; 0xa8
   1b348:	adc	r6, ip, r1
   1b34c:	eor	r0, sl, r3
   1b350:	ldr	ip, [sp, #44]	; 0x2c
   1b354:	and	r0, r0, r4
   1b358:	ldr	r9, [sp, #112]	; 0x70
   1b35c:	lsr	r3, r4, #14
   1b360:	lsr	r2, r4, #18
   1b364:	str	r6, [sp, #188]	; 0xbc
   1b368:	mov	r6, r4
   1b36c:	eor	r4, r0, sl
   1b370:	ldr	sl, [sp, #104]	; 0x68
   1b374:	mov	r0, ip
   1b378:	orr	r2, r2, ip, lsl #14
   1b37c:	orr	r3, r3, ip, lsl #18
   1b380:	eor	r3, r3, r2
   1b384:	eor	r1, sl, r9
   1b388:	lsl	r2, r6, #23
   1b38c:	and	r1, r1, ip
   1b390:	orr	r2, r2, r0, lsr #9
   1b394:	mov	ip, r6
   1b398:	eor	r6, r3, r2
   1b39c:	lsr	r3, r0, #14
   1b3a0:	orr	r2, r3, ip, lsl #18
   1b3a4:	lsl	lr, r0, #23
   1b3a8:	lsr	r3, r0, #18
   1b3ac:	orr	lr, lr, ip, lsr #9
   1b3b0:	orr	r3, r3, ip, lsl #14
   1b3b4:	ldr	ip, [sp, #184]	; 0xb8
   1b3b8:	eor	r3, r3, r2
   1b3bc:	eor	r3, r3, lr
   1b3c0:	lsr	r0, ip, #28
   1b3c4:	orr	r2, r0, r7, lsl #4
   1b3c8:	lsl	r0, ip, #30
   1b3cc:	str	r3, [sp]
   1b3d0:	orr	r3, r0, r7, lsr #2
   1b3d4:	eor	r5, r1, sl
   1b3d8:	eor	r0, r2, r3
   1b3dc:	ldr	r1, [sp, #172]	; 0xac
   1b3e0:	lsl	r3, ip, #25
   1b3e4:	orr	r3, r3, r7, lsr #7
   1b3e8:	eor	sl, r0, r3
   1b3ec:	orr	r0, r1, ip
   1b3f0:	and	r2, r1, ip
   1b3f4:	and	r0, r0, r8
   1b3f8:	lsr	r3, r7, #28
   1b3fc:	orr	lr, r3, ip, lsl #4
   1b400:	orr	r9, r0, r2
   1b404:	lsl	r3, r7, #30
   1b408:	ldr	r0, [sp, #176]	; 0xb0
   1b40c:	ldr	r1, [sp, #8]
   1b410:	orr	r3, r3, ip, lsr #2
   1b414:	eor	r3, r3, lr
   1b418:	lsl	r2, r7, #25
   1b41c:	orr	lr, r0, r7
   1b420:	and	lr, lr, r1
   1b424:	orr	r2, r2, ip, lsr #7
   1b428:	ldr	r1, [sp, #76]	; 0x4c
   1b42c:	eor	r3, r3, r2
   1b430:	ldr	r2, [sp, #124]	; 0x7c
   1b434:	lsr	ip, r1, #1
   1b438:	str	r3, [sp, #264]	; 0x108
   1b43c:	orr	r3, ip, r2, lsl #31
   1b440:	lsr	ip, r1, #8
   1b444:	orr	ip, ip, r2, lsl #24
   1b448:	eor	ip, ip, r3
   1b44c:	mov	r3, r0
   1b450:	and	r3, r3, r7
   1b454:	orr	r8, lr, r3
   1b458:	lsr	r3, r1, #7
   1b45c:	orr	r3, r3, r2, lsl #25
   1b460:	eor	r3, ip, r3
   1b464:	str	r8, [sp, #268]	; 0x10c
   1b468:	mov	r8, r1
   1b46c:	str	r3, [sp, #272]	; 0x110
   1b470:	mov	r1, r2
   1b474:	lsr	r3, r2, #1
   1b478:	lsr	r2, r2, #8
   1b47c:	orr	r2, r2, r8, lsl #24
   1b480:	orr	r3, r3, r8, lsl #31
   1b484:	eor	r3, r3, r2
   1b488:	eor	r3, r3, r1, lsr #7
   1b48c:	ldr	r1, [sp, #4]
   1b490:	ldr	r0, [sp, #20]
   1b494:	str	r3, [sp, #276]	; 0x114
   1b498:	lsr	r3, r1, #19
   1b49c:	orr	r2, r3, r0, lsl #13
   1b4a0:	lsl	r3, r1, #3
   1b4a4:	orr	r3, r3, r0, lsr #29
   1b4a8:	eor	r3, r3, r2
   1b4ac:	lsr	r2, r1, #6
   1b4b0:	orr	r2, r2, r0, lsl #26
   1b4b4:	eor	lr, r3, r2
   1b4b8:	lsr	r3, r0, #19
   1b4bc:	lsl	r2, r0, #3
   1b4c0:	orr	r2, r2, r1, lsr #29
   1b4c4:	orr	r3, r3, r1, lsl #13
   1b4c8:	eor	r3, r3, r2
   1b4cc:	eor	r0, r3, r0, lsr #6
   1b4d0:	str	lr, [sp, #280]	; 0x118
   1b4d4:	ldr	r3, [sp, #96]	; 0x60
   1b4d8:	str	r0, [sp, #284]	; 0x11c
   1b4dc:	ldr	r0, [sp, #168]	; 0xa8
   1b4e0:	ldr	r2, [sp, #84]	; 0x54
   1b4e4:	eor	ip, r3, r0
   1b4e8:	ldr	r3, [sp, #112]	; 0x70
   1b4ec:	ldr	r0, [sp, #44]	; 0x2c
   1b4f0:	lsr	r1, r2, #1
   1b4f4:	eor	lr, r3, r0
   1b4f8:	ldr	r0, [sp, #128]	; 0x80
   1b4fc:	str	lr, [sp, #80]	; 0x50
   1b500:	ldr	lr, [sp, #188]	; 0xbc
   1b504:	orr	r3, r1, r0, lsl #31
   1b508:	lsr	r1, r2, #8
   1b50c:	orr	r1, r1, r0, lsl #24
   1b510:	eor	r1, r1, r3
   1b514:	lsr	r3, r2, #7
   1b518:	orr	r3, r3, r0, lsl #25
   1b51c:	eor	r1, r1, r3
   1b520:	str	r1, [sp, #288]	; 0x120
   1b524:	lsr	r3, r0, #1
   1b528:	mov	r1, r2
   1b52c:	orr	r3, r3, r2, lsl #31
   1b530:	lsr	r2, r0, #8
   1b534:	orr	r2, r2, r1, lsl #24
   1b538:	eor	r3, r3, r2
   1b53c:	eor	r2, r3, r0, lsr #7
   1b540:	ldr	r0, [sp, #116]	; 0x74
   1b544:	str	r2, [sp, #292]	; 0x124
   1b548:	str	ip, [sp, #56]	; 0x38
   1b54c:	lsr	r3, r0, #19
   1b550:	orr	r2, r3, lr, lsl #13
   1b554:	lsl	r3, r0, #3
   1b558:	orr	r3, r3, lr, lsr #29
   1b55c:	eor	r3, r3, r2
   1b560:	lsr	r2, r0, #6
   1b564:	orr	r2, r2, lr, lsl #26
   1b568:	eor	r3, r3, r2
   1b56c:	str	r3, [sp, #296]	; 0x128
   1b570:	lsl	r2, lr, #3
   1b574:	lsr	r3, lr, #19
   1b578:	orr	r2, r2, r0, lsr #29
   1b57c:	orr	r3, r3, r0, lsl #13
   1b580:	eor	r3, r3, r2
   1b584:	ldr	r0, [sp, #48]	; 0x30
   1b588:	eor	r3, r3, lr, lsr #6
   1b58c:	ldr	lr, [sp, #132]	; 0x84
   1b590:	lsr	r1, r0, #1
   1b594:	str	r3, [sp, #300]	; 0x12c
   1b598:	orr	r3, r1, lr, lsl #31
   1b59c:	lsr	r1, r0, #8
   1b5a0:	orr	r1, r1, lr, lsl #24
   1b5a4:	eor	r1, r1, r3
   1b5a8:	lsr	r3, r0, #7
   1b5ac:	orr	r3, r3, lr, lsl #25
   1b5b0:	eor	r8, r1, r3
   1b5b4:	lsr	r2, lr, #8
   1b5b8:	lsr	r3, lr, #1
   1b5bc:	ldr	r1, [sp, #88]	; 0x58
   1b5c0:	orr	r2, r2, r0, lsl #24
   1b5c4:	orr	r3, r3, r0, lsl #31
   1b5c8:	eor	r3, r3, r2
   1b5cc:	str	r8, [sp, #304]	; 0x130
   1b5d0:	ldr	r8, [sp, #136]	; 0x88
   1b5d4:	eor	ip, r3, lr, lsr #7
   1b5d8:	str	ip, [sp, #308]	; 0x134
   1b5dc:	lsr	ip, r1, #1
   1b5e0:	orr	r3, ip, r8, lsl #31
   1b5e4:	lsr	ip, r1, #8
   1b5e8:	orr	ip, ip, r8, lsl #24
   1b5ec:	eor	ip, ip, r3
   1b5f0:	lsr	r3, r1, #7
   1b5f4:	orr	r3, r3, r8, lsl #25
   1b5f8:	eor	lr, ip, r3
   1b5fc:	lsr	r2, r8, #8
   1b600:	ldr	ip, [sp, #52]	; 0x34
   1b604:	lsr	r3, r8, #1
   1b608:	orr	r2, r2, r1, lsl #24
   1b60c:	orr	r3, r3, r1, lsl #31
   1b610:	ldr	r1, [sp, #140]	; 0x8c
   1b614:	eor	r3, r3, r2
   1b618:	eor	r2, r3, r8, lsr #7
   1b61c:	lsr	r8, ip, #1
   1b620:	orr	r3, r8, r1, lsl #31
   1b624:	lsr	r8, ip, #8
   1b628:	orr	r8, r8, r1, lsl #24
   1b62c:	eor	r8, r8, r3
   1b630:	lsr	r3, ip, #7
   1b634:	orr	r3, r3, r1, lsl #25
   1b638:	eor	r8, r8, r3
   1b63c:	str	r2, [sp, #316]	; 0x13c
   1b640:	lsr	r3, r1, #1
   1b644:	lsr	r2, r1, #8
   1b648:	orr	r2, r2, ip, lsl #24
   1b64c:	str	lr, [sp, #312]	; 0x138
   1b650:	orr	r3, r3, ip, lsl #31
   1b654:	ldr	lr, [sp, #64]	; 0x40
   1b658:	eor	r3, r3, r2
   1b65c:	ldr	r2, [sp, #144]	; 0x90
   1b660:	eor	ip, r3, r1, lsr #7
   1b664:	str	ip, [sp, #324]	; 0x144
   1b668:	lsr	ip, lr, #1
   1b66c:	orr	r3, ip, r2, lsl #31
   1b670:	lsr	ip, lr, #8
   1b674:	orr	ip, ip, r2, lsl #24
   1b678:	eor	ip, ip, r3
   1b67c:	lsr	r3, lr, #7
   1b680:	orr	r3, r3, r2, lsl #25
   1b684:	eor	ip, ip, r3
   1b688:	str	ip, [sp, #328]	; 0x148
   1b68c:	lsr	r3, r2, #1
   1b690:	mov	ip, r2
   1b694:	lsr	r2, r2, #8
   1b698:	orr	r2, r2, lr, lsl #24
   1b69c:	orr	r3, r3, lr, lsl #31
   1b6a0:	eor	r3, r3, r2
   1b6a4:	eor	r2, r3, ip, lsr #7
   1b6a8:	str	r2, [sp, #332]	; 0x14c
   1b6ac:	ldr	r2, [sp, #100]	; 0x64
   1b6b0:	str	r8, [sp, #320]	; 0x140
   1b6b4:	ldr	lr, [sp, #148]	; 0x94
   1b6b8:	lsr	ip, r2, #1
   1b6bc:	ldr	r0, [sp, #92]	; 0x5c
   1b6c0:	orr	r3, ip, lr, lsl #31
   1b6c4:	lsr	ip, r2, #8
   1b6c8:	orr	ip, ip, lr, lsl #24
   1b6cc:	eor	ip, ip, r3
   1b6d0:	lsr	r3, r2, #7
   1b6d4:	orr	r3, r3, lr, lsl #25
   1b6d8:	eor	r8, ip, r3
   1b6dc:	str	r8, [sp, #336]	; 0x150
   1b6e0:	lsr	r3, lr, #1
   1b6e4:	mov	r8, r2
   1b6e8:	orr	r3, r3, r2, lsl #31
   1b6ec:	lsr	r2, lr, #8
   1b6f0:	orr	r2, r2, r8, lsl #24
   1b6f4:	ldr	r8, [sp, #152]	; 0x98
   1b6f8:	lsr	ip, r0, #1
   1b6fc:	eor	r3, r3, r2
   1b700:	eor	r2, r3, lr, lsr #7
   1b704:	orr	r3, ip, r8, lsl #31
   1b708:	lsr	ip, r0, #8
   1b70c:	orr	ip, ip, r8, lsl #24
   1b710:	eor	ip, ip, r3
   1b714:	lsr	r3, r0, #7
   1b718:	orr	r3, r3, r8, lsl #25
   1b71c:	eor	r3, ip, r3
   1b720:	ldr	lr, [sp, #32]
   1b724:	str	r2, [sp, #340]	; 0x154
   1b728:	str	r3, [sp, #344]	; 0x158
   1b72c:	lsr	r2, r8, #8
   1b730:	lsr	r3, r8, #1
   1b734:	orr	r2, r2, r0, lsl #24
   1b738:	orr	r3, r3, r0, lsl #31
   1b73c:	ldr	r0, [sp, #180]	; 0xb4
   1b740:	lsr	r1, lr, #1
   1b744:	eor	r3, r3, r2
   1b748:	eor	r2, r3, r8, lsr #7
   1b74c:	orr	r3, r1, r0, lsl #31
   1b750:	lsr	r1, lr, #8
   1b754:	orr	r1, r1, r0, lsl #24
   1b758:	eor	r1, r1, r3
   1b75c:	lsr	r3, lr, #7
   1b760:	orr	r3, r3, r0, lsl #25
   1b764:	eor	r3, r1, r3
   1b768:	ldr	r8, [sp, #36]	; 0x24
   1b76c:	str	r2, [sp, #348]	; 0x15c
   1b770:	str	r3, [sp, #352]	; 0x160
   1b774:	lsr	r2, r0, #8
   1b778:	lsr	r3, r0, #1
   1b77c:	ldr	r1, [sp, #160]	; 0xa0
   1b780:	orr	r2, r2, lr, lsl #24
   1b784:	orr	r3, r3, lr, lsl #31
   1b788:	eor	r3, r3, r2
   1b78c:	eor	r2, r3, r0, lsr #7
   1b790:	lsr	r3, r8, #1
   1b794:	str	r2, [sp, #356]	; 0x164
   1b798:	orr	r2, r3, r1, lsl #31
   1b79c:	lsr	r3, r8, #8
   1b7a0:	orr	r3, r3, r1, lsl #24
   1b7a4:	eor	r3, r3, r2
   1b7a8:	lsr	r2, r8, #7
   1b7ac:	orr	r2, r2, r1, lsl #25
   1b7b0:	eor	r2, r3, r2
   1b7b4:	str	r2, [sp, #360]	; 0x168
   1b7b8:	lsr	r3, r1, #1
   1b7bc:	lsr	r2, r1, #8
   1b7c0:	orr	r2, r2, r8, lsl #24
   1b7c4:	orr	r3, r3, r8, lsl #31
   1b7c8:	eor	r3, r3, r2
   1b7cc:	eor	r2, r3, r1, lsr #7
   1b7d0:	ldr	r1, [sp, #68]	; 0x44
   1b7d4:	ldr	ip, [sp, #156]	; 0x9c
   1b7d8:	str	r2, [sp, #364]	; 0x16c
   1b7dc:	lsr	r3, r1, #1
   1b7e0:	orr	r2, r3, ip, lsl #31
   1b7e4:	lsr	r3, r1, #8
   1b7e8:	orr	r3, r3, ip, lsl #24
   1b7ec:	eor	r3, r3, r2
   1b7f0:	lsr	r2, r1, #7
   1b7f4:	orr	r2, r2, ip, lsl #25
   1b7f8:	eor	r2, r3, r2
   1b7fc:	str	r2, [sp, #368]	; 0x170
   1b800:	lsr	r3, ip, #1
   1b804:	lsr	r2, ip, #8
   1b808:	orr	r2, r2, r1, lsl #24
   1b80c:	orr	r3, r3, r1, lsl #31
   1b810:	eor	r3, r3, r2
   1b814:	ldr	r2, [sp, #72]	; 0x48
   1b818:	ldr	lr, [sp, #108]	; 0x6c
   1b81c:	eor	ip, r3, ip, lsr #7
   1b820:	lsr	r8, r2, #1
   1b824:	orr	r3, r8, lr, lsl #31
   1b828:	lsr	r8, r2, #8
   1b82c:	orr	r8, r8, lr, lsl #24
   1b830:	eor	r8, r8, r3
   1b834:	lsr	r3, r2, #7
   1b838:	orr	r3, r3, lr, lsl #25
   1b83c:	str	ip, [sp, #372]	; 0x174
   1b840:	eor	ip, r8, r3
   1b844:	str	ip, [sp, #376]	; 0x178
   1b848:	lsr	r3, lr, #1
   1b84c:	mov	ip, r2
   1b850:	orr	r3, r3, r2, lsl #31
   1b854:	lsr	r2, lr, #8
   1b858:	orr	r2, r2, ip, lsl #24
   1b85c:	eor	r3, r3, r2
   1b860:	eor	r2, r3, lr, lsr #7
   1b864:	str	r2, [sp, #380]	; 0x17c
   1b868:	ldr	r2, [sp, #196]	; 0xc4
   1b86c:	ldr	r3, [sp, #4]
   1b870:	add	r2, r2, #128	; 0x80
   1b874:	str	r2, [sp, #196]	; 0xc4
   1b878:	ldr	r0, [pc, #2224]	; 1c130 <dcngettext@plt+0xb118>
   1b87c:	ldr	r2, [sp, #116]	; 0x74
   1b880:	str	r3, [sp, #392]	; 0x188
   1b884:	adds	r0, r2, r0
   1b888:	ldr	r3, [sp, #40]	; 0x28
   1b88c:	ldr	r2, [sp, #188]	; 0xbc
   1b890:	ldr	lr, [pc, #2204]	; 1c134 <dcngettext@plt+0xb11c>
   1b894:	adc	lr, r2, lr
   1b898:	adds	r0, r0, r3
   1b89c:	ldr	r3, [sp, #24]
   1b8a0:	adc	lr, lr, r3
   1b8a4:	adds	r0, r4, r0
   1b8a8:	adc	lr, r5, lr
   1b8ac:	adds	r2, r0, r6
   1b8b0:	ldr	r6, [sp]
   1b8b4:	adc	r3, lr, r6
   1b8b8:	ldr	r6, [sp, #164]	; 0xa4
   1b8bc:	ldr	r5, [sp, #60]	; 0x3c
   1b8c0:	adds	r6, r6, r2
   1b8c4:	adc	fp, fp, r3
   1b8c8:	mov	r8, fp
   1b8cc:	adds	r0, sl, r9
   1b8d0:	ldr	fp, [sp, #264]	; 0x108
   1b8d4:	ldr	r9, [sp, #268]	; 0x10c
   1b8d8:	ldr	r4, [sp, #120]	; 0x78
   1b8dc:	adc	lr, fp, r9
   1b8e0:	ldr	fp, [sp, #272]	; 0x110
   1b8e4:	adds	r0, r0, r2
   1b8e8:	adc	lr, lr, r3
   1b8ec:	adds	ip, fp, r5
   1b8f0:	ldr	r3, [sp, #32]
   1b8f4:	ldr	fp, [sp, #276]	; 0x114
   1b8f8:	mov	r2, r6
   1b8fc:	adc	r1, fp, r4
   1b900:	adds	ip, ip, r3
   1b904:	ldr	fp, [sp, #280]	; 0x118
   1b908:	ldr	r3, [sp, #180]	; 0xb4
   1b90c:	ldr	r4, [sp, #284]	; 0x11c
   1b910:	adc	r1, r1, r3
   1b914:	adds	fp, ip, fp
   1b918:	str	fp, [sp]
   1b91c:	adc	fp, r1, r4
   1b920:	str	fp, [sp, #120]	; 0x78
   1b924:	ldr	fp, [sp, #56]	; 0x38
   1b928:	lsr	r3, r2, #18
   1b92c:	and	r1, fp, r6
   1b930:	ldr	fp, [sp, #96]	; 0x60
   1b934:	orr	r3, r3, r8, lsl #14
   1b938:	eor	r1, r1, fp
   1b93c:	lsr	fp, r2, #14
   1b940:	orr	fp, fp, r8, lsl #18
   1b944:	eor	fp, fp, r3
   1b948:	lsl	r3, r2, #23
   1b94c:	ldr	r5, [sp, #80]	; 0x50
   1b950:	orr	r3, r3, r8, lsr #9
   1b954:	ldr	r6, [sp, #112]	; 0x70
   1b958:	eor	fp, fp, r3
   1b95c:	lsr	sl, r8, #14
   1b960:	lsr	r3, r8, #18
   1b964:	and	ip, r5, r8
   1b968:	orr	r3, r3, r2, lsl #14
   1b96c:	orr	sl, sl, r2, lsl #18
   1b970:	eor	ip, ip, r6
   1b974:	str	r8, [sp, #164]	; 0xa4
   1b978:	mov	r6, r2
   1b97c:	eor	sl, sl, r3
   1b980:	lsl	r2, r8, #23
   1b984:	lsl	r3, r0, #30
   1b988:	lsr	r8, r0, #28
   1b98c:	orr	r3, r3, lr, lsr #2
   1b990:	orr	r8, r8, lr, lsl #4
   1b994:	ldr	r9, [sp, #184]	; 0xb8
   1b998:	eor	r8, r8, r3
   1b99c:	lsl	r3, r0, #25
   1b9a0:	str	r6, [sp, #40]	; 0x28
   1b9a4:	orr	r2, r2, r6, lsr #9
   1b9a8:	orr	r3, r3, lr, lsr #7
   1b9ac:	ldr	r6, [sp, #172]	; 0xac
   1b9b0:	eor	r8, r8, r3
   1b9b4:	orr	r4, r9, r0
   1b9b8:	lsr	r5, lr, #28
   1b9bc:	lsl	r3, lr, #30
   1b9c0:	eor	sl, sl, r2
   1b9c4:	and	r4, r4, r6
   1b9c8:	orr	r3, r3, r0, lsr #2
   1b9cc:	ldr	r6, [sp, #176]	; 0xb0
   1b9d0:	orr	r5, r5, r0, lsl #4
   1b9d4:	lsl	r2, lr, #25
   1b9d8:	orr	r2, r2, r0, lsr #7
   1b9dc:	eor	r5, r5, r3
   1b9e0:	and	r3, r9, r0
   1b9e4:	orr	r9, r7, lr
   1b9e8:	eor	r5, r5, r2
   1b9ec:	and	r9, r9, r6
   1b9f0:	and	r2, r7, lr
   1b9f4:	orr	r9, r9, r2
   1b9f8:	ldr	r6, [sp, #40]	; 0x28
   1b9fc:	ldr	r2, [sp, #168]	; 0xa8
   1ba00:	orr	r3, r4, r3
   1ba04:	str	r3, [sp, #60]	; 0x3c
   1ba08:	eor	r4, r2, r6
   1ba0c:	ldr	r3, [sp, #44]	; 0x2c
   1ba10:	ldr	r2, [sp, #164]	; 0xa4
   1ba14:	str	r4, [sp, #24]
   1ba18:	eor	r6, r3, r2
   1ba1c:	ldr	r3, [sp]
   1ba20:	ldr	r4, [sp, #120]	; 0x78
   1ba24:	lsr	r3, r3, #19
   1ba28:	orr	r2, r3, r4, lsl #13
   1ba2c:	ldr	r3, [sp]
   1ba30:	lsl	r3, r3, #3
   1ba34:	orr	r3, r3, r4, lsr #29
   1ba38:	eor	r3, r3, r2
   1ba3c:	ldr	r2, [sp]
   1ba40:	lsr	r2, r2, #6
   1ba44:	orr	r2, r2, r4, lsl #26
   1ba48:	eor	r3, r3, r2
   1ba4c:	str	r3, [sp, #268]	; 0x10c
   1ba50:	ldr	r2, [sp]
   1ba54:	lsr	r3, r4, #19
   1ba58:	orr	r3, r3, r2, lsl #13
   1ba5c:	str	r3, [sp, #56]	; 0x38
   1ba60:	ldr	r3, [sp]
   1ba64:	lsl	r2, r4, #3
   1ba68:	orr	r2, r2, r3, lsr #29
   1ba6c:	ldr	r3, [sp, #56]	; 0x38
   1ba70:	eor	r3, r3, r2
   1ba74:	eor	r3, r3, r4, lsr #6
   1ba78:	str	r3, [sp, #272]	; 0x110
   1ba7c:	ldr	r3, [sp, #20]
   1ba80:	ldr	r2, [sp]
   1ba84:	str	r3, [sp, #396]	; 0x18c
   1ba88:	ldr	r3, [sp, #116]	; 0x74
   1ba8c:	str	r3, [sp, #400]	; 0x190
   1ba90:	ldr	r3, [pc, #1696]	; 1c138 <dcngettext@plt+0xb120>
   1ba94:	adds	r3, r2, r3
   1ba98:	ldr	r2, [pc, #1692]	; 1c13c <dcngettext@plt+0xb124>
   1ba9c:	adc	r2, r4, r2
   1baa0:	ldr	r4, [sp, #12]
   1baa4:	adds	r3, r3, r4
   1baa8:	ldr	r4, [sp, #104]	; 0x68
   1baac:	adc	r2, r2, r4
   1bab0:	adds	r3, r1, r3
   1bab4:	adc	r2, ip, r2
   1bab8:	adds	r1, r3, fp
   1babc:	ldr	fp, [sp, #192]	; 0xc0
   1bac0:	adc	ip, r2, sl
   1bac4:	ldr	r3, [sp, #60]	; 0x3c
   1bac8:	adds	r4, fp, r1
   1bacc:	ldr	fp, [sp, #8]
   1bad0:	ldr	sl, [sp, #288]	; 0x120
   1bad4:	adc	fp, fp, ip
   1bad8:	adds	r3, r8, r3
   1badc:	adc	r2, r5, r9
   1bae0:	ldr	r5, [sp, #76]	; 0x4c
   1bae4:	adds	r3, r3, r1
   1bae8:	adc	r2, r2, ip
   1baec:	adds	r1, sl, r5
   1baf0:	ldr	ip, [sp, #124]	; 0x7c
   1baf4:	ldr	sl, [sp, #292]	; 0x124
   1baf8:	str	fp, [sp, #8]
   1bafc:	ldr	fp, [sp, #36]	; 0x24
   1bb00:	adc	ip, sl, ip
   1bb04:	ldr	r5, [sp, #160]	; 0xa0
   1bb08:	ldr	sl, [sp, #296]	; 0x128
   1bb0c:	adds	r1, r1, fp
   1bb10:	ldr	fp, [sp, #300]	; 0x12c
   1bb14:	adc	ip, ip, r5
   1bb18:	ldr	r9, [sp, #24]
   1bb1c:	adds	sl, r1, sl
   1bb20:	str	sl, [sp, #56]	; 0x38
   1bb24:	adc	sl, ip, fp
   1bb28:	and	r1, r9, r4
   1bb2c:	ldr	fp, [sp, #168]	; 0xa8
   1bb30:	ldr	r9, [sp, #8]
   1bb34:	str	sl, [sp, #124]	; 0x7c
   1bb38:	mov	sl, r4
   1bb3c:	ldr	r4, [sp, #44]	; 0x2c
   1bb40:	eor	r5, r1, fp
   1bb44:	and	r6, r6, r9
   1bb48:	lsr	fp, sl, #14
   1bb4c:	lsr	r1, sl, #18
   1bb50:	orr	fp, fp, r9, lsl #18
   1bb54:	str	r5, [sp, #12]
   1bb58:	orr	r1, r1, r9, lsl #14
   1bb5c:	eor	r5, r6, r4
   1bb60:	eor	r1, r1, fp
   1bb64:	str	r5, [sp, #60]	; 0x3c
   1bb68:	lsl	fp, sl, #23
   1bb6c:	mov	r5, sl
   1bb70:	lsr	r6, r9, #18
   1bb74:	orr	fp, fp, r9, lsr #9
   1bb78:	lsr	sl, r9, #14
   1bb7c:	eor	fp, fp, r1
   1bb80:	orr	sl, sl, r5, lsl #18
   1bb84:	orr	r1, r6, r5, lsl #14
   1bb88:	eor	r6, sl, r1
   1bb8c:	lsl	sl, r9, #23
   1bb90:	orr	sl, sl, r5, lsr #9
   1bb94:	lsr	r8, r3, #28
   1bb98:	lsl	r1, r3, #30
   1bb9c:	eor	sl, sl, r6
   1bba0:	orr	r1, r1, r2, lsr #2
   1bba4:	orr	r8, r8, r2, lsl #4
   1bba8:	lsl	ip, r3, #25
   1bbac:	str	sl, [sp, #80]	; 0x50
   1bbb0:	orr	ip, ip, r2, lsr #7
   1bbb4:	ldr	r4, [sp, #184]	; 0xb8
   1bbb8:	eor	r8, r8, r1
   1bbbc:	eor	r8, r8, ip
   1bbc0:	orr	ip, r0, r3
   1bbc4:	and	ip, ip, r4
   1bbc8:	lsl	r1, r2, #30
   1bbcc:	lsr	r4, r2, #28
   1bbd0:	orr	r1, r1, r3, lsr #2
   1bbd4:	orr	r4, r4, r3, lsl #4
   1bbd8:	eor	r4, r4, r1
   1bbdc:	and	r1, r0, r3
   1bbe0:	orr	ip, ip, r1
   1bbe4:	lsl	r1, r2, #25
   1bbe8:	orr	r1, r1, r3, lsr #7
   1bbec:	ldr	r6, [sp, #40]	; 0x28
   1bbf0:	eor	r4, r4, r1
   1bbf4:	str	r4, [sp, #264]	; 0x108
   1bbf8:	eor	r6, r6, r5
   1bbfc:	ldr	r4, [sp, #164]	; 0xa4
   1bc00:	str	r5, [sp, #192]	; 0xc0
   1bc04:	ldr	r5, [sp, #8]
   1bc08:	ldr	sl, [sp, #56]	; 0x38
   1bc0c:	orr	r9, lr, r2
   1bc10:	eor	r5, r4, r5
   1bc14:	ldr	r4, [sp, #124]	; 0x7c
   1bc18:	and	r1, lr, r2
   1bc1c:	and	r9, r9, r7
   1bc20:	orr	r9, r9, r1
   1bc24:	lsr	r1, sl, #19
   1bc28:	str	r6, [sp, #24]
   1bc2c:	orr	r6, r1, r4, lsl #13
   1bc30:	lsl	r1, sl, #3
   1bc34:	orr	r1, r1, r4, lsr #29
   1bc38:	eor	r1, r1, r6
   1bc3c:	lsr	r6, sl, #6
   1bc40:	orr	r6, r6, r4, lsl #26
   1bc44:	eor	sl, r1, r6
   1bc48:	str	sl, [sp, #276]	; 0x114
   1bc4c:	mov	r6, r4
   1bc50:	ldr	sl, [sp, #56]	; 0x38
   1bc54:	lsr	r1, r4, #19
   1bc58:	mov	r4, r6
   1bc5c:	lsl	r6, r6, #3
   1bc60:	orr	r6, r6, sl, lsr #29
   1bc64:	orr	r1, r1, sl, lsl #13
   1bc68:	eor	r1, r1, r6
   1bc6c:	eor	r6, r1, r4, lsr #6
   1bc70:	str	r6, [sp, #280]	; 0x118
   1bc74:	ldr	r6, [sp, #28]
   1bc78:	lsr	r1, r6, #1
   1bc7c:	ldr	r6, [sp, #16]
   1bc80:	orr	sl, r1, r6, lsl #31
   1bc84:	ldr	r6, [sp, #188]	; 0xbc
   1bc88:	str	sl, [sp, #76]	; 0x4c
   1bc8c:	str	r6, [sp, #404]	; 0x194
   1bc90:	ldr	r6, [sp]
   1bc94:	ldr	sl, [sp, #56]	; 0x38
   1bc98:	ldr	r1, [pc, #1184]	; 1c140 <dcngettext@plt+0xb128>
   1bc9c:	str	r6, [sp, #408]	; 0x198
   1bca0:	ldr	r6, [pc, #1180]	; 1c144 <dcngettext@plt+0xb12c>
   1bca4:	adds	r1, sl, r1
   1bca8:	adc	r6, r4, r6
   1bcac:	ldr	r4, [sp, #96]	; 0x60
   1bcb0:	ldr	sl, [sp, #12]
   1bcb4:	adds	r1, r1, r4
   1bcb8:	ldr	r4, [sp, #112]	; 0x70
   1bcbc:	adc	r6, r6, r4
   1bcc0:	adds	r1, sl, r1
   1bcc4:	ldr	sl, [sp, #60]	; 0x3c
   1bcc8:	ldr	r4, [sp, #264]	; 0x108
   1bccc:	adc	r6, sl, r6
   1bcd0:	adds	r1, r1, fp
   1bcd4:	ldr	sl, [sp, #80]	; 0x50
   1bcd8:	ldr	fp, [sp, #172]	; 0xac
   1bcdc:	adc	r6, r6, sl
   1bce0:	adds	sl, fp, r1
   1bce4:	ldr	fp, [sp, #176]	; 0xb0
   1bce8:	str	sl, [sp, #104]	; 0x68
   1bcec:	adc	fp, fp, r6
   1bcf0:	adds	ip, r8, ip
   1bcf4:	adc	r4, r4, r9
   1bcf8:	str	fp, [sp, #80]	; 0x50
   1bcfc:	ldr	r9, [sp, #84]	; 0x54
   1bd00:	ldr	fp, [sp, #304]	; 0x130
   1bd04:	adds	sl, ip, r1
   1bd08:	adc	r6, r4, r6
   1bd0c:	adds	r1, fp, r9
   1bd10:	ldr	fp, [sp, #308]	; 0x134
   1bd14:	ldr	r4, [sp, #68]	; 0x44
   1bd18:	ldr	ip, [sp, #128]	; 0x80
   1bd1c:	mov	r8, r6
   1bd20:	ldr	r9, [sp, #268]	; 0x10c
   1bd24:	ldr	r6, [sp, #156]	; 0x9c
   1bd28:	adc	ip, fp, ip
   1bd2c:	adds	r1, r1, r4
   1bd30:	adc	ip, ip, r6
   1bd34:	adds	fp, r1, r9
   1bd38:	ldr	r9, [sp, #272]	; 0x110
   1bd3c:	str	fp, [sp, #12]
   1bd40:	ldr	r4, [sp, #104]	; 0x68
   1bd44:	adc	fp, ip, r9
   1bd48:	ldr	r9, [sp, #24]
   1bd4c:	ldr	r6, [sp, #40]	; 0x28
   1bd50:	and	r1, r9, r4
   1bd54:	eor	r9, r1, r6
   1bd58:	str	r9, [sp, #24]
   1bd5c:	ldr	r9, [sp, #80]	; 0x50
   1bd60:	str	fp, [sp, #60]	; 0x3c
   1bd64:	lsr	ip, r4, #14
   1bd68:	ldr	fp, [sp, #164]	; 0xa4
   1bd6c:	lsr	r1, r4, #18
   1bd70:	and	r5, r5, r9
   1bd74:	orr	r1, r1, r9, lsl #14
   1bd78:	orr	ip, ip, r9, lsl #18
   1bd7c:	eor	r6, r5, fp
   1bd80:	eor	ip, ip, r1
   1bd84:	mov	fp, r9
   1bd88:	lsl	r1, r4, #23
   1bd8c:	str	r6, [sp, #84]	; 0x54
   1bd90:	orr	r1, r1, r9, lsr #9
   1bd94:	mov	r6, r4
   1bd98:	eor	r9, ip, r1
   1bd9c:	lsr	r4, fp, #14
   1bda0:	lsr	r1, fp, #18
   1bda4:	orr	r1, r1, r6, lsl #14
   1bda8:	orr	r4, r4, r6, lsl #18
   1bdac:	str	r9, [sp, #96]	; 0x60
   1bdb0:	eor	r4, r4, r1
   1bdb4:	lsr	r9, sl, #28
   1bdb8:	lsl	r1, sl, #30
   1bdbc:	lsl	fp, fp, #23
   1bdc0:	orr	fp, fp, r6, lsr #9
   1bdc4:	orr	r9, r9, r8, lsl #4
   1bdc8:	orr	r1, r1, r8, lsr #2
   1bdcc:	eor	r1, r1, r9
   1bdd0:	eor	r4, r4, fp
   1bdd4:	lsl	r9, sl, #25
   1bdd8:	mov	fp, r8
   1bddc:	orr	r9, r9, r8, lsr #7
   1bde0:	eor	r9, r9, r1
   1bde4:	lsr	r8, r8, #28
   1bde8:	lsl	r1, fp, #30
   1bdec:	orr	r5, r3, sl
   1bdf0:	orr	r1, r1, sl, lsr #2
   1bdf4:	orr	r8, r8, sl, lsl #4
   1bdf8:	mov	ip, r6
   1bdfc:	and	r5, r5, r0
   1be00:	mov	r6, sl
   1be04:	eor	r8, r8, r1
   1be08:	and	r1, r3, sl
   1be0c:	orr	r5, r5, r1
   1be10:	orr	sl, r2, fp
   1be14:	mov	r1, fp
   1be18:	lsl	fp, fp, #25
   1be1c:	orr	fp, fp, r6, lsr #7
   1be20:	eor	r8, r8, fp
   1be24:	and	sl, sl, lr
   1be28:	and	fp, r2, r1
   1be2c:	orr	sl, sl, fp
   1be30:	ldr	fp, [sp, #192]	; 0xc0
   1be34:	str	r6, [sp, #172]	; 0xac
   1be38:	str	r1, [sp, #176]	; 0xb0
   1be3c:	ldr	r6, [sp, #80]	; 0x50
   1be40:	eor	r1, fp, ip
   1be44:	ldr	fp, [sp, #8]
   1be48:	str	r1, [sp, #112]	; 0x70
   1be4c:	ldr	r1, [sp, #12]
   1be50:	eor	r6, fp, r6
   1be54:	ldr	fp, [sp, #60]	; 0x3c
   1be58:	lsr	r1, r1, #19
   1be5c:	orr	ip, r1, fp, lsl #13
   1be60:	ldr	r1, [sp, #12]
   1be64:	lsl	r1, r1, #3
   1be68:	orr	r1, r1, fp, lsr #29
   1be6c:	eor	r1, r1, ip
   1be70:	ldr	ip, [sp, #12]
   1be74:	lsr	ip, ip, #6
   1be78:	orr	ip, ip, fp, lsl #26
   1be7c:	eor	r1, r1, ip
   1be80:	ldr	ip, [sp, #12]
   1be84:	str	r1, [sp, #264]	; 0x108
   1be88:	lsr	r1, fp, #19
   1be8c:	orr	r1, r1, ip, lsl #13
   1be90:	lsl	ip, fp, #3
   1be94:	ldr	fp, [sp, #12]
   1be98:	orr	ip, ip, fp, lsr #29
   1be9c:	ldr	fp, [sp, #60]	; 0x3c
   1bea0:	eor	r1, r1, ip
   1bea4:	ldr	ip, [sp, #28]
   1bea8:	eor	r1, r1, fp, lsr #6
   1beac:	str	r1, [sp, #268]	; 0x10c
   1beb0:	ldr	fp, [sp, #16]
   1beb4:	lsr	r1, ip, #8
   1beb8:	lsr	ip, ip, #7
   1bebc:	orr	r1, r1, fp, lsl #24
   1bec0:	ldr	fp, [sp, #76]	; 0x4c
   1bec4:	eor	r1, r1, fp
   1bec8:	ldr	fp, [sp, #16]
   1becc:	orr	ip, ip, fp, lsl #25
   1bed0:	eor	r1, r1, ip
   1bed4:	lsr	ip, fp, #1
   1bed8:	ldr	fp, [sp, #28]
   1bedc:	str	r1, [sp, #284]	; 0x11c
   1bee0:	orr	r1, ip, fp, lsl #31
   1bee4:	str	r1, [sp, #128]	; 0x80
   1bee8:	ldr	r1, [sp, #120]	; 0x78
   1beec:	ldr	ip, [sp, #12]
   1bef0:	str	r1, [sp, #412]	; 0x19c
   1bef4:	ldr	r1, [sp, #56]	; 0x38
   1bef8:	ldr	fp, [pc, #584]	; 1c148 <dcngettext@plt+0xb130>
   1befc:	str	r1, [sp, #416]	; 0x1a0
   1bf00:	ldr	r1, [pc, #580]	; 1c14c <dcngettext@plt+0xb134>
   1bf04:	adds	r1, ip, r1
   1bf08:	ldr	ip, [sp, #60]	; 0x3c
   1bf0c:	adc	fp, ip, fp
   1bf10:	ldr	ip, [sp, #168]	; 0xa8
   1bf14:	adds	r1, r1, ip
   1bf18:	ldr	ip, [sp, #44]	; 0x2c
   1bf1c:	adc	fp, fp, ip
   1bf20:	ldr	ip, [sp, #24]
   1bf24:	adds	r1, ip, r1
   1bf28:	ldr	ip, [sp, #84]	; 0x54
   1bf2c:	adc	fp, ip, fp
   1bf30:	ldr	ip, [sp, #96]	; 0x60
   1bf34:	adds	ip, r1, ip
   1bf38:	adc	r4, fp, r4
   1bf3c:	ldr	fp, [sp, #184]	; 0xb8
   1bf40:	adds	fp, fp, ip
   1bf44:	adc	r7, r7, r4
   1bf48:	str	r7, [sp, #96]	; 0x60
   1bf4c:	adds	r1, r9, r5
   1bf50:	ldr	r7, [sp, #312]	; 0x138
   1bf54:	ldr	r9, [sp, #48]	; 0x30
   1bf58:	str	fp, [sp, #84]	; 0x54
   1bf5c:	adc	fp, r8, sl
   1bf60:	adds	r1, r1, ip
   1bf64:	adc	fp, fp, r4
   1bf68:	adds	ip, r7, r9
   1bf6c:	ldr	r4, [sp, #132]	; 0x84
   1bf70:	ldr	r7, [sp, #316]	; 0x13c
   1bf74:	ldr	r9, [sp, #84]	; 0x54
   1bf78:	adc	r4, r7, r4
   1bf7c:	ldr	r7, [sp, #72]	; 0x48
   1bf80:	lsl	r5, r1, #25
   1bf84:	adds	ip, ip, r7
   1bf88:	ldr	r7, [sp, #108]	; 0x6c
   1bf8c:	orr	r5, r5, fp, lsr #7
   1bf90:	adc	r4, r4, r7
   1bf94:	ldr	r7, [sp, #276]	; 0x114
   1bf98:	adds	sl, ip, r7
   1bf9c:	ldr	r7, [sp, #280]	; 0x118
   1bfa0:	str	sl, [sp, #24]
   1bfa4:	adc	sl, r4, r7
   1bfa8:	ldr	r7, [sp, #112]	; 0x70
   1bfac:	str	sl, [sp, #76]	; 0x4c
   1bfb0:	ldr	sl, [sp, #192]	; 0xc0
   1bfb4:	and	r7, r7, r9
   1bfb8:	eor	r7, r7, sl
   1bfbc:	ldr	sl, [sp, #96]	; 0x60
   1bfc0:	ldr	r4, [sp, #8]
   1bfc4:	and	r6, r6, sl
   1bfc8:	lsr	ip, r9, #14
   1bfcc:	str	r7, [sp, #48]	; 0x30
   1bfd0:	eor	r7, r6, r4
   1bfd4:	orr	r4, ip, sl, lsl #18
   1bfd8:	lsr	ip, r9, #18
   1bfdc:	orr	ip, ip, sl, lsl #14
   1bfe0:	eor	ip, ip, r4
   1bfe4:	lsl	r4, r9, #23
   1bfe8:	orr	r4, r4, sl, lsr #9
   1bfec:	eor	r4, ip, r4
   1bff0:	str	r4, [sp, #132]	; 0x84
   1bff4:	lsr	ip, sl, #18
   1bff8:	lsr	r4, sl, #14
   1bffc:	orr	ip, ip, r9, lsl #14
   1c000:	orr	r4, r4, r9, lsl #18
   1c004:	eor	r4, r4, ip
   1c008:	lsl	ip, sl, #23
   1c00c:	orr	ip, ip, r9, lsr #9
   1c010:	str	r7, [sp, #112]	; 0x70
   1c014:	eor	r7, r4, ip
   1c018:	str	r7, [sp, #168]	; 0xa8
   1c01c:	lsl	ip, r1, #30
   1c020:	lsr	r7, r1, #28
   1c024:	ldr	r9, [sp, #172]	; 0xac
   1c028:	orr	ip, ip, fp, lsr #2
   1c02c:	orr	r7, r7, fp, lsl #4
   1c030:	eor	r7, r7, ip
   1c034:	lsr	r6, fp, #28
   1c038:	lsl	ip, fp, #30
   1c03c:	eor	r7, r7, r5
   1c040:	orr	ip, ip, r1, lsr #2
   1c044:	orr	r5, r9, r1
   1c048:	orr	r6, r6, r1, lsl #4
   1c04c:	and	r5, r5, r3
   1c050:	eor	r6, r6, ip
   1c054:	and	ip, r9, r1
   1c058:	ldr	r4, [sp, #176]	; 0xb0
   1c05c:	orr	r5, r5, ip
   1c060:	lsl	ip, fp, #25
   1c064:	orr	ip, ip, r1, lsr #7
   1c068:	orr	r8, r4, fp
   1c06c:	eor	r6, r6, ip
   1c070:	ldr	sl, [sp, #104]	; 0x68
   1c074:	and	ip, r4, fp
   1c078:	ldr	r4, [sp, #84]	; 0x54
   1c07c:	ldr	r9, [sp, #96]	; 0x60
   1c080:	eor	sl, sl, r4
   1c084:	ldr	r4, [sp, #80]	; 0x50
   1c088:	and	r8, r8, r2
   1c08c:	eor	r9, r4, r9
   1c090:	str	r9, [sp, #44]	; 0x2c
   1c094:	ldr	r9, [sp, #24]
   1c098:	orr	r8, r8, ip
   1c09c:	lsr	ip, r9, #19
   1c0a0:	ldr	r9, [sp, #76]	; 0x4c
   1c0a4:	orr	r4, ip, r9, lsl #13
   1c0a8:	ldr	ip, [sp, #24]
   1c0ac:	lsl	ip, ip, #3
   1c0b0:	orr	ip, ip, r9, lsr #29
   1c0b4:	eor	ip, ip, r4
   1c0b8:	ldr	r4, [sp, #24]
   1c0bc:	lsr	r4, r4, #6
   1c0c0:	orr	r4, r4, r9, lsl #26
   1c0c4:	eor	r4, ip, r4
   1c0c8:	str	r4, [sp, #184]	; 0xb8
   1c0cc:	ldr	r4, [sp, #24]
   1c0d0:	lsr	ip, r9, #19
   1c0d4:	orr	ip, ip, r4, lsl #13
   1c0d8:	lsl	r4, r9, #3
   1c0dc:	ldr	r9, [sp, #24]
   1c0e0:	orr	r4, r4, r9, lsr #29
   1c0e4:	ldr	r9, [sp, #76]	; 0x4c
   1c0e8:	eor	ip, ip, r4
   1c0ec:	eor	r4, ip, r9, lsr #6
   1c0f0:	str	r4, [sp, #272]	; 0x110
   1c0f4:	ldr	r4, [sp, #16]
   1c0f8:	ldr	r9, [sp, #28]
   1c0fc:	lsr	ip, r4, #8
   1c100:	orr	ip, ip, r9, lsl #24
   1c104:	ldr	r9, [sp, #128]	; 0x80
   1c108:	eor	ip, ip, r9
   1c10c:	eor	r9, ip, r4, lsr #7
   1c110:	str	r9, [sp, #280]	; 0x118
   1c114:	ldr	ip, [sp, #12]
   1c118:	ldr	r9, [sp, #124]	; 0x7c
   1c11c:	str	ip, [sp, #424]	; 0x1a8
   1c120:	str	r9, [sp, #420]	; 0x1a4
   1c124:	b	1c190 <dcngettext@plt+0xb178>
   1c128:	b	9b47a0 <stdout@@GLIBC_2.4+0x98163c>
   1c12c:	bgt	9ebc6c <stdout@@GLIBC_2.4+0x9b8b08>
   1c130:	biccs	ip, r0, r7, lsl #4
   1c134:	orrle	fp, r6, r7, asr #17
   1c138:			; <UNDEFINED> instruction: 0xcde0eb1e
   1c13c:	b	ff6bb89c <stdout@@GLIBC_2.4+0xff688738>
   1c140:	mcr	1, 3, sp, cr14, cr8, {3}
   1c144:			; <UNDEFINED> instruction: 0xf57d4f7f
   1c148:	ldrbteq	r6, [r0], sl, lsr #15
   1c14c:	andsvc	r6, r7, #744	; 0x2e8
   1c150:	sbcge	r9, r8, #10878976	; 0xa60000
   1c154:	beq	18fb870 <stdout@@GLIBC_2.4+0x18c870c>
   1c158:	cdplt	13, 15, cr0, cr9, cr14, {5}
   1c15c:	teqne	pc, r4, lsl #16
   1c160:	tstne	ip, #7077888	; 0x6c0000
   1c164:	blne	1c5ee40 <stdout@@GLIBC_2.4+0x1c2bcdc>
   1c168:	movwcs	r7, #19844	; 0x4d84
   1c16c:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   1c170:	smullmi	r2, r7, r3, r4
   1c174:	sbccc	sl, sl, #125952	; 0x1ec00
   1c178:	strbne	fp, [r9, #3772]	; 0xebc
   1c17c:	ldccc	14, cr11, [lr], {10}
   1c180:	ldcls	13, cr0, [r0], {76}	; 0x4c
   1c184:	tstmi	sp, #196, 14	; 0x3100000
   1c188:	blgt	facc68 <stdout@@GLIBC_2.4+0xf79b04>
   1c18c:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   1c190:	ldr	ip, [pc, #-72]	; 1c150 <dcngettext@plt+0xb138>
   1c194:	ldr	r9, [sp, #24]
   1c198:	ldr	r4, [pc, #-76]	; 1c154 <dcngettext@plt+0xb13c>
   1c19c:	adds	ip, r9, ip
   1c1a0:	ldr	r9, [sp, #76]	; 0x4c
   1c1a4:	adc	r4, r9, r4
   1c1a8:	ldr	r9, [sp, #40]	; 0x28
   1c1ac:	adds	ip, ip, r9
   1c1b0:	ldr	r9, [sp, #164]	; 0xa4
   1c1b4:	adc	r4, r4, r9
   1c1b8:	ldr	r9, [sp, #48]	; 0x30
   1c1bc:	adds	ip, r9, ip
   1c1c0:	ldr	r9, [sp, #112]	; 0x70
   1c1c4:	adc	r4, r9, r4
   1c1c8:	ldr	r9, [sp, #132]	; 0x84
   1c1cc:	adds	ip, ip, r9
   1c1d0:	ldr	r9, [sp, #168]	; 0xa8
   1c1d4:	adc	r4, r4, r9
   1c1d8:	adds	r0, r0, ip
   1c1dc:	adc	r9, lr, r4
   1c1e0:	adds	r5, r7, r5
   1c1e4:	str	r0, [sp, #112]	; 0x70
   1c1e8:	adc	r6, r6, r8
   1c1ec:	ldr	r0, [sp, #320]	; 0x140
   1c1f0:	adds	r7, r5, ip
   1c1f4:	ldr	r5, [sp, #88]	; 0x58
   1c1f8:	adc	r6, r6, r4
   1c1fc:	adds	r8, r0, r5
   1c200:	ldr	r0, [sp, #136]	; 0x88
   1c204:	ldr	r5, [sp, #324]	; 0x144
   1c208:	mov	lr, r9
   1c20c:	ldr	r9, [sp, #28]
   1c210:	str	r6, [sp, #48]	; 0x30
   1c214:	ldr	r4, [sp, #16]
   1c218:	adc	r6, r5, r0
   1c21c:	ldr	r5, [sp, #264]	; 0x108
   1c220:	adds	r8, r8, r9
   1c224:	adc	r6, r6, r4
   1c228:	adds	r0, r8, r5
   1c22c:	ldr	r5, [sp, #268]	; 0x10c
   1c230:	ldr	r9, [sp, #44]	; 0x2c
   1c234:	adc	r5, r6, r5
   1c238:	ldr	r6, [sp, #112]	; 0x70
   1c23c:	str	r5, [sp, #128]	; 0x80
   1c240:	ldr	r5, [sp, #104]	; 0x68
   1c244:	and	sl, sl, r6
   1c248:	eor	r5, sl, r5
   1c24c:	ldr	sl, [sp, #80]	; 0x50
   1c250:	and	r9, r9, lr
   1c254:	str	r0, [sp, #40]	; 0x28
   1c258:	eor	r0, r9, sl
   1c25c:	str	r0, [sp, #132]	; 0x84
   1c260:	lsr	r0, r6, #14
   1c264:	orr	ip, r0, lr, lsl #18
   1c268:	lsr	r0, r6, #18
   1c26c:	orr	r0, r0, lr, lsl #14
   1c270:	eor	r0, r0, ip
   1c274:	lsl	ip, r6, #23
   1c278:	orr	ip, ip, lr, lsr #9
   1c27c:	mov	r8, r7
   1c280:	eor	sl, r0, ip
   1c284:	lsr	r4, lr, #14
   1c288:	lsr	r0, lr, #18
   1c28c:	lsr	r9, r7, #28
   1c290:	ldr	r7, [sp, #48]	; 0x30
   1c294:	orr	r0, r0, r6, lsl #14
   1c298:	orr	r4, r4, r6, lsl #18
   1c29c:	eor	r4, r4, r0
   1c2a0:	lsl	r0, r8, #30
   1c2a4:	orr	r0, r0, r7, lsr #2
   1c2a8:	str	lr, [sp, #136]	; 0x88
   1c2ac:	orr	r9, r9, r7, lsl #4
   1c2b0:	lsl	lr, lr, #23
   1c2b4:	mov	ip, r6
   1c2b8:	orr	lr, lr, r6, lsr #9
   1c2bc:	eor	r9, r9, r0
   1c2c0:	ldr	r6, [sp, #172]	; 0xac
   1c2c4:	lsl	r0, r8, #25
   1c2c8:	orr	r0, r0, r7, lsr #7
   1c2cc:	str	r5, [sp, #88]	; 0x58
   1c2d0:	orr	r5, r1, r8
   1c2d4:	eor	r9, r9, r0
   1c2d8:	and	r5, r5, r6
   1c2dc:	lsl	r0, r7, #30
   1c2e0:	lsr	r6, r7, #28
   1c2e4:	orr	r0, r0, r8, lsr #2
   1c2e8:	orr	r6, r6, r8, lsl #4
   1c2ec:	eor	r6, r6, r0
   1c2f0:	and	r0, r1, r8
   1c2f4:	orr	r5, r5, r0
   1c2f8:	mov	r0, r7
   1c2fc:	str	sl, [sp, #168]	; 0xa8
   1c300:	orr	sl, fp, r7
   1c304:	ldr	r7, [sp, #176]	; 0xb0
   1c308:	eor	r4, r4, lr
   1c30c:	lsl	lr, r0, #25
   1c310:	orr	lr, lr, r8, lsr #7
   1c314:	and	sl, sl, r7
   1c318:	ldr	r7, [sp, #84]	; 0x54
   1c31c:	eor	r6, r6, lr
   1c320:	and	lr, fp, r0
   1c324:	orr	sl, sl, lr
   1c328:	str	r8, [sp, #164]	; 0xa4
   1c32c:	eor	r8, r7, ip
   1c330:	ldr	r7, [sp, #96]	; 0x60
   1c334:	ldr	lr, [sp, #136]	; 0x88
   1c338:	ldr	r0, [sp, #40]	; 0x28
   1c33c:	eor	r7, r7, lr
   1c340:	ldr	lr, [sp, #128]	; 0x80
   1c344:	lsr	r0, r0, #19
   1c348:	orr	ip, r0, lr, lsl #13
   1c34c:	ldr	r0, [sp, #40]	; 0x28
   1c350:	lsl	r0, r0, #3
   1c354:	orr	r0, r0, lr, lsr #29
   1c358:	eor	r0, r0, ip
   1c35c:	ldr	ip, [sp, #40]	; 0x28
   1c360:	lsr	ip, ip, #6
   1c364:	orr	ip, ip, lr, lsl #26
   1c368:	eor	r0, r0, ip
   1c36c:	ldr	ip, [sp, #40]	; 0x28
   1c370:	str	r0, [sp, #264]	; 0x108
   1c374:	lsr	r0, lr, #19
   1c378:	orr	r0, r0, ip, lsl #13
   1c37c:	str	r0, [sp, #44]	; 0x2c
   1c380:	ldr	r0, [sp, #40]	; 0x28
   1c384:	lsl	ip, lr, #3
   1c388:	orr	ip, ip, r0, lsr #29
   1c38c:	ldr	r0, [sp, #44]	; 0x2c
   1c390:	eor	r0, r0, ip
   1c394:	mov	ip, lr
   1c398:	eor	lr, r0, lr, lsr #6
   1c39c:	str	lr, [sp, #268]	; 0x10c
   1c3a0:	ldr	r0, [sp, #60]	; 0x3c
   1c3a4:	ldr	lr, [sp, #24]
   1c3a8:	str	r0, [sp, #428]	; 0x1ac
   1c3ac:	str	lr, [sp, #432]	; 0x1b0
   1c3b0:	ldr	r0, [pc, #-608]	; 1c158 <dcngettext@plt+0xb140>
   1c3b4:	ldr	lr, [sp, #40]	; 0x28
   1c3b8:	adds	r0, lr, r0
   1c3bc:	ldr	lr, [pc, #-616]	; 1c15c <dcngettext@plt+0xb144>
   1c3c0:	adc	lr, ip, lr
   1c3c4:	ldr	ip, [sp, #192]	; 0xc0
   1c3c8:	adds	r0, r0, ip
   1c3cc:	ldr	ip, [sp, #8]
   1c3d0:	adc	lr, lr, ip
   1c3d4:	ldr	ip, [sp, #88]	; 0x58
   1c3d8:	adds	r0, ip, r0
   1c3dc:	ldr	ip, [sp, #132]	; 0x84
   1c3e0:	adc	lr, ip, lr
   1c3e4:	ldr	ip, [sp, #168]	; 0xa8
   1c3e8:	adds	ip, r0, ip
   1c3ec:	adc	r4, lr, r4
   1c3f0:	adds	r3, r3, ip
   1c3f4:	adc	r2, r2, r4
   1c3f8:	adds	r0, r9, r5
   1c3fc:	adc	lr, r6, sl
   1c400:	ldr	r9, [sp, #52]	; 0x34
   1c404:	ldr	sl, [sp, #328]	; 0x148
   1c408:	adds	r0, r0, ip
   1c40c:	adc	lr, lr, r4
   1c410:	adds	ip, sl, r9
   1c414:	ldr	r4, [sp, #140]	; 0x8c
   1c418:	ldr	sl, [sp, #332]	; 0x14c
   1c41c:	ldr	r9, [sp, #4]
   1c420:	adc	r6, sl, r4
   1c424:	adds	ip, ip, r9
   1c428:	ldr	sl, [sp, #184]	; 0xb8
   1c42c:	ldr	r9, [sp, #20]
   1c430:	and	r7, r7, r2
   1c434:	adc	r6, r6, r9
   1c438:	adds	sl, ip, sl
   1c43c:	str	sl, [sp, #52]	; 0x34
   1c440:	ldr	sl, [sp, #272]	; 0x110
   1c444:	lsr	r5, r2, #14
   1c448:	adc	sl, r6, sl
   1c44c:	str	sl, [sp, #132]	; 0x84
   1c450:	ldr	r6, [sp, #84]	; 0x54
   1c454:	ldr	ip, [sp, #96]	; 0x60
   1c458:	and	r8, r8, r3
   1c45c:	eor	r7, r7, ip
   1c460:	lsr	ip, r3, #14
   1c464:	orr	r4, ip, r2, lsl #18
   1c468:	lsr	ip, r3, #18
   1c46c:	orr	ip, ip, r2, lsl #14
   1c470:	eor	ip, ip, r4
   1c474:	lsl	r4, r3, #23
   1c478:	orr	r4, r4, r2, lsr #9
   1c47c:	str	r7, [sp, #88]	; 0x58
   1c480:	eor	r7, ip, r4
   1c484:	orr	r4, r5, r3, lsl #18
   1c488:	lsr	r5, r2, #18
   1c48c:	orr	ip, r5, r3, lsl #14
   1c490:	eor	r5, r4, ip
   1c494:	lsl	ip, r2, #23
   1c498:	eor	sl, r8, r6
   1c49c:	orr	ip, ip, r3, lsr #9
   1c4a0:	str	sl, [sp, #44]	; 0x2c
   1c4a4:	lsr	r4, r0, #28
   1c4a8:	eor	sl, r5, ip
   1c4ac:	lsl	ip, r0, #30
   1c4b0:	orr	ip, ip, lr, lsr #2
   1c4b4:	orr	r4, r4, lr, lsl #4
   1c4b8:	eor	r4, r4, ip
   1c4bc:	lsl	ip, r0, #25
   1c4c0:	str	r2, [sp, #140]	; 0x8c
   1c4c4:	orr	ip, ip, lr, lsr #7
   1c4c8:	ldr	r2, [sp, #164]	; 0xa4
   1c4cc:	eor	r4, r4, ip
   1c4d0:	lsr	r6, lr, #28
   1c4d4:	lsl	ip, lr, #30
   1c4d8:	str	r7, [sp, #168]	; 0xa8
   1c4dc:	orr	ip, ip, r0, lsr #2
   1c4e0:	orr	r7, r2, r0
   1c4e4:	orr	r6, r6, r0, lsl #4
   1c4e8:	and	r7, r7, r1
   1c4ec:	eor	r6, r6, ip
   1c4f0:	and	ip, r2, r0
   1c4f4:	str	sl, [sp, #184]	; 0xb8
   1c4f8:	orr	r7, r7, ip
   1c4fc:	ldr	sl, [sp, #48]	; 0x30
   1c500:	ldr	r2, [sp, #140]	; 0x8c
   1c504:	ldr	r9, [sp, #136]	; 0x88
   1c508:	str	r7, [sp, #192]	; 0xc0
   1c50c:	lsl	ip, lr, #25
   1c510:	ldr	r7, [sp, #52]	; 0x34
   1c514:	orr	r8, sl, lr
   1c518:	orr	ip, ip, r0, lsr #7
   1c51c:	eor	r9, r9, r2
   1c520:	ldr	r2, [sp, #132]	; 0x84
   1c524:	ldr	r5, [sp, #112]	; 0x70
   1c528:	and	r8, r8, fp
   1c52c:	eor	r6, r6, ip
   1c530:	and	ip, sl, lr
   1c534:	orr	r8, r8, ip
   1c538:	lsr	ip, r7, #19
   1c53c:	eor	sl, r5, r3
   1c540:	orr	r5, ip, r2, lsl #13
   1c544:	lsl	ip, r7, #3
   1c548:	orr	ip, ip, r2, lsr #29
   1c54c:	eor	ip, ip, r5
   1c550:	lsr	r5, r7, #6
   1c554:	orr	r5, r5, r2, lsl #26
   1c558:	eor	r7, ip, r5
   1c55c:	str	r7, [sp, #272]	; 0x110
   1c560:	ldr	r7, [sp, #52]	; 0x34
   1c564:	lsr	ip, r2, #19
   1c568:	mov	r5, r2
   1c56c:	orr	ip, ip, r7, lsl #13
   1c570:	str	ip, [sp, #8]
   1c574:	mov	r2, r5
   1c578:	ldr	ip, [sp, #8]
   1c57c:	lsl	r5, r5, #3
   1c580:	orr	r5, r5, r7, lsr #29
   1c584:	eor	ip, ip, r5
   1c588:	eor	r5, ip, r2, lsr #6
   1c58c:	ldr	ip, [sp, #76]	; 0x4c
   1c590:	str	r5, [sp, #276]	; 0x114
   1c594:	ldr	r5, [sp, #40]	; 0x28
   1c598:	str	ip, [sp, #436]	; 0x1b4
   1c59c:	ldr	ip, [pc, #-1092]	; 1c160 <dcngettext@plt+0xb148>
   1c5a0:	str	r5, [sp, #440]	; 0x1b8
   1c5a4:	ldr	r5, [pc, #-1096]	; 1c164 <dcngettext@plt+0xb14c>
   1c5a8:	adds	ip, r7, ip
   1c5ac:	adc	r5, r2, r5
   1c5b0:	ldr	r2, [sp, #104]	; 0x68
   1c5b4:	ldr	r7, [sp, #44]	; 0x2c
   1c5b8:	adds	ip, ip, r2
   1c5bc:	ldr	r2, [sp, #80]	; 0x50
   1c5c0:	adc	r5, r5, r2
   1c5c4:	adds	ip, r7, ip
   1c5c8:	ldr	r7, [sp, #88]	; 0x58
   1c5cc:	ldr	r2, [sp, #172]	; 0xac
   1c5d0:	adc	r5, r7, r5
   1c5d4:	ldr	r7, [sp, #168]	; 0xa8
   1c5d8:	adds	ip, ip, r7
   1c5dc:	ldr	r7, [sp, #184]	; 0xb8
   1c5e0:	adc	r5, r5, r7
   1c5e4:	adds	r2, r2, ip
   1c5e8:	str	r2, [sp, #80]	; 0x50
   1c5ec:	ldr	r2, [sp, #176]	; 0xb0
   1c5f0:	ldr	r7, [sp, #192]	; 0xc0
   1c5f4:	adc	r2, r2, r5
   1c5f8:	adds	r4, r4, r7
   1c5fc:	adc	r6, r6, r8
   1c600:	adds	r7, r4, ip
   1c604:	adc	r6, r6, r5
   1c608:	ldr	r8, [sp, #336]	; 0x150
   1c60c:	ldr	r5, [sp, #64]	; 0x40
   1c610:	ldr	r4, [sp, #144]	; 0x90
   1c614:	adds	ip, r8, r5
   1c618:	ldr	r5, [sp, #116]	; 0x74
   1c61c:	ldr	r8, [sp, #340]	; 0x154
   1c620:	str	r2, [sp, #88]	; 0x58
   1c624:	mov	r2, r6
   1c628:	adc	r6, r8, r4
   1c62c:	adds	ip, ip, r5
   1c630:	ldr	r5, [sp, #188]	; 0xbc
   1c634:	ldr	r8, [sp, #264]	; 0x108
   1c638:	adc	r6, r6, r5
   1c63c:	ldr	r5, [sp, #268]	; 0x10c
   1c640:	adds	r8, ip, r8
   1c644:	adc	r5, r6, r5
   1c648:	ldr	r6, [sp, #80]	; 0x50
   1c64c:	str	r5, [sp, #64]	; 0x40
   1c650:	ldr	r5, [sp, #112]	; 0x70
   1c654:	and	sl, sl, r6
   1c658:	eor	sl, sl, r5
   1c65c:	str	sl, [sp, #144]	; 0x90
   1c660:	ldr	sl, [sp, #88]	; 0x58
   1c664:	lsr	ip, r6, #14
   1c668:	str	r8, [sp, #44]	; 0x2c
   1c66c:	orr	r4, ip, sl, lsl #18
   1c670:	lsr	ip, r6, #18
   1c674:	orr	ip, ip, sl, lsl #14
   1c678:	eor	ip, ip, r4
   1c67c:	lsl	r4, r6, #23
   1c680:	orr	r4, r4, sl, lsr #9
   1c684:	eor	r8, ip, r4
   1c688:	lsr	r4, sl, #14
   1c68c:	lsr	ip, sl, #18
   1c690:	orr	ip, ip, r6, lsl #14
   1c694:	orr	r4, r4, r6, lsl #18
   1c698:	ldr	r5, [sp, #136]	; 0x88
   1c69c:	eor	r4, r4, ip
   1c6a0:	lsl	ip, sl, #23
   1c6a4:	orr	ip, ip, r6, lsr #9
   1c6a8:	and	r9, r9, sl
   1c6ac:	mov	r6, r7
   1c6b0:	eor	r9, r9, r5
   1c6b4:	lsr	r5, r7, #28
   1c6b8:	eor	sl, r4, ip
   1c6bc:	orr	r4, r5, r2, lsl #4
   1c6c0:	lsl	r5, r6, #30
   1c6c4:	orr	ip, r5, r2, lsr #2
   1c6c8:	mov	r7, r2
   1c6cc:	eor	r5, r4, ip
   1c6d0:	lsl	ip, r6, #25
   1c6d4:	orr	ip, ip, r2, lsr #7
   1c6d8:	eor	r4, r5, ip
   1c6dc:	ldr	r2, [sp, #164]	; 0xa4
   1c6e0:	str	r8, [sp, #168]	; 0xa8
   1c6e4:	lsl	ip, r7, #30
   1c6e8:	lsr	r8, r7, #28
   1c6ec:	orr	r5, r0, r6
   1c6f0:	orr	ip, ip, r6, lsr #2
   1c6f4:	str	r4, [sp, #176]	; 0xb0
   1c6f8:	orr	r8, r8, r6, lsl #4
   1c6fc:	mov	r4, r7
   1c700:	and	r5, r5, r2
   1c704:	mov	r7, r6
   1c708:	eor	r8, r8, ip
   1c70c:	and	ip, r0, r6
   1c710:	orr	r5, r5, ip
   1c714:	ldr	r6, [sp, #48]	; 0x30
   1c718:	lsl	ip, r4, #25
   1c71c:	orr	ip, ip, r7, lsr #7
   1c720:	ldr	r2, [sp, #80]	; 0x50
   1c724:	str	sl, [sp, #172]	; 0xac
   1c728:	orr	sl, lr, r4
   1c72c:	and	sl, sl, r6
   1c730:	eor	r8, r8, ip
   1c734:	and	ip, lr, r4
   1c738:	orr	sl, sl, ip
   1c73c:	str	r7, [sp, #104]	; 0x68
   1c740:	ldr	ip, [sp, #88]	; 0x58
   1c744:	eor	r7, r3, r2
   1c748:	ldr	r2, [sp, #140]	; 0x8c
   1c74c:	str	r4, [sp, #116]	; 0x74
   1c750:	ldr	r4, [sp, #44]	; 0x2c
   1c754:	eor	r6, r2, ip
   1c758:	ldr	r2, [sp, #64]	; 0x40
   1c75c:	lsr	ip, r4, #19
   1c760:	orr	r4, ip, r2, lsl #13
   1c764:	ldr	ip, [sp, #44]	; 0x2c
   1c768:	lsl	ip, ip, #3
   1c76c:	orr	ip, ip, r2, lsr #29
   1c770:	eor	ip, ip, r4
   1c774:	ldr	r4, [sp, #44]	; 0x2c
   1c778:	lsr	r4, r4, #6
   1c77c:	orr	r4, r4, r2, lsl #26
   1c780:	eor	r4, ip, r4
   1c784:	str	r4, [sp, #184]	; 0xb8
   1c788:	ldr	r4, [sp, #44]	; 0x2c
   1c78c:	lsr	ip, r2, #19
   1c790:	orr	ip, ip, r4, lsl #13
   1c794:	lsl	r4, r2, #3
   1c798:	ldr	r2, [sp, #44]	; 0x2c
   1c79c:	orr	r4, r4, r2, lsr #29
   1c7a0:	eor	ip, ip, r4
   1c7a4:	ldr	r4, [sp, #64]	; 0x40
   1c7a8:	ldr	r2, [sp, #128]	; 0x80
   1c7ac:	eor	r4, ip, r4, lsr #6
   1c7b0:	ldr	ip, [sp, #4]
   1c7b4:	str	r4, [sp, #188]	; 0xbc
   1c7b8:	ldr	r4, [sp, #20]
   1c7bc:	lsr	ip, ip, #1
   1c7c0:	str	r2, [sp, #444]	; 0x1bc
   1c7c4:	orr	ip, ip, r4, lsl #31
   1c7c8:	ldr	r2, [sp, #44]	; 0x2c
   1c7cc:	ldr	r4, [sp, #52]	; 0x34
   1c7d0:	str	ip, [sp, #8]
   1c7d4:	ldr	ip, [pc, #-1652]	; 1c168 <dcngettext@plt+0xb150>
   1c7d8:	str	r4, [sp, #448]	; 0x1c0
   1c7dc:	adds	ip, r2, ip
   1c7e0:	ldr	r4, [pc, #-1660]	; 1c16c <dcngettext@plt+0xb154>
   1c7e4:	ldr	r2, [sp, #64]	; 0x40
   1c7e8:	adc	r4, r2, r4
   1c7ec:	ldr	r2, [sp, #84]	; 0x54
   1c7f0:	adds	ip, ip, r2
   1c7f4:	ldr	r2, [sp, #96]	; 0x60
   1c7f8:	adc	r4, r4, r2
   1c7fc:	ldr	r2, [sp, #144]	; 0x90
   1c800:	adds	ip, r2, ip
   1c804:	adc	r4, r9, r4
   1c808:	ldr	r9, [sp, #168]	; 0xa8
   1c80c:	adds	ip, ip, r9
   1c810:	ldr	r9, [sp, #172]	; 0xac
   1c814:	adc	r4, r4, r9
   1c818:	adds	r9, r1, ip
   1c81c:	adc	fp, fp, r4
   1c820:	mov	r2, fp
   1c824:	ldr	fp, [sp, #176]	; 0xb0
   1c828:	ldr	r1, [sp, #148]	; 0x94
   1c82c:	adds	r5, fp, r5
   1c830:	adc	r8, r8, sl
   1c834:	adds	r5, r5, ip
   1c838:	adc	fp, r8, r4
   1c83c:	mov	r8, fp
   1c840:	ldr	sl, [sp, #100]	; 0x64
   1c844:	ldr	fp, [sp, #344]	; 0x158
   1c848:	and	r7, r7, r9
   1c84c:	adds	ip, fp, sl
   1c850:	ldr	fp, [sp, #348]	; 0x15c
   1c854:	eor	sl, r7, r3
   1c858:	adc	r1, fp, r1
   1c85c:	ldr	fp, [sp]
   1c860:	and	r6, r6, r2
   1c864:	adds	ip, ip, fp
   1c868:	ldr	fp, [sp, #120]	; 0x78
   1c86c:	str	sl, [sp, #84]	; 0x54
   1c870:	adc	r1, r1, fp
   1c874:	ldr	fp, [sp, #272]	; 0x110
   1c878:	str	r2, [sp, #100]	; 0x64
   1c87c:	adds	ip, ip, fp
   1c880:	ldr	fp, [sp, #276]	; 0x114
   1c884:	adc	fp, r1, fp
   1c888:	ldr	r1, [sp, #140]	; 0x8c
   1c88c:	eor	sl, r6, r1
   1c890:	lsr	r1, r9, #14
   1c894:	orr	r4, r1, r2, lsl #18
   1c898:	lsr	r1, r9, #18
   1c89c:	orr	r1, r1, r2, lsl #14
   1c8a0:	eor	r1, r1, r4
   1c8a4:	lsl	r4, r9, #23
   1c8a8:	orr	r4, r4, r2, lsr #9
   1c8ac:	eor	r1, r1, r4
   1c8b0:	str	r1, [sp, #148]	; 0x94
   1c8b4:	lsr	r1, r2, #14
   1c8b8:	orr	r4, r1, r9, lsl #18
   1c8bc:	lsr	r1, r2, #18
   1c8c0:	orr	r1, r1, r9, lsl #14
   1c8c4:	eor	r1, r1, r4
   1c8c8:	lsl	r4, r2, #23
   1c8cc:	orr	r4, r4, r9, lsr #9
   1c8d0:	str	sl, [sp, #96]	; 0x60
   1c8d4:	eor	sl, r1, r4
   1c8d8:	lsr	r1, r5, #28
   1c8dc:	orr	r4, r1, r8, lsl #4
   1c8e0:	lsl	r1, r5, #30
   1c8e4:	orr	r1, r1, r8, lsr #2
   1c8e8:	eor	r1, r1, r4
   1c8ec:	lsl	r4, r5, #25
   1c8f0:	orr	r4, r4, r8, lsr #7
   1c8f4:	str	sl, [sp, #168]	; 0xa8
   1c8f8:	eor	r1, r1, r4
   1c8fc:	mov	sl, r5
   1c900:	ldr	r6, [sp, #104]	; 0x68
   1c904:	str	r1, [sp, #172]	; 0xac
   1c908:	lsr	r5, r8, #28
   1c90c:	lsl	r1, r8, #30
   1c910:	mov	r2, r8
   1c914:	orr	r4, r6, sl
   1c918:	orr	r1, r1, sl, lsr #2
   1c91c:	orr	r5, r5, sl, lsl #4
   1c920:	mov	r8, sl
   1c924:	and	r4, r4, r0
   1c928:	eor	r5, r5, r1
   1c92c:	and	r1, r6, sl
   1c930:	ldr	r7, [sp, #116]	; 0x74
   1c934:	orr	r4, r4, r1
   1c938:	lsl	r1, r2, #25
   1c93c:	orr	r1, r1, r8, lsr #7
   1c940:	orr	r6, r7, r2
   1c944:	eor	r5, r5, r1
   1c948:	str	r2, [sp, #120]	; 0x78
   1c94c:	and	r1, r7, r2
   1c950:	ldr	r2, [sp, #80]	; 0x50
   1c954:	and	r6, r6, lr
   1c958:	orr	r6, r6, r1
   1c95c:	str	r8, [sp, #144]	; 0x90
   1c960:	ldr	r1, [sp, #88]	; 0x58
   1c964:	eor	r8, r2, r9
   1c968:	ldr	r2, [sp, #100]	; 0x64
   1c96c:	ldr	sl, [sp, #20]
   1c970:	eor	r7, r1, r2
   1c974:	lsr	r1, ip, #19
   1c978:	str	r7, [sp]
   1c97c:	orr	r7, r1, fp, lsl #13
   1c980:	lsl	r1, ip, #3
   1c984:	orr	r1, r1, fp, lsr #29
   1c988:	eor	r1, r1, r7
   1c98c:	lsr	r7, ip, #6
   1c990:	orr	r7, r7, fp, lsl #26
   1c994:	eor	r1, r1, r7
   1c998:	str	r1, [sp, #176]	; 0xb0
   1c99c:	lsl	r7, fp, #3
   1c9a0:	lsr	r1, fp, #19
   1c9a4:	ldr	r2, [sp, #4]
   1c9a8:	orr	r7, r7, ip, lsr #29
   1c9ac:	orr	r1, r1, ip, lsl #13
   1c9b0:	eor	r1, r1, r7
   1c9b4:	ldr	r7, [sp, #20]
   1c9b8:	eor	r1, r1, fp, lsr #6
   1c9bc:	str	r1, [sp, #192]	; 0xc0
   1c9c0:	lsr	r1, r2, #8
   1c9c4:	orr	r1, r1, r7, lsl #24
   1c9c8:	ldr	r7, [sp, #8]
   1c9cc:	str	ip, [sp, #464]	; 0x1d0
   1c9d0:	eor	r1, r1, r7
   1c9d4:	lsr	r7, r2, #7
   1c9d8:	orr	r7, r7, sl, lsl #25
   1c9dc:	eor	r1, r1, r7
   1c9e0:	str	r1, [sp, #264]	; 0x108
   1c9e4:	mov	r7, sl
   1c9e8:	lsr	r1, sl, #1
   1c9ec:	ldr	sl, [sp, #4]
   1c9f0:	orr	r1, r1, r2, lsl #31
   1c9f4:	mov	r2, r7
   1c9f8:	lsr	r7, r7, #8
   1c9fc:	orr	r7, r7, sl, lsl #24
   1ca00:	eor	r1, r1, r7
   1ca04:	eor	sl, r1, r2, lsr #7
   1ca08:	ldr	r1, [sp, #132]	; 0x84
   1ca0c:	ldr	r7, [sp, #64]	; 0x40
   1ca10:	str	r1, [sp, #452]	; 0x1c4
   1ca14:	ldr	r1, [pc, #-2220]	; 1c170 <dcngettext@plt+0xb158>
   1ca18:	ldr	r2, [sp, #112]	; 0x70
   1ca1c:	str	r7, [sp, #460]	; 0x1cc
   1ca20:	ldr	r7, [pc, #-2228]	; 1c174 <dcngettext@plt+0xb15c>
   1ca24:	adds	r1, ip, r1
   1ca28:	adc	ip, fp, r7
   1ca2c:	adds	r1, r1, r2
   1ca30:	ldr	r7, [sp, #84]	; 0x54
   1ca34:	ldr	r2, [sp, #136]	; 0x88
   1ca38:	str	sl, [sp, #268]	; 0x10c
   1ca3c:	adc	ip, ip, r2
   1ca40:	adds	r1, r7, r1
   1ca44:	ldr	r7, [sp, #96]	; 0x60
   1ca48:	ldr	r2, [sp, #164]	; 0xa4
   1ca4c:	adc	ip, r7, ip
   1ca50:	ldr	r7, [sp, #148]	; 0x94
   1ca54:	ldr	sl, [sp, #44]	; 0x2c
   1ca58:	adds	r1, r1, r7
   1ca5c:	ldr	r7, [sp, #168]	; 0xa8
   1ca60:	str	sl, [sp, #456]	; 0x1c8
   1ca64:	adc	ip, ip, r7
   1ca68:	adds	r2, r2, r1
   1ca6c:	mov	r7, r2
   1ca70:	ldr	r2, [sp, #48]	; 0x30
   1ca74:	ldr	sl, [sp, #172]	; 0xac
   1ca78:	adc	r2, r2, ip
   1ca7c:	adds	r4, sl, r4
   1ca80:	adc	r5, r5, r6
   1ca84:	ldr	sl, [sp, #92]	; 0x5c
   1ca88:	ldr	r6, [sp, #352]	; 0x160
   1ca8c:	str	r2, [sp, #84]	; 0x54
   1ca90:	adds	r2, r4, r1
   1ca94:	str	r2, [sp, #96]	; 0x60
   1ca98:	adc	r2, r5, ip
   1ca9c:	adds	r1, r6, sl
   1caa0:	ldr	r5, [sp, #56]	; 0x38
   1caa4:	ldr	r6, [sp, #356]	; 0x164
   1caa8:	ldr	ip, [sp, #152]	; 0x98
   1caac:	str	r2, [sp, #8]
   1cab0:	adc	ip, r6, ip
   1cab4:	adds	r1, r1, r5
   1cab8:	ldr	r5, [sp, #124]	; 0x7c
   1cabc:	ldr	r2, [sp, #80]	; 0x50
   1cac0:	adc	ip, ip, r5
   1cac4:	ldr	r5, [sp, #184]	; 0xb8
   1cac8:	mov	sl, r7
   1cacc:	adds	r1, r1, r5
   1cad0:	and	r7, r8, r7
   1cad4:	ldr	r5, [sp, #188]	; 0xbc
   1cad8:	ldr	r8, [sp, #84]	; 0x54
   1cadc:	ldr	r6, [sp]
   1cae0:	eor	r7, r7, r2
   1cae4:	ldr	r4, [pc, #-2420]	; 1c178 <dcngettext@plt+0xb160>
   1cae8:	ldr	r2, [sp, #88]	; 0x58
   1caec:	adc	ip, ip, r5
   1caf0:	and	r6, r6, r8
   1caf4:	ldr	r5, [pc, #-2432]	; 1c17c <dcngettext@plt+0xb164>
   1caf8:	adds	r4, r1, r4
   1cafc:	eor	r6, r6, r2
   1cb00:	ldr	r2, [sp, #140]	; 0x8c
   1cb04:	adc	r5, ip, r5
   1cb08:	adds	r3, r4, r3
   1cb0c:	adc	r2, r5, r2
   1cb10:	mov	r4, r8
   1cb14:	lsr	r5, sl, #14
   1cb18:	orr	r5, r5, r8, lsl #18
   1cb1c:	lsr	r8, sl, #18
   1cb20:	orr	r8, r8, r4, lsl #14
   1cb24:	adds	r3, r7, r3
   1cb28:	eor	r5, r5, r8
   1cb2c:	mov	r7, r4
   1cb30:	lsl	r8, sl, #23
   1cb34:	orr	r8, r8, r4, lsr #9
   1cb38:	eor	r8, r8, r5
   1cb3c:	lsr	r4, r4, #14
   1cb40:	lsr	r5, r7, #18
   1cb44:	orr	r4, r4, sl, lsl #18
   1cb48:	adc	r2, r6, r2
   1cb4c:	orr	r5, r5, sl, lsl #14
   1cb50:	mov	r6, sl
   1cb54:	ldr	sl, [sp, #96]	; 0x60
   1cb58:	eor	r5, r5, r4
   1cb5c:	lsl	r4, r7, #23
   1cb60:	ldr	r7, [sp, #8]
   1cb64:	orr	r4, r4, r6, lsr #9
   1cb68:	eor	r4, r4, r5
   1cb6c:	str	r6, [sp, #92]	; 0x5c
   1cb70:	lsl	r5, sl, #30
   1cb74:	lsr	r6, sl, #28
   1cb78:	adds	r3, r3, r8
   1cb7c:	orr	r5, r5, r7, lsr #2
   1cb80:	ldr	r8, [sp, #144]	; 0x90
   1cb84:	orr	r6, r6, r7, lsl #4
   1cb88:	eor	r6, r6, r5
   1cb8c:	lsl	r5, sl, #25
   1cb90:	adc	r2, r2, r4
   1cb94:	orr	r5, r5, r7, lsr #7
   1cb98:	orr	r4, r8, sl
   1cb9c:	mov	r7, sl
   1cba0:	ldr	sl, [sp, #104]	; 0x68
   1cba4:	adds	r0, r0, r3
   1cba8:	and	r4, r4, sl
   1cbac:	ldr	sl, [sp, #8]
   1cbb0:	str	r0, [sp, #20]
   1cbb4:	eor	r6, r6, r5
   1cbb8:	lsl	r0, sl, #30
   1cbbc:	lsr	r5, sl, #28
   1cbc0:	orr	r5, r5, r7, lsl #4
   1cbc4:	orr	r0, r0, r7, lsr #2
   1cbc8:	eor	r0, r0, r5
   1cbcc:	adc	r5, lr, r2
   1cbd0:	and	lr, r8, r7
   1cbd4:	orr	r4, r4, lr
   1cbd8:	adds	r6, r6, r4
   1cbdc:	str	r5, [sp, #48]	; 0x30
   1cbe0:	ldr	r4, [sp, #120]	; 0x78
   1cbe4:	ldr	r5, [sp, #8]
   1cbe8:	ldr	sl, [sp, #116]	; 0x74
   1cbec:	orr	lr, r4, r5
   1cbf0:	and	lr, lr, sl
   1cbf4:	ldr	sl, [sp, #8]
   1cbf8:	lsl	r5, r5, #25
   1cbfc:	orr	r5, r5, r7, lsr #7
   1cc00:	and	r4, r4, sl
   1cc04:	orr	lr, lr, r4
   1cc08:	eor	r0, r0, r5
   1cc0c:	adc	r0, r0, lr
   1cc10:	adds	r3, r6, r3
   1cc14:	adc	sl, r0, r2
   1cc18:	str	r3, [sp, #56]	; 0x38
   1cc1c:	ldr	r3, [sp, #360]	; 0x168
   1cc20:	ldr	r2, [sp, #32]
   1cc24:	ldr	r4, [sp, #364]	; 0x16c
   1cc28:	ldr	r0, [sp, #180]	; 0xb4
   1cc2c:	ldr	lr, [sp, #12]
   1cc30:	adds	r3, r3, r2
   1cc34:	adc	r2, r4, r0
   1cc38:	ldr	r0, [sp, #60]	; 0x3c
   1cc3c:	adds	r3, r3, lr
   1cc40:	ldr	r6, [sp, #176]	; 0xb0
   1cc44:	ldr	lr, [sp, #20]
   1cc48:	adc	r2, r2, r0
   1cc4c:	ldr	r4, [sp, #192]	; 0xc0
   1cc50:	ldr	r0, [sp, #92]	; 0x5c
   1cc54:	adds	r3, r3, r6
   1cc58:	adc	r4, r2, r4
   1cc5c:	eor	r7, r9, r0
   1cc60:	ldr	r2, [sp, #84]	; 0x54
   1cc64:	lsr	r6, lr, #14
   1cc68:	lsr	r0, lr, #18
   1cc6c:	str	r4, [sp, #484]	; 0x1e4
   1cc70:	and	r7, r7, lr
   1cc74:	mov	r4, lr
   1cc78:	ldr	lr, [sp, #100]	; 0x64
   1cc7c:	eor	r7, r7, r9
   1cc80:	eor	r5, lr, r2
   1cc84:	ldr	r2, [sp, #48]	; 0x30
   1cc88:	str	r7, [sp]
   1cc8c:	ldr	r7, [sp, #48]	; 0x30
   1cc90:	orr	r6, r6, r2, lsl #18
   1cc94:	orr	r0, r0, r2, lsl #14
   1cc98:	eor	r0, r0, r6
   1cc9c:	ldr	r6, [sp, #20]
   1cca0:	lsr	lr, r2, #14
   1cca4:	lsl	r4, r4, #23
   1cca8:	lsr	r2, r2, #18
   1ccac:	orr	r2, r2, r6, lsl #14
   1ccb0:	and	r5, r5, r7
   1ccb4:	orr	r4, r4, r7, lsr #9
   1ccb8:	orr	lr, lr, r6, lsl #18
   1ccbc:	lsl	r6, r7, #23
   1ccc0:	ldr	r7, [sp, #100]	; 0x64
   1ccc4:	eor	lr, lr, r2
   1ccc8:	eor	r5, r5, r7
   1cccc:	ldr	r2, [sp, #20]
   1ccd0:	str	r5, [sp, #12]
   1ccd4:	ldr	r5, [sp, #56]	; 0x38
   1ccd8:	eor	r4, r0, r4
   1ccdc:	orr	r6, r6, r2, lsr #9
   1cce0:	eor	lr, lr, r6
   1cce4:	str	r4, [sp, #32]
   1cce8:	ldr	r6, [sp, #96]	; 0x60
   1ccec:	lsl	r4, r5, #30
   1ccf0:	lsr	r0, r5, #28
   1ccf4:	orr	r0, r0, sl, lsl #4
   1ccf8:	orr	r2, r4, sl, lsr #2
   1ccfc:	lsl	r4, r5, #25
   1cd00:	eor	r2, r2, r0
   1cd04:	orr	r4, r4, sl, lsr #7
   1cd08:	orr	r0, r6, r5
   1cd0c:	eor	r4, r2, r4
   1cd10:	and	r0, r0, r8
   1cd14:	mov	r8, r5
   1cd18:	str	r4, [sp, #112]	; 0x70
   1cd1c:	and	r4, r6, r8
   1cd20:	orr	r0, r0, r4
   1cd24:	str	r0, [sp, #124]	; 0x7c
   1cd28:	ldr	r0, [sp, #8]
   1cd2c:	ldr	r2, [sp, #120]	; 0x78
   1cd30:	orr	r7, r0, sl
   1cd34:	and	r7, r7, r2
   1cd38:	and	r2, r0, sl
   1cd3c:	orr	r7, r7, r2
   1cd40:	str	lr, [sp, #60]	; 0x3c
   1cd44:	lsr	r2, r1, #19
   1cd48:	lsr	lr, sl, #28
   1cd4c:	orr	r0, r2, ip, lsl #13
   1cd50:	orr	lr, lr, r5, lsl #4
   1cd54:	lsl	r2, r1, #3
   1cd58:	lsl	r5, sl, #30
   1cd5c:	orr	r5, r5, r8, lsr #2
   1cd60:	orr	r2, r2, ip, lsr #29
   1cd64:	eor	lr, lr, r5
   1cd68:	eor	r2, r2, r0
   1cd6c:	lsl	r5, sl, #25
   1cd70:	lsr	r0, r1, #6
   1cd74:	orr	r0, r0, ip, lsl #26
   1cd78:	orr	r5, r5, r8, lsr #7
   1cd7c:	eor	r5, r5, lr
   1cd80:	eor	r8, r2, r0
   1cd84:	ldr	lr, [sp, #92]	; 0x5c
   1cd88:	ldr	r4, [sp, #20]
   1cd8c:	lsr	r0, ip, #19
   1cd90:	lsl	r2, ip, #3
   1cd94:	orr	r2, r2, r1, lsr #29
   1cd98:	orr	r0, r0, r1, lsl #13
   1cd9c:	eor	r0, r0, r2
   1cda0:	ldr	r6, [sp, #48]	; 0x30
   1cda4:	eor	r2, lr, r4
   1cda8:	ldr	r4, [sp, #84]	; 0x54
   1cdac:	str	r8, [sp, #136]	; 0x88
   1cdb0:	eor	r6, r4, r6
   1cdb4:	str	r6, [sp, #4]
   1cdb8:	ldr	r6, [sp, #484]	; 0x1e4
   1cdbc:	lsr	r8, r3, #19
   1cdc0:	str	fp, [sp, #468]	; 0x1d4
   1cdc4:	orr	lr, r8, r6, lsl #13
   1cdc8:	lsl	r8, r3, #3
   1cdcc:	orr	r8, r8, r6, lsr #29
   1cdd0:	eor	r8, r8, lr
   1cdd4:	lsr	lr, r3, #6
   1cdd8:	orr	lr, lr, r6, lsl #26
   1cddc:	eor	r8, r8, lr
   1cde0:	lsl	r4, r6, #3
   1cde4:	lsr	lr, r6, #19
   1cde8:	orr	r4, r4, r3, lsr #29
   1cdec:	orr	lr, lr, r3, lsl #13
   1cdf0:	eor	lr, lr, r4
   1cdf4:	eor	r6, lr, r6, lsr #6
   1cdf8:	ldr	lr, [pc, #-3200]	; 1c180 <dcngettext@plt+0xb168>
   1cdfc:	ldr	fp, [sp, #484]	; 0x1e4
   1ce00:	adds	lr, r3, lr
   1ce04:	str	r6, [sp, #148]	; 0x94
   1ce08:	str	r3, [sp, #480]	; 0x1e0
   1ce0c:	ldr	r6, [pc, #-3216]	; 1c184 <dcngettext@plt+0xb16c>
   1ce10:	ldr	r3, [sp, #80]	; 0x50
   1ce14:	adc	r6, fp, r6
   1ce18:	adds	lr, lr, r3
   1ce1c:	ldr	r3, [sp, #88]	; 0x58
   1ce20:	eor	r0, r0, ip, lsr #6
   1ce24:	adc	r6, r6, r3
   1ce28:	ldr	r3, [sp]
   1ce2c:	str	ip, [sp, #476]	; 0x1dc
   1ce30:	adds	lr, r3, lr
   1ce34:	ldr	r3, [sp, #12]
   1ce38:	ldr	fp, [sp, #124]	; 0x7c
   1ce3c:	adc	r6, r3, r6
   1ce40:	ldr	r3, [sp, #32]
   1ce44:	str	r8, [sp, #140]	; 0x8c
   1ce48:	adds	lr, lr, r3
   1ce4c:	ldr	r3, [sp, #60]	; 0x3c
   1ce50:	ldr	r8, [sp, #36]	; 0x24
   1ce54:	adc	r6, r6, r3
   1ce58:	ldr	r3, [sp, #104]	; 0x68
   1ce5c:	str	r1, [sp, #472]	; 0x1d8
   1ce60:	adds	r3, r3, lr
   1ce64:	mov	ip, r3
   1ce68:	ldr	r3, [sp, #116]	; 0x74
   1ce6c:	ldr	r1, [pc, #-3308]	; 1c188 <dcngettext@plt+0xb170>
   1ce70:	adc	r3, r3, r6
   1ce74:	str	r3, [sp, #32]
   1ce78:	ldr	r3, [sp, #112]	; 0x70
   1ce7c:	adds	r4, r3, fp
   1ce80:	adc	r3, r5, r7
   1ce84:	adds	fp, r4, lr
   1ce88:	adc	r3, r3, r6
   1ce8c:	str	r3, [sp, #12]
   1ce90:	ldr	r3, [sp, #368]	; 0x170
   1ce94:	ldr	r5, [sp, #160]	; 0xa0
   1ce98:	str	fp, [sp]
   1ce9c:	ldr	fp, [sp, #372]	; 0x174
   1cea0:	adds	r3, r3, r8
   1cea4:	adc	lr, fp, r5
   1cea8:	ldr	r5, [sp, #24]
   1ceac:	ldr	fp, [sp, #76]	; 0x4c
   1ceb0:	ldr	r8, [sp, #136]	; 0x88
   1ceb4:	adds	r3, r3, r5
   1ceb8:	adc	lr, lr, fp
   1cebc:	adds	r3, r3, r8
   1cec0:	adc	r4, lr, r0
   1cec4:	str	r4, [sp, #492]	; 0x1ec
   1cec8:	ldr	r7, [sp, #32]
   1cecc:	mov	r5, ip
   1ced0:	ldr	r6, [sp, #492]	; 0x1ec
   1ced4:	ldr	fp, [pc, #-3408]	; 1c18c <dcngettext@plt+0xb174>
   1ced8:	adds	r1, r3, r1
   1cedc:	adc	fp, r6, fp
   1cee0:	lsr	r8, r5, #18
   1cee4:	adds	r1, r1, r9
   1cee8:	lsr	ip, ip, #14
   1ceec:	mov	r9, r7
   1cef0:	orr	r8, r8, r7, lsl #14
   1cef4:	mov	r4, r5
   1cef8:	and	r2, r2, r5
   1cefc:	orr	ip, ip, r7, lsl #18
   1cf00:	ldr	r6, [sp, #92]	; 0x5c
   1cf04:	lsl	r5, r5, #23
   1cf08:	lsr	lr, r7, #14
   1cf0c:	orr	r5, r5, r9, lsr #9
   1cf10:	eor	ip, ip, r8
   1cf14:	mov	r8, r9
   1cf18:	mov	r9, r4
   1cf1c:	eor	r2, r2, r6
   1cf20:	orr	r4, lr, r4, lsl #18
   1cf24:	ldr	r6, [sp, #4]
   1cf28:	str	r9, [sp, #36]	; 0x24
   1cf2c:	ldr	lr, [sp]
   1cf30:	eor	ip, ip, r5
   1cf34:	ldr	r5, [sp, #36]	; 0x24
   1cf38:	lsr	r0, r7, #18
   1cf3c:	orr	r0, r0, r9, lsl #14
   1cf40:	and	r7, r6, r7
   1cf44:	lsr	r9, lr, #28
   1cf48:	lsl	r6, r8, #23
   1cf4c:	lsl	r8, lr, #30
   1cf50:	ldr	lr, [sp, #100]	; 0x64
   1cf54:	orr	r6, r6, r5, lsr #9
   1cf58:	ldr	r5, [sp, #12]
   1cf5c:	adc	fp, fp, lr
   1cf60:	ldr	lr, [sp, #84]	; 0x54
   1cf64:	adds	r2, r2, r1
   1cf68:	orr	r8, r8, r5, lsr #2
   1cf6c:	eor	r7, r7, lr
   1cf70:	orr	r9, r9, r5, lsl #4
   1cf74:	adc	r7, r7, fp
   1cf78:	eor	r9, r9, r8
   1cf7c:	ldr	fp, [sp, #56]	; 0x38
   1cf80:	ldr	r8, [sp]
   1cf84:	eor	lr, r4, r0
   1cf88:	ldr	r5, [sp, #56]	; 0x38
   1cf8c:	ldr	r0, [sp]
   1cf90:	and	r8, fp, r8
   1cf94:	ldr	fp, [sp, #96]	; 0x60
   1cf98:	orr	r4, r5, r0
   1cf9c:	adds	r2, r2, ip
   1cfa0:	and	ip, r4, fp
   1cfa4:	orr	ip, ip, r8
   1cfa8:	eor	r6, r6, lr
   1cfac:	ldr	r8, [sp, #12]
   1cfb0:	ldr	lr, [sp, #12]
   1cfb4:	lsl	r1, r0, #25
   1cfb8:	ldr	r0, [sp, #12]
   1cfbc:	adc	r6, r7, r6
   1cfc0:	ldr	fp, [sp]
   1cfc4:	and	r7, sl, r8
   1cfc8:	ldr	r8, [sp, #8]
   1cfcc:	orr	r1, r1, lr, lsr #7
   1cfd0:	mov	r4, lr
   1cfd4:	orr	lr, sl, lr
   1cfd8:	lsr	r5, r0, #28
   1cfdc:	and	lr, lr, r8
   1cfe0:	lsl	r0, r0, #30
   1cfe4:	ldr	r8, [sp]
   1cfe8:	orr	r5, r5, fp, lsl #4
   1cfec:	orr	r0, r0, fp, lsr #2
   1cff0:	ldr	fp, [sp, #144]	; 0x90
   1cff4:	eor	r0, r0, r5
   1cff8:	lsl	r4, r4, #25
   1cffc:	ldr	r5, [sp, #120]	; 0x78
   1d000:	orr	r4, r4, r8, lsr #7
   1d004:	eor	r1, r1, r9
   1d008:	adds	r9, fp, r2
   1d00c:	adc	r5, r5, r6
   1d010:	eor	r0, r0, r4
   1d014:	adds	r1, r1, ip
   1d018:	orr	lr, lr, r7
   1d01c:	adc	lr, r0, lr
   1d020:	adds	r1, r1, r2
   1d024:	ldr	r0, [sp, #376]	; 0x178
   1d028:	str	r1, [sp, #4]
   1d02c:	ldr	r1, [sp, #68]	; 0x44
   1d030:	str	r9, [sp, #24]
   1d034:	adc	r9, lr, r6
   1d038:	adds	r8, r0, r1
   1d03c:	ldr	r6, [sp, #156]	; 0x9c
   1d040:	ldr	r0, [sp, #380]	; 0x17c
   1d044:	ldr	r2, [sp, #128]	; 0x80
   1d048:	adc	r1, r0, r6
   1d04c:	ldr	r0, [sp, #40]	; 0x28
   1d050:	ldr	ip, [sp, #140]	; 0x8c
   1d054:	ldr	r7, [sp, #20]
   1d058:	adds	r8, r8, r0
   1d05c:	mov	fp, r5
   1d060:	adc	r1, r1, r2
   1d064:	ldr	r5, [sp, #36]	; 0x24
   1d068:	adds	r8, r8, ip
   1d06c:	ldr	ip, [sp, #24]
   1d070:	ldr	r6, [sp, #148]	; 0x94
   1d074:	mov	r2, r7
   1d078:	adc	r6, r1, r6
   1d07c:	eor	r2, r2, r5
   1d080:	ldr	r1, [sp, #32]
   1d084:	ldr	r5, [sp, #48]	; 0x30
   1d088:	str	r6, [sp, #500]	; 0x1f4
   1d08c:	lsr	r0, ip, #14
   1d090:	eor	r6, r5, r1
   1d094:	lsr	lr, ip, #18
   1d098:	and	r2, r2, ip
   1d09c:	lsl	r4, ip, #23
   1d0a0:	orr	r5, r0, fp, lsl #18
   1d0a4:	orr	lr, lr, fp, lsl #14
   1d0a8:	lsr	r1, fp, #14
   1d0ac:	eor	r2, r2, r7
   1d0b0:	lsr	ip, fp, #18
   1d0b4:	mov	r7, fp
   1d0b8:	and	r6, r6, fp
   1d0bc:	orr	r4, r4, fp, lsr #9
   1d0c0:	ldr	fp, [sp, #24]
   1d0c4:	str	r2, [sp, #40]	; 0x28
   1d0c8:	eor	r0, r5, lr
   1d0cc:	orr	r2, r1, fp, lsl #18
   1d0d0:	ldr	r1, [sp, #4]
   1d0d4:	orr	ip, ip, fp, lsl #14
   1d0d8:	str	r7, [sp, #60]	; 0x3c
   1d0dc:	lsr	lr, r1, #28
   1d0e0:	lsl	r5, r1, #30
   1d0e4:	ldr	r1, [sp, #48]	; 0x30
   1d0e8:	lsl	r7, r7, #23
   1d0ec:	eor	r6, r6, r1
   1d0f0:	eor	r4, r0, r4
   1d0f4:	eor	r1, r2, ip
   1d0f8:	ldr	r0, [sp, #4]
   1d0fc:	orr	r5, r5, r9, lsr #2
   1d100:	str	r6, [sp, #68]	; 0x44
   1d104:	orr	r7, r7, fp, lsr #9
   1d108:	orr	r6, lr, r9, lsl #4
   1d10c:	ldr	fp, [sp]
   1d110:	eor	lr, r6, r5
   1d114:	eor	r7, r7, r1
   1d118:	ldr	r6, [sp, #4]
   1d11c:	ldr	r1, [sp, #56]	; 0x38
   1d120:	orr	ip, fp, r0
   1d124:	mov	r5, fp
   1d128:	and	r5, r5, r6
   1d12c:	ldr	fp, [sp, #12]
   1d130:	and	ip, ip, r1
   1d134:	ldr	r6, [sp, #4]
   1d138:	orr	ip, ip, r5
   1d13c:	orr	r1, fp, r9
   1d140:	str	ip, [sp, #104]	; 0x68
   1d144:	mov	ip, fp
   1d148:	ldr	fp, [sp, #4]
   1d14c:	ldr	r5, [sp, #492]	; 0x1ec
   1d150:	str	r4, [sp, #80]	; 0x50
   1d154:	lsl	r2, r9, #30
   1d158:	lsl	r4, r0, #25
   1d15c:	lsr	r0, r9, #28
   1d160:	orr	r0, r0, r6, lsl #4
   1d164:	and	r1, r1, sl
   1d168:	orr	r2, r2, r6, lsr #2
   1d16c:	and	ip, ip, r9
   1d170:	lsl	r6, r9, #25
   1d174:	eor	r2, r2, r0
   1d178:	orr	r6, r6, fp, lsr #7
   1d17c:	orr	ip, r1, ip
   1d180:	orr	r4, r4, r9, lsr #7
   1d184:	str	ip, [sp, #112]	; 0x70
   1d188:	lsr	r0, r5, #19
   1d18c:	eor	ip, r2, r6
   1d190:	lsl	r2, r5, #3
   1d194:	eor	r4, lr, r4
   1d198:	orr	r2, r2, r3, lsr #29
   1d19c:	str	ip, [sp, #100]	; 0x64
   1d1a0:	lsr	lr, r3, #19
   1d1a4:	lsl	ip, r3, #3
   1d1a8:	orr	r0, r0, r3, lsl #13
   1d1ac:	ldr	fp, [sp, #36]	; 0x24
   1d1b0:	orr	lr, lr, r5, lsl #13
   1d1b4:	orr	ip, ip, r5, lsr #29
   1d1b8:	lsr	r1, r3, #6
   1d1bc:	eor	r0, r0, r2
   1d1c0:	ldr	r2, [sp, #24]
   1d1c4:	orr	r1, r1, r5, lsl #26
   1d1c8:	eor	ip, ip, lr
   1d1cc:	str	r4, [sp, #88]	; 0x58
   1d1d0:	eor	ip, ip, r1
   1d1d4:	eor	r4, fp, r2
   1d1d8:	ldr	r1, [sp, #60]	; 0x3c
   1d1dc:	ldr	r2, [sp, #32]
   1d1e0:	eor	r0, r0, r5, lsr #6
   1d1e4:	eor	r5, r2, r1
   1d1e8:	str	r5, [sp, #76]	; 0x4c
   1d1ec:	ldr	r5, [sp, #500]	; 0x1f4
   1d1f0:	lsr	r6, r8, #19
   1d1f4:	lsl	r1, r8, #3
   1d1f8:	orr	r6, r6, r5, lsl #13
   1d1fc:	orr	r1, r1, r5, lsr #29
   1d200:	eor	r1, r1, r6
   1d204:	ldr	r2, [sp, #500]	; 0x1f4
   1d208:	ldr	r6, [sp, #500]	; 0x1f4
   1d20c:	ldr	lr, [sp, #500]	; 0x1f4
   1d210:	lsr	r5, r8, #6
   1d214:	orr	r5, r5, r6, lsl #26
   1d218:	lsr	r2, r2, #19
   1d21c:	lsl	lr, lr, #3
   1d220:	orr	lr, lr, r8, lsr #29
   1d224:	eor	r5, r1, r5
   1d228:	orr	r2, r2, r8, lsl #13
   1d22c:	str	r5, [sp, #116]	; 0x74
   1d230:	eor	r2, r2, lr
   1d234:	str	r3, [sp, #488]	; 0x1e8
   1d238:	ldr	r3, [pc, #1436]	; 1d7dc <dcngettext@plt+0xc7c4>
   1d23c:	eor	r5, r2, r6, lsr #6
   1d240:	ldr	lr, [sp, #92]	; 0x5c
   1d244:	ldr	r2, [pc, #1428]	; 1d7e0 <dcngettext@plt+0xc7c8>
   1d248:	adds	r3, r8, r3
   1d24c:	adc	r2, r6, r2
   1d250:	ldr	r6, [sp, #40]	; 0x28
   1d254:	adds	r3, r3, lr
   1d258:	ldr	lr, [sp, #84]	; 0x54
   1d25c:	str	r5, [sp, #120]	; 0x78
   1d260:	adc	r2, r2, lr
   1d264:	adds	r3, r6, r3
   1d268:	ldr	r6, [sp, #68]	; 0x44
   1d26c:	ldr	r5, [sp, #8]
   1d270:	adc	r2, r6, r2
   1d274:	ldr	r6, [sp, #80]	; 0x50
   1d278:	adds	r3, r3, r6
   1d27c:	ldr	r6, [sp, #96]	; 0x60
   1d280:	adc	r2, r2, r7
   1d284:	adds	lr, r6, r3
   1d288:	adc	r6, r5, r2
   1d28c:	mov	r5, r6
   1d290:	str	lr, [sp, #40]	; 0x28
   1d294:	ldr	r6, [sp, #88]	; 0x58
   1d298:	ldr	lr, [sp, #104]	; 0x68
   1d29c:	ldr	r7, [sp, #100]	; 0x64
   1d2a0:	adds	lr, r6, lr
   1d2a4:	ldr	r6, [sp, #112]	; 0x70
   1d2a8:	adc	r1, r7, r6
   1d2ac:	adds	r6, lr, r3
   1d2b0:	adc	r3, r1, r2
   1d2b4:	str	r3, [sp, #8]
   1d2b8:	ldr	lr, [sp, #284]	; 0x11c
   1d2bc:	ldr	r3, [sp, #72]	; 0x48
   1d2c0:	ldr	r7, [sp, #108]	; 0x6c
   1d2c4:	adds	r2, lr, r3
   1d2c8:	ldr	r3, [sp, #280]	; 0x118
   1d2cc:	ldr	lr, [sp, #132]	; 0x84
   1d2d0:	adc	r1, r3, r7
   1d2d4:	ldr	r7, [sp, #52]	; 0x34
   1d2d8:	adds	r2, r2, r7
   1d2dc:	adc	r1, r1, lr
   1d2e0:	ldr	lr, [sp, #40]	; 0x28
   1d2e4:	adds	ip, r2, ip
   1d2e8:	str	ip, [sp, #68]	; 0x44
   1d2ec:	mov	ip, lr
   1d2f0:	and	r4, r4, ip
   1d2f4:	adc	r7, r1, r0
   1d2f8:	lsr	r3, lr, #14
   1d2fc:	eor	r4, r4, fp
   1d300:	orr	r1, r3, r5, lsl #18
   1d304:	str	r7, [sp, #508]	; 0x1fc
   1d308:	mov	r3, r5
   1d30c:	mov	r7, ip
   1d310:	str	r4, [sp, #80]	; 0x50
   1d314:	lsr	lr, lr, #18
   1d318:	ldr	r4, [sp, #76]	; 0x4c
   1d31c:	orr	lr, lr, r5, lsl #14
   1d320:	lsr	r0, r5, #14
   1d324:	lsr	r2, r5, #18
   1d328:	mov	r5, r3
   1d32c:	and	r4, r4, r3
   1d330:	orr	r2, r2, r7, lsl #14
   1d334:	eor	r3, r1, lr
   1d338:	lsl	ip, ip, #23
   1d33c:	orr	r1, r0, r7, lsl #18
   1d340:	mov	fp, r6
   1d344:	eor	r0, r1, r2
   1d348:	orr	ip, ip, r5, lsr #9
   1d34c:	ldr	r2, [sp, #8]
   1d350:	lsl	lr, r6, #30
   1d354:	str	r5, [sp, #72]	; 0x48
   1d358:	lsl	r7, r5, #23
   1d35c:	lsr	r5, r6, #28
   1d360:	ldr	r6, [sp, #32]
   1d364:	eor	r3, r3, ip
   1d368:	ldr	ip, [sp, #40]	; 0x28
   1d36c:	eor	r6, r4, r6
   1d370:	str	r6, [sp, #84]	; 0x54
   1d374:	mov	r4, fp
   1d378:	str	r3, [sp, #88]	; 0x58
   1d37c:	lsl	r6, fp, #25
   1d380:	orr	r3, lr, r2, lsr #2
   1d384:	mov	lr, fp
   1d388:	ldr	fp, [sp, #4]
   1d38c:	orr	r7, r7, ip, lsr #9
   1d390:	orr	r5, r5, r2, lsl #4
   1d394:	orr	ip, fp, lr
   1d398:	eor	r7, r7, r0
   1d39c:	orr	r6, r6, r2, lsr #7
   1d3a0:	mov	r0, r2
   1d3a4:	lsr	lr, r2, #28
   1d3a8:	lsl	r1, r2, #30
   1d3ac:	eor	r5, r5, r3
   1d3b0:	ldr	r2, [sp]
   1d3b4:	eor	r5, r5, r6
   1d3b8:	mov	r3, r4
   1d3bc:	ldr	r6, [sp, #12]
   1d3c0:	and	r3, r3, fp
   1d3c4:	and	ip, ip, r2
   1d3c8:	mov	fp, r0
   1d3cc:	orr	r2, r9, r0
   1d3d0:	orr	ip, ip, r3
   1d3d4:	and	r6, r2, r6
   1d3d8:	and	r3, r9, fp
   1d3dc:	ldr	fp, [sp, #24]
   1d3e0:	orr	lr, lr, r4, lsl #4
   1d3e4:	orr	r6, r6, r3
   1d3e8:	orr	r1, r1, r4, lsr #2
   1d3ec:	ldr	r3, [sp, #40]	; 0x28
   1d3f0:	eor	r1, r1, lr
   1d3f4:	mov	lr, fp
   1d3f8:	ldr	r2, [sp, #72]	; 0x48
   1d3fc:	lsl	r0, r0, #25
   1d400:	eor	lr, lr, r3
   1d404:	ldr	r3, [sp, #60]	; 0x3c
   1d408:	str	r4, [sp, #52]	; 0x34
   1d40c:	orr	r4, r0, r4, lsr #7
   1d410:	eor	r4, r4, r1
   1d414:	str	r8, [sp, #496]	; 0x1f0
   1d418:	eor	r1, r3, r2
   1d41c:	ldr	r8, [sp, #68]	; 0x44
   1d420:	ldr	r3, [pc, #956]	; 1d7e4 <dcngettext@plt+0xc7cc>
   1d424:	ldr	r0, [sp, #20]
   1d428:	adds	r3, r8, r3
   1d42c:	ldr	r2, [pc, #948]	; 1d7e8 <dcngettext@plt+0xc7d0>
   1d430:	ldr	r8, [sp, #508]	; 0x1fc
   1d434:	str	r1, [sp, #76]	; 0x4c
   1d438:	adc	r2, r8, r2
   1d43c:	adds	r3, r3, r0
   1d440:	ldr	r8, [sp, #80]	; 0x50
   1d444:	ldr	r0, [sp, #48]	; 0x30
   1d448:	adc	r2, r2, r0
   1d44c:	adds	r3, r8, r3
   1d450:	ldr	r8, [sp, #84]	; 0x54
   1d454:	adc	r2, r8, r2
   1d458:	ldr	r8, [sp, #88]	; 0x58
   1d45c:	adds	r1, r3, r8
   1d460:	ldr	r3, [sp, #56]	; 0x38
   1d464:	adc	r0, r2, r7
   1d468:	adds	r8, r3, r1
   1d46c:	adc	r7, sl, r0
   1d470:	adds	r3, r5, ip
   1d474:	adc	r2, r4, r6
   1d478:	adds	r3, r3, r1
   1d47c:	adc	r2, r2, r0
   1d480:	ldr	r1, [sp, #28]
   1d484:	ldr	r0, [sp, #264]	; 0x108
   1d488:	ldr	r4, [sp, #16]
   1d48c:	ldr	sl, [sp, #44]	; 0x2c
   1d490:	adds	r1, r0, r1
   1d494:	ldr	r0, [sp, #268]	; 0x10c
   1d498:	ldr	ip, [sp, #120]	; 0x78
   1d49c:	adc	r0, r0, r4
   1d4a0:	adds	r1, r1, sl
   1d4a4:	ldr	sl, [sp, #64]	; 0x40
   1d4a8:	lsr	r5, r8, #14
   1d4ac:	adc	r0, r0, sl
   1d4b0:	ldr	sl, [sp, #116]	; 0x74
   1d4b4:	and	lr, lr, r8
   1d4b8:	adds	sl, r1, sl
   1d4bc:	lsr	r1, r8, #18
   1d4c0:	adc	r0, r0, ip
   1d4c4:	orr	r1, r1, r7, lsl #14
   1d4c8:	orr	ip, r5, r7, lsl #18
   1d4cc:	eor	r5, ip, r1
   1d4d0:	eor	lr, lr, fp
   1d4d4:	lsr	r1, r7, #14
   1d4d8:	lsr	r6, r3, #28
   1d4dc:	orr	r1, r1, r8, lsl #18
   1d4e0:	str	lr, [sp, #44]	; 0x2c
   1d4e4:	ldr	lr, [sp, #76]	; 0x4c
   1d4e8:	str	r1, [sp, #20]
   1d4ec:	orr	r1, r6, r2, lsl #4
   1d4f0:	and	fp, lr, r7
   1d4f4:	str	sl, [sp, #16]
   1d4f8:	str	r0, [sp, #516]	; 0x204
   1d4fc:	str	r1, [sp, #28]
   1d500:	ldr	lr, [sp, #52]	; 0x34
   1d504:	lsl	sl, r8, #23
   1d508:	orr	ip, lr, r3
   1d50c:	ldr	lr, [sp, #60]	; 0x3c
   1d510:	lsr	r0, r7, #18
   1d514:	eor	fp, fp, lr
   1d518:	str	fp, [sp, #48]	; 0x30
   1d51c:	ldr	fp, [sp, #20]
   1d520:	orr	sl, sl, r7, lsr #9
   1d524:	orr	r0, r0, r8, lsl #14
   1d528:	eor	sl, r5, sl
   1d52c:	eor	r0, r0, fp
   1d530:	lsl	fp, r7, #23
   1d534:	str	sl, [sp, #56]	; 0x38
   1d538:	orr	sl, fp, r8, lsr #9
   1d53c:	str	sl, [sp, #20]
   1d540:	ldr	fp, [sp, #28]
   1d544:	ldr	sl, [sp, #52]	; 0x34
   1d548:	lsl	r4, r3, #30
   1d54c:	orr	r4, r4, r2, lsr #2
   1d550:	eor	r4, r4, fp
   1d554:	lsl	r1, r3, #25
   1d558:	and	fp, sl, r3
   1d55c:	str	fp, [sp, #28]
   1d560:	orr	r1, r1, r2, lsr #7
   1d564:	ldr	fp, [sp, #4]
   1d568:	eor	r1, r1, r4
   1d56c:	ldr	r4, [sp, #28]
   1d570:	and	ip, ip, fp
   1d574:	ldr	sl, [sp, #8]
   1d578:	orr	ip, ip, r4
   1d57c:	lsr	r6, r2, #28
   1d580:	lsl	lr, r2, #30
   1d584:	ldr	r4, [sp, #8]
   1d588:	orr	lr, lr, r3, lsr #2
   1d58c:	orr	sl, sl, r2
   1d590:	orr	r6, r6, r3, lsl #4
   1d594:	lsl	r5, r2, #25
   1d598:	and	r4, r4, r2
   1d59c:	orr	r5, r5, r3, lsr #7
   1d5a0:	and	sl, sl, r9
   1d5a4:	eor	r6, r6, lr
   1d5a8:	ldr	fp, [sp, #20]
   1d5ac:	eor	r6, r6, r5
   1d5b0:	orr	sl, sl, r4
   1d5b4:	ldr	r5, [sp, #16]
   1d5b8:	ldr	r4, [sp, #68]	; 0x44
   1d5bc:	ldr	lr, [pc, #552]	; 1d7ec <dcngettext@plt+0xc7d4>
   1d5c0:	eor	r0, r0, fp
   1d5c4:	adds	lr, r5, lr
   1d5c8:	ldr	fp, [sp, #516]	; 0x204
   1d5cc:	ldr	r5, [sp, #36]	; 0x24
   1d5d0:	str	r4, [sp, #504]	; 0x1f8
   1d5d4:	ldr	r4, [pc, #532]	; 1d7f0 <dcngettext@plt+0xc7d8>
   1d5d8:	adc	r4, fp, r4
   1d5dc:	adds	lr, lr, r5
   1d5e0:	ldr	r5, [sp, #32]
   1d5e4:	ldr	fp, [sp, #48]	; 0x30
   1d5e8:	adc	r4, r4, r5
   1d5ec:	ldr	r5, [sp, #44]	; 0x2c
   1d5f0:	adds	lr, r5, lr
   1d5f4:	adc	r4, fp, r4
   1d5f8:	ldr	fp, [sp, #56]	; 0x38
   1d5fc:	adds	lr, lr, fp
   1d600:	ldr	fp, [sp, #224]	; 0xe0
   1d604:	adc	r0, r4, r0
   1d608:	adds	r1, r1, ip
   1d60c:	adc	sl, r6, sl
   1d610:	adds	r1, r1, fp
   1d614:	ldr	fp, [sp, #228]	; 0xe4
   1d618:	adc	sl, sl, fp
   1d61c:	ldr	fp, [sp, #204]	; 0xcc
   1d620:	adds	r1, r1, lr
   1d624:	adc	ip, sl, r0
   1d628:	adds	r4, fp, r3
   1d62c:	ldr	fp, [sp, #208]	; 0xd0
   1d630:	str	ip, [sp, #228]	; 0xe4
   1d634:	adc	r6, fp, r2
   1d638:	str	r4, [sp, #204]	; 0xcc
   1d63c:	ldr	fp, [sp, #232]	; 0xe8
   1d640:	str	r6, [sp, #208]	; 0xd0
   1d644:	str	r1, [sp, #224]	; 0xe0
   1d648:	ldr	sl, [sp, #52]	; 0x34
   1d64c:	ldr	r4, [sp, #8]
   1d650:	adds	sl, fp, sl
   1d654:	ldr	fp, [sp, #236]	; 0xec
   1d658:	ldr	r3, [sp, #4]
   1d65c:	adc	r4, fp, r4
   1d660:	ldr	fp, [sp, #240]	; 0xf0
   1d664:	ldr	r2, [sp]
   1d668:	adds	fp, fp, r3
   1d66c:	ldr	r3, [sp, #244]	; 0xf4
   1d670:	ldr	r6, [sp, #12]
   1d674:	adc	r9, r3, r9
   1d678:	adds	lr, r2, lr
   1d67c:	adc	r0, r6, r0
   1d680:	ldr	r6, [sp, #248]	; 0xf8
   1d684:	ldr	r3, [sp, #252]	; 0xfc
   1d688:	adds	r6, r6, lr
   1d68c:	adc	r0, r3, r0
   1d690:	ldr	r3, [sp, #256]	; 0x100
   1d694:	ldr	lr, [sp, #212]	; 0xd4
   1d698:	adds	r8, r3, r8
   1d69c:	ldr	r3, [sp, #260]	; 0x104
   1d6a0:	ldr	r2, [sp, #72]	; 0x48
   1d6a4:	adc	r7, r3, r7
   1d6a8:	ldr	r3, [sp, #40]	; 0x28
   1d6ac:	ldr	r5, [sp, #24]
   1d6b0:	adds	r3, lr, r3
   1d6b4:	str	r3, [sp, #212]	; 0xd4
   1d6b8:	ldr	r3, [sp, #216]	; 0xd8
   1d6bc:	ldr	lr, [sp, #60]	; 0x3c
   1d6c0:	adc	r2, r3, r2
   1d6c4:	ldr	r3, [sp, #220]	; 0xdc
   1d6c8:	str	sl, [sp, #232]	; 0xe8
   1d6cc:	adds	r5, r3, r5
   1d6d0:	ldr	r3, [sp, #200]	; 0xc8
   1d6d4:	str	fp, [sp, #240]	; 0xf0
   1d6d8:	adc	r3, r3, lr
   1d6dc:	str	r6, [sp, #248]	; 0xf8
   1d6e0:	str	r0, [sp, #252]	; 0xfc
   1d6e4:	str	r2, [sp, #216]	; 0xd8
   1d6e8:	str	r5, [sp, #220]	; 0xdc
   1d6ec:	str	r4, [sp, #236]	; 0xec
   1d6f0:	str	r9, [sp, #244]	; 0xf4
   1d6f4:	str	r8, [sp, #256]	; 0x100
   1d6f8:	str	r7, [sp, #260]	; 0x104
   1d6fc:	str	r3, [sp, #200]	; 0xc8
   1d700:	ldr	r3, [sp, #388]	; 0x184
   1d704:	ldr	lr, [sp, #196]	; 0xc4
   1d708:	ldr	r5, [sp, #16]
   1d70c:	cmp	r3, lr
   1d710:	ldr	r3, [sp, #384]	; 0x180
   1d714:	str	ip, [sp, #12]
   1d718:	ldr	lr, [sp, #212]	; 0xd4
   1d71c:	str	ip, [r3, #4]
   1d720:	str	sl, [r3, #16]
   1d724:	mov	ip, sl
   1d728:	ldr	sl, [sp, #200]	; 0xc8
   1d72c:	ldr	r2, [sp, #204]	; 0xcc
   1d730:	str	r5, [sp, #512]	; 0x200
   1d734:	str	r0, [sp, #20]
   1d738:	str	r0, [r3, #36]	; 0x24
   1d73c:	mov	r5, r6
   1d740:	ldr	r0, [sp, #208]	; 0xd0
   1d744:	str	r6, [r3, #32]
   1d748:	str	sl, [r3, #60]	; 0x3c
   1d74c:	ldr	r6, [sp, #216]	; 0xd8
   1d750:	str	fp, [r3, #24]
   1d754:	mov	sl, fp
   1d758:	ldr	fp, [sp, #220]	; 0xdc
   1d75c:	str	r6, [r3, #52]	; 0x34
   1d760:	str	lr, [r3, #48]	; 0x30
   1d764:	str	r1, [r3]
   1d768:	str	r0, [r3, #12]
   1d76c:	str	r7, [r3, #44]	; 0x2c
   1d770:	str	r2, [r3, #8]
   1d774:	str	r8, [r3, #40]	; 0x28
   1d778:	str	r4, [r3, #20]
   1d77c:	str	r9, [r3, #28]
   1d780:	str	fp, [r3, #56]	; 0x38
   1d784:	str	r1, [sp, #28]
   1d788:	str	r5, [sp, #36]	; 0x24
   1d78c:	str	r0, [sp, #44]	; 0x2c
   1d790:	str	r7, [sp, #24]
   1d794:	str	r6, [sp, #32]
   1d798:	str	lr, [sp, #48]	; 0x30
   1d79c:	str	r2, [sp, #40]	; 0x28
   1d7a0:	str	r8, [sp, #8]
   1d7a4:	str	r4, [sp, #56]	; 0x38
   1d7a8:	str	ip, [sp, #52]	; 0x34
   1d7ac:	str	r9, [sp, #4]
   1d7b0:	ldr	r6, [sp, #200]	; 0xc8
   1d7b4:	mov	lr, fp
   1d7b8:	bne	12e64 <dcngettext@plt+0x1e4c>
   1d7bc:	ldr	r3, [pc, #48]	; 1d7f4 <dcngettext@plt+0xc7dc>
   1d7c0:	ldr	r2, [sp, #524]	; 0x20c
   1d7c4:	ldr	r3, [r3]
   1d7c8:	cmp	r2, r3
   1d7cc:	bne	1d7d8 <dcngettext@plt+0xc7c0>
   1d7d0:	add	sp, sp, #532	; 0x214
   1d7d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7d8:	bl	10e38 <__stack_chk_fail@plt>
   1d7dc:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   1d7e0:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   1d7e4:	bcc	ff5dc39c <stdout@@GLIBC_2.4+0xff5a9238>
   1d7e8:	svcpl	0x00cb6fab
   1d7ec:	bmi	11f3850 <stdout@@GLIBC_2.4+0x11c06ec>
   1d7f0:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   1d7f4:	andeq	r2, r3, r8, lsl #30
   1d7f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d7fc:	mov	r4, r0
   1d800:	ldr	r3, [r0, #80]	; 0x50
   1d804:	ldrd	r0, [r0, #64]	; 0x40
   1d808:	cmp	r3, #112	; 0x70
   1d80c:	ldr	r5, [pc, #272]	; 1d924 <dcngettext@plt+0xc90c>
   1d810:	mov	r9, #0
   1d814:	movcc	ip, #208	; 0xd0
   1d818:	movcs	ip, #336	; 0x150
   1d81c:	movcc	r2, #200	; 0xc8
   1d820:	movcs	r2, #328	; 0x148
   1d824:	movcc	sl, #128	; 0x80
   1d828:	movcs	sl, #256	; 0x100
   1d82c:	movcc	lr, #112	; 0x70
   1d830:	movcs	lr, #240	; 0xf0
   1d834:	adds	r6, r0, r3
   1d838:	adcs	r7, r1, r9
   1d83c:	sub	sp, sp, #20
   1d840:	mov	r1, #0
   1d844:	ldr	fp, [r5]
   1d848:	movcs	r0, #1
   1d84c:	movcc	r0, #0
   1d850:	orrs	r1, r0, r1
   1d854:	str	fp, [sp, #12]
   1d858:	strd	r6, [r4, #64]	; 0x40
   1d85c:	ldr	r8, [r4, #72]	; 0x48
   1d860:	ldr	r1, [r4, #76]	; 0x4c
   1d864:	beq	1d878 <dcngettext@plt+0xc860>
   1d868:	adds	r8, r8, #1
   1d86c:	adc	r1, r1, #0
   1d870:	str	r1, [r4, #76]	; 0x4c
   1d874:	str	r8, [r4, #72]	; 0x48
   1d878:	lsr	r0, r7, #29
   1d87c:	lsl	r1, r1, #3
   1d880:	orr	r1, r1, r8, lsr #29
   1d884:	orr	r0, r0, r8, lsl #3
   1d888:	mov	r6, sp
   1d88c:	rev	r1, r1
   1d890:	rev	r0, r0
   1d894:	str	r1, [sp]
   1d898:	str	r0, [sp, #4]
   1d89c:	ldm	r6!, {r0, r1}
   1d8a0:	add	r7, r4, r2
   1d8a4:	mov	r6, sp
   1d8a8:	str	r0, [r4, r2]
   1d8ac:	str	r1, [r7, #4]
   1d8b0:	ldr	r2, [r4, #68]	; 0x44
   1d8b4:	ldr	r1, [r4, #64]	; 0x40
   1d8b8:	add	r7, r4, ip
   1d8bc:	lsl	r2, r2, #3
   1d8c0:	orr	r2, r2, r1, lsr #29
   1d8c4:	lsl	r1, r1, #3
   1d8c8:	rev	r2, r2
   1d8cc:	rev	r1, r1
   1d8d0:	str	r2, [sp]
   1d8d4:	str	r1, [sp, #4]
   1d8d8:	ldm	r6!, {r0, r1}
   1d8dc:	add	r6, r4, #88	; 0x58
   1d8e0:	sub	r2, lr, r3
   1d8e4:	str	r0, [r4, ip]
   1d8e8:	str	r1, [r7, #4]
   1d8ec:	add	r0, r6, r3
   1d8f0:	ldr	r1, [pc, #48]	; 1d928 <dcngettext@plt+0xc910>
   1d8f4:	bl	10dfc <memcpy@plt>
   1d8f8:	ldr	r2, [sp, #12]
   1d8fc:	ldr	r3, [r5]
   1d900:	cmp	r2, r3
   1d904:	bne	1d920 <dcngettext@plt+0xc908>
   1d908:	mov	r2, r4
   1d90c:	mov	r1, sl
   1d910:	mov	r0, r6
   1d914:	add	sp, sp, #20
   1d918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d91c:	b	12d18 <dcngettext@plt+0x1d00>
   1d920:	bl	10e38 <__stack_chk_fail@plt>
   1d924:	andeq	r2, r3, r8, lsl #30
   1d928:			; <UNDEFINED> instruction: 0x00021ebc
   1d92c:	push	{r4, r5, r6, lr}
   1d930:	mov	r5, r1
   1d934:	mov	r4, r0
   1d938:	bl	1d7f8 <dcngettext@plt+0xc7e0>
   1d93c:	mov	r1, r5
   1d940:	mov	r0, r4
   1d944:	pop	{r4, r5, r6, lr}
   1d948:	b	12c20 <dcngettext@plt+0x1c08>
   1d94c:	push	{r4, r5, r6, lr}
   1d950:	mov	r5, r1
   1d954:	mov	r4, r0
   1d958:	bl	1d7f8 <dcngettext@plt+0xc7e0>
   1d95c:	mov	r1, r5
   1d960:	mov	r0, r4
   1d964:	pop	{r4, r5, r6, lr}
   1d968:	b	12c9c <dcngettext@plt+0x1c84>
   1d96c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d970:	mov	r5, r2
   1d974:	ldr	r7, [r2, #80]	; 0x50
   1d978:	mov	r4, r0
   1d97c:	cmp	r7, #0
   1d980:	mov	r6, r1
   1d984:	bne	1da40 <dcngettext@plt+0xca28>
   1d988:	cmp	r6, #127	; 0x7f
   1d98c:	bls	1da2c <dcngettext@plt+0xca14>
   1d990:	tst	r4, #7
   1d994:	beq	1da10 <dcngettext@plt+0xc9f8>
   1d998:	cmp	r6, #128	; 0x80
   1d99c:	add	r8, r5, #88	; 0x58
   1d9a0:	beq	1dae0 <dcngettext@plt+0xcac8>
   1d9a4:	sub	r9, r6, #129	; 0x81
   1d9a8:	lsr	r9, r9, #7
   1d9ac:	add	r7, r9, #1
   1d9b0:	add	r7, r4, r7, lsl #7
   1d9b4:	mov	r2, #128	; 0x80
   1d9b8:	mov	r1, r4
   1d9bc:	mov	r0, r8
   1d9c0:	add	r4, r4, r2
   1d9c4:	bl	10dfc <memcpy@plt>
   1d9c8:	mov	r2, r5
   1d9cc:	mov	r1, #128	; 0x80
   1d9d0:	bl	12d18 <dcngettext@plt+0x1d00>
   1d9d4:	cmp	r4, r7
   1d9d8:	bne	1d9b4 <dcngettext@plt+0xc99c>
   1d9dc:	rsb	r9, r9, r9, lsl #25
   1d9e0:	sub	r6, r6, #128	; 0x80
   1d9e4:	add	r6, r6, r9, lsl #7
   1d9e8:	ldr	r4, [r5, #80]	; 0x50
   1d9ec:	mov	r1, r7
   1d9f0:	add	r0, r8, r4
   1d9f4:	mov	r2, r6
   1d9f8:	add	r4, r4, r6
   1d9fc:	bl	10dfc <memcpy@plt>
   1da00:	cmp	r4, #127	; 0x7f
   1da04:	bhi	1da80 <dcngettext@plt+0xca68>
   1da08:	str	r4, [r5, #80]	; 0x50
   1da0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1da10:	bic	r7, r6, #127	; 0x7f
   1da14:	mov	r0, r4
   1da18:	mov	r1, r7
   1da1c:	mov	r2, r5
   1da20:	bl	12d18 <dcngettext@plt+0x1d00>
   1da24:	and	r6, r6, #127	; 0x7f
   1da28:	add	r4, r4, r7
   1da2c:	cmp	r6, #0
   1da30:	movne	r7, r4
   1da34:	addne	r8, r5, #88	; 0x58
   1da38:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1da3c:	b	1d9e8 <dcngettext@plt+0xc9d0>
   1da40:	rsb	r8, r7, #256	; 0x100
   1da44:	cmp	r8, r1
   1da48:	movcs	r8, r1
   1da4c:	add	r9, r2, #88	; 0x58
   1da50:	mov	r1, r4
   1da54:	mov	r2, r8
   1da58:	add	r0, r9, r7
   1da5c:	bl	10dfc <memcpy@plt>
   1da60:	ldr	r1, [r5, #80]	; 0x50
   1da64:	add	r1, r8, r1
   1da68:	cmp	r1, #128	; 0x80
   1da6c:	str	r1, [r5, #80]	; 0x50
   1da70:	bhi	1daac <dcngettext@plt+0xca94>
   1da74:	add	r4, r4, r8
   1da78:	sub	r6, r6, r8
   1da7c:	b	1d988 <dcngettext@plt+0xc970>
   1da80:	sub	r4, r4, #128	; 0x80
   1da84:	mov	r2, r5
   1da88:	mov	r1, #128	; 0x80
   1da8c:	mov	r0, r8
   1da90:	bl	12d18 <dcngettext@plt+0x1d00>
   1da94:	mov	r0, r8
   1da98:	mov	r2, r4
   1da9c:	add	r1, r5, #216	; 0xd8
   1daa0:	bl	10dfc <memcpy@plt>
   1daa4:	str	r4, [r5, #80]	; 0x50
   1daa8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1daac:	mov	r2, r5
   1dab0:	mov	r0, r9
   1dab4:	bic	r1, r1, #127	; 0x7f
   1dab8:	bl	12d18 <dcngettext@plt+0x1d00>
   1dabc:	ldr	r2, [r5, #80]	; 0x50
   1dac0:	add	r1, r7, r8
   1dac4:	and	r2, r2, #127	; 0x7f
   1dac8:	bic	r1, r1, #127	; 0x7f
   1dacc:	add	r1, r9, r1
   1dad0:	mov	r0, r9
   1dad4:	str	r2, [r5, #80]	; 0x50
   1dad8:	bl	10dfc <memcpy@plt>
   1dadc:	b	1da74 <dcngettext@plt+0xca5c>
   1dae0:	mov	r7, r4
   1dae4:	b	1d9e8 <dcngettext@plt+0xc9d0>
   1dae8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1daec:	sub	sp, sp, #356	; 0x164
   1daf0:	ldr	r4, [pc, #248]	; 1dbf0 <dcngettext@plt+0xcbd8>
   1daf4:	add	r7, pc, #180	; 0xb4
   1daf8:	ldrd	r6, [r7]
   1dafc:	mov	r5, r2
   1db00:	ldr	r3, [r4]
   1db04:	strd	r6, [sp, #8]
   1db08:	str	r3, [sp, #348]	; 0x15c
   1db0c:	add	r3, pc, #164	; 0xa4
   1db10:	ldrd	r2, [r3]
   1db14:	add	r7, pc, #164	; 0xa4
   1db18:	ldrd	r6, [r7]
   1db1c:	add	r9, pc, #164	; 0xa4
   1db20:	ldrd	r8, [r9]
   1db24:	strd	r2, [sp, #16]
   1db28:	add	r3, pc, #160	; 0xa0
   1db2c:	ldrd	r2, [r3]
   1db30:	strd	r6, [sp, #24]
   1db34:	add	r7, pc, #156	; 0x9c
   1db38:	ldrd	r6, [r7]
   1db3c:	strd	r2, [sp, #32]
   1db40:	add	r3, pc, #152	; 0x98
   1db44:	ldrd	r2, [r3]
   1db48:	strd	r6, [sp, #40]	; 0x28
   1db4c:	add	r7, pc, #148	; 0x94
   1db50:	ldrd	r6, [r7]
   1db54:	strd	r8, [sp]
   1db58:	mov	r8, #0
   1db5c:	mov	r9, #0
   1db60:	strd	r2, [sp, #48]	; 0x30
   1db64:	mov	r3, #0
   1db68:	mov	r2, sp
   1db6c:	str	r3, [sp, #80]	; 0x50
   1db70:	strd	r6, [sp, #56]	; 0x38
   1db74:	strd	r8, [sp, #72]	; 0x48
   1db78:	strd	r8, [sp, #64]	; 0x40
   1db7c:	bl	1d96c <dcngettext@plt+0xc954>
   1db80:	mov	r0, sp
   1db84:	bl	1d7f8 <dcngettext@plt+0xc7e0>
   1db88:	mov	r1, r5
   1db8c:	mov	r0, sp
   1db90:	bl	12c20 <dcngettext@plt+0x1c08>
   1db94:	ldr	r2, [sp, #348]	; 0x15c
   1db98:	ldr	r3, [r4]
   1db9c:	cmp	r2, r3
   1dba0:	bne	1dbac <dcngettext@plt+0xcb94>
   1dba4:	add	sp, sp, #356	; 0x164
   1dba8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1dbac:	bl	10e38 <__stack_chk_fail@plt>
   1dbb0:	strbhi	sl, [sl], #1851	; 0x73b
   1dbb4:	bllt	1a095d0 <stdout@@GLIBC_2.4+0x19d646c>
   1dbb8:	vcmla.f32	d15, d4, d27[0], #90
   1dbbc:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1dbc0:	svcpl	0x001d36f1
   1dbc4:	strbge	pc, [pc, #-1338]	; 1d692 <dcngettext@plt+0xc67a>	; <UNPREDICTABLE>
   1dbc8:	vtbl.8	d12, {d12-d13}, d8
   1dbcc:	bvs	297570 <stdout@@GLIBC_2.4+0x26440c>
   1dbd0:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1dbd4:	tstpl	lr, pc, ror r2
   1dbd8:	blcs	fb8c5c <stdout@@GLIBC_2.4+0xf85af8>
   1dbdc:	blls	177e14 <stdout@@GLIBC_2.4+0x144cb0>
   1dbe0:	blx	108d196 <stdout@@GLIBC_2.4+0x105a032>
   1dbe4:	svcne	0x0083d9ab
   1dbe8:	cmnne	lr, #1073741854	; 0x4000001e
   1dbec:	blpl	ff851058 <stdout@@GLIBC_2.4+0xff81def4>
   1dbf0:	andeq	r2, r3, r8, lsl #30
   1dbf4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1dbf8:	sub	sp, sp, #356	; 0x164
   1dbfc:	ldr	r4, [pc, #252]	; 1dd00 <dcngettext@plt+0xcce8>
   1dc00:	add	r7, pc, #184	; 0xb8
   1dc04:	ldrd	r6, [r7]
   1dc08:	mov	r5, r2
   1dc0c:	ldr	r3, [r4]
   1dc10:	strd	r6, [sp, #8]
   1dc14:	str	r3, [sp, #348]	; 0x15c
   1dc18:	add	r3, pc, #168	; 0xa8
   1dc1c:	ldrd	r2, [r3]
   1dc20:	add	r7, pc, #168	; 0xa8
   1dc24:	ldrd	r6, [r7]
   1dc28:	add	r9, pc, #168	; 0xa8
   1dc2c:	ldrd	r8, [r9]
   1dc30:	strd	r2, [sp, #16]
   1dc34:	add	r3, pc, #164	; 0xa4
   1dc38:	ldrd	r2, [r3]
   1dc3c:	strd	r6, [sp, #24]
   1dc40:	add	r7, pc, #160	; 0xa0
   1dc44:	ldrd	r6, [r7]
   1dc48:	strd	r2, [sp, #32]
   1dc4c:	add	r3, pc, #156	; 0x9c
   1dc50:	ldrd	r2, [r3]
   1dc54:	strd	r6, [sp, #40]	; 0x28
   1dc58:	add	r7, pc, #152	; 0x98
   1dc5c:	ldrd	r6, [r7]
   1dc60:	strd	r8, [sp]
   1dc64:	mov	r8, #0
   1dc68:	mov	r9, #0
   1dc6c:	strd	r2, [sp, #48]	; 0x30
   1dc70:	mov	r3, #0
   1dc74:	mov	r2, sp
   1dc78:	str	r3, [sp, #80]	; 0x50
   1dc7c:	strd	r6, [sp, #56]	; 0x38
   1dc80:	strd	r8, [sp, #72]	; 0x48
   1dc84:	strd	r8, [sp, #64]	; 0x40
   1dc88:	bl	1d96c <dcngettext@plt+0xc954>
   1dc8c:	mov	r0, sp
   1dc90:	bl	1d7f8 <dcngettext@plt+0xc7e0>
   1dc94:	mov	r1, r5
   1dc98:	mov	r0, sp
   1dc9c:	bl	12c9c <dcngettext@plt+0x1c84>
   1dca0:	ldr	r2, [sp, #348]	; 0x15c
   1dca4:	ldr	r3, [r4]
   1dca8:	cmp	r2, r3
   1dcac:	bne	1dcb8 <dcngettext@plt+0xcca0>
   1dcb0:	add	sp, sp, #356	; 0x164
   1dcb4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1dcb8:	bl	10e38 <__stack_chk_fail@plt>
   1dcbc:	nop			; (mov r0, r0)
   1dcc0:	ldrbtcc	sp, [ip], -r7, lsl #10
   1dcc4:	addsvs	r2, sl, #688128	; 0xa8000
   1dcc8:	rsbscc	sp, r0, r7, lsl sp
   1dccc:	cmpls	r9, sl, asr r1
   1dcd0:			; <UNDEFINED> instruction: 0xf70e5939
   1dcd4:	strne	lr, [pc, #-3288]!	; 1d004 <dcngettext@plt+0xbfec>
   1dcd8:	ldrdgt	r9, [r5, -r8]
   1dcdc:	blgt	fef05258 <stdout@@GLIBC_2.4+0xfeed20f4>
   1dce0:			; <UNDEFINED> instruction: 0xffc00b31
   1dce4:	ldrvs	r2, [r3, -r7, ror #12]!
   1dce8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1dcec:			; <UNDEFINED> instruction: 0x8eb44a87
   1dcf0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1dcf4:	blle	329530 <stdout@@GLIBC_2.4+0x2f63cc>
   1dcf8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1dcfc:			; <UNDEFINED> instruction: 0x47b5481d
   1dd00:	andeq	r2, r3, r8, lsl #30
   1dd04:	push	{r4, r5, r6, r7, r8, r9, lr}
   1dd08:	mov	r9, r1
   1dd0c:	ldr	r7, [pc, #236]	; 1de00 <dcngettext@plt+0xcde8>
   1dd10:	sub	sp, sp, #356	; 0x164
   1dd14:	mov	r5, r0
   1dd18:	ldr	r1, [r7]
   1dd1c:	ldr	r0, [pc, #224]	; 1de04 <dcngettext@plt+0xcdec>
   1dd20:	mov	r4, r2
   1dd24:	mov	r8, r3
   1dd28:	str	r1, [sp, #348]	; 0x15c
   1dd2c:	bl	10eb0 <malloc@plt>
   1dd30:	subs	r6, r0, #0
   1dd34:	moveq	r0, #1
   1dd38:	beq	1dda0 <dcngettext@plt+0xcd88>
   1dd3c:	mov	r0, sp
   1dd40:	blx	r4
   1dd44:	mov	r4, #0
   1dd48:	b	1dd74 <dcngettext@plt+0xcd5c>
   1dd4c:	rsb	r2, r4, #32768	; 0x8000
   1dd50:	add	r0, r6, r4
   1dd54:	mov	r3, r5
   1dd58:	mov	r1, #1
   1dd5c:	bl	10fe8 <fread_unlocked@plt>
   1dd60:	add	r4, r4, r0
   1dd64:	cmp	r4, #32768	; 0x8000
   1dd68:	beq	1ddcc <dcngettext@plt+0xcdb4>
   1dd6c:	cmp	r0, #0
   1dd70:	beq	1dde0 <dcngettext@plt+0xcdc8>
   1dd74:	ldr	r3, [r5]
   1dd78:	tst	r3, #16
   1dd7c:	beq	1dd4c <dcngettext@plt+0xcd34>
   1dd80:	cmp	r4, #0
   1dd84:	bne	1ddb8 <dcngettext@plt+0xcda0>
   1dd88:	mov	r1, r9
   1dd8c:	mov	r0, sp
   1dd90:	blx	r8
   1dd94:	mov	r0, r6
   1dd98:	bl	10de4 <free@plt>
   1dd9c:	mov	r0, #0
   1dda0:	ldr	r2, [sp, #348]	; 0x15c
   1dda4:	ldr	r3, [r7]
   1dda8:	cmp	r2, r3
   1ddac:	bne	1ddfc <dcngettext@plt+0xcde4>
   1ddb0:	add	sp, sp, #356	; 0x164
   1ddb4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ddb8:	mov	r1, r4
   1ddbc:	mov	r2, sp
   1ddc0:	mov	r0, r6
   1ddc4:	bl	1d96c <dcngettext@plt+0xc954>
   1ddc8:	b	1dd88 <dcngettext@plt+0xcd70>
   1ddcc:	mov	r1, r4
   1ddd0:	mov	r2, sp
   1ddd4:	mov	r0, r6
   1ddd8:	bl	12d18 <dcngettext@plt+0x1d00>
   1dddc:	b	1dd44 <dcngettext@plt+0xcd2c>
   1dde0:	ldr	r3, [r5]
   1dde4:	tst	r3, #32
   1dde8:	beq	1dd80 <dcngettext@plt+0xcd68>
   1ddec:	mov	r0, r6
   1ddf0:	bl	10de4 <free@plt>
   1ddf4:	mov	r0, #1
   1ddf8:	b	1dda0 <dcngettext@plt+0xcd88>
   1ddfc:	bl	10e38 <__stack_chk_fail@plt>
   1de00:	andeq	r2, r3, r8, lsl #30
   1de04:	andeq	r8, r0, r8, asr #32
   1de08:	ldr	r3, [pc, #4]	; 1de14 <dcngettext@plt+0xcdfc>
   1de0c:	ldr	r2, [pc, #4]	; 1de18 <dcngettext@plt+0xce00>
   1de10:	b	1dd04 <dcngettext@plt+0xccec>
   1de14:	andeq	sp, r1, ip, lsr #18
   1de18:	muleq	r1, r0, sl
   1de1c:	ldr	r3, [pc, #4]	; 1de28 <dcngettext@plt+0xce10>
   1de20:	ldr	r2, [pc, #4]	; 1de2c <dcngettext@plt+0xce14>
   1de24:	b	1dd04 <dcngettext@plt+0xccec>
   1de28:	andeq	sp, r1, ip, asr #18
   1de2c:	andeq	r2, r1, r8, asr fp
   1de30:	b	10dcc <posix_fadvise64@plt>
   1de34:	cmp	r0, #0
   1de38:	bxeq	lr
   1de3c:	push	{r4, lr}
   1de40:	sub	sp, sp, #16
   1de44:	mov	r4, r1
   1de48:	bl	10f64 <fileno@plt>
   1de4c:	mov	r2, #0
   1de50:	mov	r3, #0
   1de54:	str	r4, [sp, #8]
   1de58:	strd	r2, [sp]
   1de5c:	bl	10dcc <posix_fadvise64@plt>
   1de60:	add	sp, sp, #16
   1de64:	pop	{r4, pc}
   1de68:	push	{r4, r5, r6, lr}
   1de6c:	mov	r5, r1
   1de70:	bl	10fd0 <fopen64@plt>
   1de74:	subs	r4, r0, #0
   1de78:	beq	1de88 <dcngettext@plt+0xce70>
   1de7c:	bl	10f64 <fileno@plt>
   1de80:	cmp	r0, #2
   1de84:	bls	1de90 <dcngettext@plt+0xce78>
   1de88:	mov	r0, r4
   1de8c:	pop	{r4, r5, r6, pc}
   1de90:	bl	2017c <dcngettext@plt+0xf164>
   1de94:	subs	r6, r0, #0
   1de98:	blt	1dee0 <dcngettext@plt+0xcec8>
   1de9c:	mov	r0, r4
   1dea0:	bl	20968 <dcngettext@plt+0xf950>
   1dea4:	cmp	r0, #0
   1dea8:	bne	1dec0 <dcngettext@plt+0xcea8>
   1deac:	mov	r1, r5
   1deb0:	mov	r0, r6
   1deb4:	bl	10d84 <fdopen@plt>
   1deb8:	subs	r4, r0, #0
   1debc:	bne	1de88 <dcngettext@plt+0xce70>
   1dec0:	bl	10f28 <__errno_location@plt>
   1dec4:	mov	r4, #0
   1dec8:	mov	r5, r0
   1decc:	mov	r0, r6
   1ded0:	ldr	r6, [r5]
   1ded4:	bl	1100c <close@plt>
   1ded8:	str	r6, [r5]
   1dedc:	b	1de88 <dcngettext@plt+0xce70>
   1dee0:	bl	10f28 <__errno_location@plt>
   1dee4:	mov	r5, r0
   1dee8:	mov	r0, r4
   1deec:	ldr	r6, [r5]
   1def0:	mov	r4, #0
   1def4:	bl	20968 <dcngettext@plt+0xf950>
   1def8:	str	r6, [r5]
   1defc:	b	1de88 <dcngettext@plt+0xce70>
   1df00:	push	{r4, r5, r6, lr}
   1df04:	subs	r4, r0, #0
   1df08:	beq	1df7c <dcngettext@plt+0xcf64>
   1df0c:	mov	r1, #47	; 0x2f
   1df10:	bl	10fb8 <strrchr@plt>
   1df14:	subs	r5, r0, #0
   1df18:	beq	1df68 <dcngettext@plt+0xcf50>
   1df1c:	add	r6, r5, #1
   1df20:	sub	r3, r6, r4
   1df24:	cmp	r3, #6
   1df28:	ble	1df68 <dcngettext@plt+0xcf50>
   1df2c:	mov	r2, #7
   1df30:	ldr	r1, [pc, #96]	; 1df98 <dcngettext@plt+0xcf80>
   1df34:	sub	r0, r5, #6
   1df38:	bl	10ff4 <strncmp@plt>
   1df3c:	cmp	r0, #0
   1df40:	bne	1df68 <dcngettext@plt+0xcf50>
   1df44:	mov	r2, #3
   1df48:	ldr	r1, [pc, #76]	; 1df9c <dcngettext@plt+0xcf84>
   1df4c:	mov	r0, r6
   1df50:	bl	10ff4 <strncmp@plt>
   1df54:	cmp	r0, #0
   1df58:	movne	r4, r6
   1df5c:	ldreq	r3, [pc, #60]	; 1dfa0 <dcngettext@plt+0xcf88>
   1df60:	addeq	r4, r5, #4
   1df64:	streq	r4, [r3]
   1df68:	ldr	r2, [pc, #52]	; 1dfa4 <dcngettext@plt+0xcf8c>
   1df6c:	ldr	r3, [pc, #52]	; 1dfa8 <dcngettext@plt+0xcf90>
   1df70:	str	r4, [r2]
   1df74:	str	r4, [r3]
   1df78:	pop	{r4, r5, r6, pc}
   1df7c:	ldr	r3, [pc, #40]	; 1dfac <dcngettext@plt+0xcf94>
   1df80:	mov	r2, #55	; 0x37
   1df84:	mov	r1, #1
   1df88:	ldr	r3, [r3]
   1df8c:	ldr	r0, [pc, #28]	; 1dfb0 <dcngettext@plt+0xcf98>
   1df90:	bl	10e68 <fwrite@plt>
   1df94:	bl	11000 <abort@plt>
   1df98:	andeq	r1, r2, r4, ror pc
   1df9c:	andeq	r1, r2, ip, ror pc
   1dfa0:	andeq	r3, r3, r8, asr #2
   1dfa4:	andeq	r3, r3, r4, lsl #3
   1dfa8:	andeq	r3, r3, ip, asr #2
   1dfac:	andeq	r3, r3, r8, asr r1
   1dfb0:	andeq	r1, r2, ip, lsr pc
   1dfb4:	push	{r4, lr}
   1dfb8:	mov	r2, #48	; 0x30
   1dfbc:	mov	r4, r1
   1dfc0:	mov	r1, #0
   1dfc4:	bl	10f4c <memset@plt>
   1dfc8:	cmp	r4, #10
   1dfcc:	beq	1dfd8 <dcngettext@plt+0xcfc0>
   1dfd0:	str	r4, [r0]
   1dfd4:	pop	{r4, pc}
   1dfd8:	bl	11000 <abort@plt>
   1dfdc:	push	{r4, r5, r6, lr}
   1dfe0:	mov	r2, #5
   1dfe4:	mov	r5, r0
   1dfe8:	mov	r6, r1
   1dfec:	mov	r1, r0
   1dff0:	mov	r0, #0
   1dff4:	bl	10e2c <dcgettext@plt>
   1dff8:	cmp	r5, r0
   1dffc:	mov	r4, r0
   1e000:	beq	1e00c <dcngettext@plt+0xcff4>
   1e004:	mov	r0, r4
   1e008:	pop	{r4, r5, r6, pc}
   1e00c:	bl	20d94 <dcngettext@plt+0xfd7c>
   1e010:	ldrb	r3, [r0]
   1e014:	bic	r3, r3, #32
   1e018:	cmp	r3, #85	; 0x55
   1e01c:	bne	1e07c <dcngettext@plt+0xd064>
   1e020:	ldrb	r3, [r0, #1]
   1e024:	bic	r3, r3, #32
   1e028:	cmp	r3, #84	; 0x54
   1e02c:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e030:	ldrb	r3, [r0, #2]
   1e034:	bic	r3, r3, #32
   1e038:	cmp	r3, #70	; 0x46
   1e03c:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e040:	ldrb	r3, [r0, #3]
   1e044:	cmp	r3, #45	; 0x2d
   1e048:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e04c:	ldrb	r3, [r0, #4]
   1e050:	cmp	r3, #56	; 0x38
   1e054:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e058:	ldrb	r3, [r0, #5]
   1e05c:	cmp	r3, #0
   1e060:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e064:	ldrb	r2, [r4]
   1e068:	ldr	r3, [pc, #156]	; 1e10c <dcngettext@plt+0xd0f4>
   1e06c:	ldr	r4, [pc, #156]	; 1e110 <dcngettext@plt+0xd0f8>
   1e070:	cmp	r2, #96	; 0x60
   1e074:	movne	r4, r3
   1e078:	b	1e004 <dcngettext@plt+0xcfec>
   1e07c:	cmp	r3, #71	; 0x47
   1e080:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e084:	ldrb	r3, [r0, #1]
   1e088:	bic	r3, r3, #32
   1e08c:	cmp	r3, #66	; 0x42
   1e090:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e094:	ldrb	r3, [r0, #2]
   1e098:	cmp	r3, #49	; 0x31
   1e09c:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e0a0:	ldrb	r3, [r0, #3]
   1e0a4:	cmp	r3, #56	; 0x38
   1e0a8:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e0ac:	ldrb	r3, [r0, #4]
   1e0b0:	cmp	r3, #48	; 0x30
   1e0b4:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e0b8:	ldrb	r3, [r0, #5]
   1e0bc:	cmp	r3, #51	; 0x33
   1e0c0:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e0c4:	ldrb	r3, [r0, #6]
   1e0c8:	cmp	r3, #48	; 0x30
   1e0cc:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e0d0:	ldrb	r3, [r0, #7]
   1e0d4:	cmp	r3, #0
   1e0d8:	bne	1e0f4 <dcngettext@plt+0xd0dc>
   1e0dc:	ldrb	r2, [r4]
   1e0e0:	ldr	r3, [pc, #44]	; 1e114 <dcngettext@plt+0xd0fc>
   1e0e4:	ldr	r4, [pc, #44]	; 1e118 <dcngettext@plt+0xd100>
   1e0e8:	cmp	r2, #96	; 0x60
   1e0ec:	movne	r4, r3
   1e0f0:	b	1e004 <dcngettext@plt+0xcfec>
   1e0f4:	ldr	r3, [pc, #32]	; 1e11c <dcngettext@plt+0xd104>
   1e0f8:	ldr	r4, [pc, #32]	; 1e120 <dcngettext@plt+0xd108>
   1e0fc:	cmp	r6, #9
   1e100:	movne	r4, r3
   1e104:	mov	r0, r4
   1e108:	pop	{r4, r5, r6, pc}
   1e10c:	ldrdeq	r1, [r2], -r8
   1e110:	andeq	r1, r2, r4, ror #31
   1e114:	ldrdeq	r1, [r2], -ip
   1e118:	andeq	r1, r2, r0, ror #31
   1e11c:	andeq	r1, r2, r8, ror #31
   1e120:	ldrdeq	r1, [r2], -r4
   1e124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e128:	sub	sp, sp, #124	; 0x7c
   1e12c:	ldr	ip, [pc, #3576]	; 1ef2c <dcngettext@plt+0xdf14>
   1e130:	str	r3, [sp, #24]
   1e134:	ldr	r3, [sp, #168]	; 0xa8
   1e138:	ldr	ip, [ip]
   1e13c:	str	r3, [sp, #56]	; 0x38
   1e140:	ldr	r3, [sp, #172]	; 0xac
   1e144:	ldr	r8, [sp, #160]	; 0xa0
   1e148:	str	r3, [sp, #80]	; 0x50
   1e14c:	ldr	r3, [sp, #176]	; 0xb0
   1e150:	mov	fp, r0
   1e154:	str	r3, [sp, #76]	; 0x4c
   1e158:	mov	sl, r1
   1e15c:	str	r2, [sp, #36]	; 0x24
   1e160:	str	ip, [sp, #116]	; 0x74
   1e164:	bl	10e80 <__ctype_get_mb_cur_max@plt>
   1e168:	ldr	r3, [sp, #164]	; 0xa4
   1e16c:	ands	r4, r3, #2
   1e170:	movne	r3, #1
   1e174:	moveq	r3, #0
   1e178:	str	r3, [sp, #32]
   1e17c:	str	r0, [sp, #64]	; 0x40
   1e180:	cmp	r8, #10
   1e184:	ldrls	pc, [pc, r8, lsl #2]
   1e188:	b	1f938 <dcngettext@plt+0xe920>
   1e18c:	andeq	lr, r1, r0, lsl #11
   1e190:	andeq	lr, r1, r8, lsl r6
   1e194:	andeq	lr, r1, r8, lsl ip
   1e198:	andeq	lr, r1, r8, lsr r6
   1e19c:	andeq	lr, r1, ip, ror #9
   1e1a0:	andeq	lr, r1, r4, lsr r5
   1e1a4:			; <UNDEFINED> instruction: 0x0001e5b0
   1e1a8:	andeq	lr, r1, r8, ror #11
   1e1ac:			; <UNDEFINED> instruction: 0x0001e1b8
   1e1b0:			; <UNDEFINED> instruction: 0x0001e1b8
   1e1b4:			; <UNDEFINED> instruction: 0x0001e1b8
   1e1b8:	cmp	r8, #10
   1e1bc:	beq	1e1e0 <dcngettext@plt+0xd1c8>
   1e1c0:	mov	r1, r8
   1e1c4:	ldr	r0, [pc, #3428]	; 1ef30 <dcngettext@plt+0xdf18>
   1e1c8:	bl	1dfdc <dcngettext@plt+0xcfc4>
   1e1cc:	mov	r1, r8
   1e1d0:	str	r0, [sp, #80]	; 0x50
   1e1d4:	ldr	r0, [pc, #3420]	; 1ef38 <dcngettext@plt+0xdf20>
   1e1d8:	bl	1dfdc <dcngettext@plt+0xcfc4>
   1e1dc:	str	r0, [sp, #76]	; 0x4c
   1e1e0:	cmp	r4, #0
   1e1e4:	movne	r4, #0
   1e1e8:	beq	1f5f8 <dcngettext@plt+0xe5e0>
   1e1ec:	ldr	r7, [sp, #76]	; 0x4c
   1e1f0:	mov	r5, #0
   1e1f4:	mov	r6, #1
   1e1f8:	mov	r0, r7
   1e1fc:	str	r6, [sp, #40]	; 0x28
   1e200:	str	r5, [sp, #68]	; 0x44
   1e204:	bl	10f10 <strlen@plt>
   1e208:	str	r6, [sp, #28]
   1e20c:	str	r5, [sp, #44]	; 0x2c
   1e210:	str	r5, [sp, #72]	; 0x48
   1e214:	str	r7, [sp, #60]	; 0x3c
   1e218:	str	r0, [sp, #52]	; 0x34
   1e21c:	str	r8, [sp, #160]	; 0xa0
   1e220:	mov	r8, fp
   1e224:	ldr	fp, [sp, #160]	; 0xa0
   1e228:	mov	r9, #0
   1e22c:	ldr	r3, [sp, #24]
   1e230:	cmn	r3, #1
   1e234:	beq	1e79c <dcngettext@plt+0xd784>
   1e238:	ldr	r3, [sp, #24]
   1e23c:	subs	r6, r3, r9
   1e240:	movne	r6, #1
   1e244:	cmp	r6, #0
   1e248:	beq	1e7b4 <dcngettext@plt+0xd79c>
   1e24c:	ldr	r7, [sp, #28]
   1e250:	ldr	r0, [sp, #36]	; 0x24
   1e254:	cmp	fp, #2
   1e258:	moveq	r7, #0
   1e25c:	andne	r7, r7, #1
   1e260:	add	r3, r0, r9
   1e264:	cmp	r7, #0
   1e268:	str	r3, [sp, #48]	; 0x30
   1e26c:	beq	1ec58 <dcngettext@plt+0xdc40>
   1e270:	ldr	r2, [sp, #52]	; 0x34
   1e274:	cmp	r2, #0
   1e278:	beq	1ef3c <dcngettext@plt+0xdf24>
   1e27c:	ldr	r1, [sp, #24]
   1e280:	cmp	r2, #1
   1e284:	mov	r3, r2
   1e288:	movls	r3, #0
   1e28c:	movhi	r3, #1
   1e290:	cmn	r1, #1
   1e294:	movne	r3, #0
   1e298:	cmp	r3, #0
   1e29c:	add	r5, r9, r2
   1e2a0:	beq	1e2ac <dcngettext@plt+0xd294>
   1e2a4:	bl	10f10 <strlen@plt>
   1e2a8:	str	r0, [sp, #24]
   1e2ac:	ldr	r3, [sp, #24]
   1e2b0:	cmp	r5, r3
   1e2b4:	bhi	1ef3c <dcngettext@plt+0xdf24>
   1e2b8:	ldr	r2, [sp, #52]	; 0x34
   1e2bc:	ldr	r1, [sp, #60]	; 0x3c
   1e2c0:	ldr	r0, [sp, #48]	; 0x30
   1e2c4:	bl	10e20 <memcmp@plt>
   1e2c8:	cmp	r0, #0
   1e2cc:	bne	1ef3c <dcngettext@plt+0xdf24>
   1e2d0:	ldr	r3, [sp, #32]
   1e2d4:	cmp	r3, #0
   1e2d8:	bne	1f7f8 <dcngettext@plt+0xe7e0>
   1e2dc:	ldr	r3, [sp, #48]	; 0x30
   1e2e0:	ldrb	r5, [r3]
   1e2e4:	cmp	r5, #126	; 0x7e
   1e2e8:	ldrls	pc, [pc, r5, lsl #2]
   1e2ec:	b	1ebbc <dcngettext@plt+0xdba4>
   1e2f0:	andeq	lr, r1, r8, lsr #21
   1e2f4:			; <UNDEFINED> instruction: 0x0001ebbc
   1e2f8:			; <UNDEFINED> instruction: 0x0001ebbc
   1e2fc:			; <UNDEFINED> instruction: 0x0001ebbc
   1e300:			; <UNDEFINED> instruction: 0x0001ebbc
   1e304:			; <UNDEFINED> instruction: 0x0001ebbc
   1e308:			; <UNDEFINED> instruction: 0x0001ebbc
   1e30c:	andeq	lr, r1, r4, ror fp
   1e310:	andeq	lr, r1, r4, ror #22
   1e314:	andeq	lr, r1, r4, ror #20
   1e318:	andeq	lr, r1, ip, lsr #20
   1e31c:	andeq	lr, r1, r4, lsl #21
   1e320:	andeq	lr, r1, ip, ror #20
   1e324:	muleq	r1, ip, r9
   1e328:			; <UNDEFINED> instruction: 0x0001ebbc
   1e32c:			; <UNDEFINED> instruction: 0x0001ebbc
   1e330:			; <UNDEFINED> instruction: 0x0001ebbc
   1e334:			; <UNDEFINED> instruction: 0x0001ebbc
   1e338:			; <UNDEFINED> instruction: 0x0001ebbc
   1e33c:			; <UNDEFINED> instruction: 0x0001ebbc
   1e340:			; <UNDEFINED> instruction: 0x0001ebbc
   1e344:			; <UNDEFINED> instruction: 0x0001ebbc
   1e348:			; <UNDEFINED> instruction: 0x0001ebbc
   1e34c:			; <UNDEFINED> instruction: 0x0001ebbc
   1e350:			; <UNDEFINED> instruction: 0x0001ebbc
   1e354:			; <UNDEFINED> instruction: 0x0001ebbc
   1e358:			; <UNDEFINED> instruction: 0x0001ebbc
   1e35c:			; <UNDEFINED> instruction: 0x0001ebbc
   1e360:			; <UNDEFINED> instruction: 0x0001ebbc
   1e364:			; <UNDEFINED> instruction: 0x0001ebbc
   1e368:			; <UNDEFINED> instruction: 0x0001ebbc
   1e36c:			; <UNDEFINED> instruction: 0x0001ebbc
   1e370:	andeq	lr, r1, ip, ror fp
   1e374:	muleq	r1, r0, sl
   1e378:	muleq	r1, r0, sl
   1e37c:	muleq	r1, r4, fp
   1e380:	muleq	r1, r0, sl
   1e384:			; <UNDEFINED> instruction: 0x0001ebb0
   1e388:	muleq	r1, r0, sl
   1e38c:	ldrdeq	lr, [r1], -r0
   1e390:	muleq	r1, r0, sl
   1e394:	muleq	r1, r0, sl
   1e398:	muleq	r1, r0, sl
   1e39c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3a0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3a4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3a8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3ac:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3b0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3b4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3b8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3bc:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3c0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3c4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3c8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3cc:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3d0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3d4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3d8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3dc:	muleq	r1, r0, sl
   1e3e0:	muleq	r1, r0, sl
   1e3e4:	muleq	r1, r0, sl
   1e3e8:	muleq	r1, r0, sl
   1e3ec:	andeq	lr, r1, r4, lsr #17
   1e3f0:			; <UNDEFINED> instruction: 0x0001ebbc
   1e3f4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3f8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e3fc:			; <UNDEFINED> instruction: 0x0001ebb0
   1e400:			; <UNDEFINED> instruction: 0x0001ebb0
   1e404:			; <UNDEFINED> instruction: 0x0001ebb0
   1e408:			; <UNDEFINED> instruction: 0x0001ebb0
   1e40c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e410:			; <UNDEFINED> instruction: 0x0001ebb0
   1e414:			; <UNDEFINED> instruction: 0x0001ebb0
   1e418:			; <UNDEFINED> instruction: 0x0001ebb0
   1e41c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e420:			; <UNDEFINED> instruction: 0x0001ebb0
   1e424:			; <UNDEFINED> instruction: 0x0001ebb0
   1e428:			; <UNDEFINED> instruction: 0x0001ebb0
   1e42c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e430:			; <UNDEFINED> instruction: 0x0001ebb0
   1e434:			; <UNDEFINED> instruction: 0x0001ebb0
   1e438:			; <UNDEFINED> instruction: 0x0001ebb0
   1e43c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e440:			; <UNDEFINED> instruction: 0x0001ebb0
   1e444:			; <UNDEFINED> instruction: 0x0001ebb0
   1e448:			; <UNDEFINED> instruction: 0x0001ebb0
   1e44c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e450:			; <UNDEFINED> instruction: 0x0001ebb0
   1e454:			; <UNDEFINED> instruction: 0x0001ebb0
   1e458:			; <UNDEFINED> instruction: 0x0001ebb0
   1e45c:	muleq	r1, r0, sl
   1e460:	andeq	lr, r1, ip, asr r8
   1e464:			; <UNDEFINED> instruction: 0x0001ebb0
   1e468:	muleq	r1, r0, sl
   1e46c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e470:	muleq	r1, r0, sl
   1e474:			; <UNDEFINED> instruction: 0x0001ebb0
   1e478:			; <UNDEFINED> instruction: 0x0001ebb0
   1e47c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e480:			; <UNDEFINED> instruction: 0x0001ebb0
   1e484:			; <UNDEFINED> instruction: 0x0001ebb0
   1e488:			; <UNDEFINED> instruction: 0x0001ebb0
   1e48c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e490:			; <UNDEFINED> instruction: 0x0001ebb0
   1e494:			; <UNDEFINED> instruction: 0x0001ebb0
   1e498:			; <UNDEFINED> instruction: 0x0001ebb0
   1e49c:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4a0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4a4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4a8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4ac:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4b0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4b4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4b8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4bc:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4c0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4c4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4c8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4cc:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4d0:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4d4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4d8:			; <UNDEFINED> instruction: 0x0001ebb0
   1e4dc:	andeq	lr, r1, r4, ror r6
   1e4e0:	muleq	r1, r0, sl
   1e4e4:	andeq	lr, r1, r4, ror r6
   1e4e8:	muleq	r1, r4, fp
   1e4ec:	cmp	r4, #0
   1e4f0:	moveq	r3, #1
   1e4f4:	streq	r3, [sp, #28]
   1e4f8:	beq	1ec24 <dcngettext@plt+0xdc0c>
   1e4fc:	mov	r3, #0
   1e500:	mov	r4, r3
   1e504:	mov	r2, #1
   1e508:	str	r2, [sp, #40]	; 0x28
   1e50c:	str	r3, [sp, #68]	; 0x44
   1e510:	str	r2, [sp, #32]
   1e514:	str	r2, [sp, #52]	; 0x34
   1e518:	ldr	r3, [pc, #2584]	; 1ef38 <dcngettext@plt+0xdf20>
   1e51c:	str	r4, [sp, #44]	; 0x2c
   1e520:	str	r4, [sp, #72]	; 0x48
   1e524:	str	r4, [sp, #28]
   1e528:	str	r3, [sp, #60]	; 0x3c
   1e52c:	mov	r8, #2
   1e530:	b	1e21c <dcngettext@plt+0xd204>
   1e534:	cmp	r4, #0
   1e538:	bne	1f7c4 <dcngettext@plt+0xe7ac>
   1e53c:	cmp	sl, #0
   1e540:	beq	1f584 <dcngettext@plt+0xe56c>
   1e544:	mov	r3, #34	; 0x22
   1e548:	strb	r3, [fp]
   1e54c:	ldr	r3, [pc, #2528]	; 1ef34 <dcngettext@plt+0xdf1c>
   1e550:	mov	r1, r4
   1e554:	mov	r2, #1
   1e558:	str	r4, [sp, #68]	; 0x44
   1e55c:	str	r2, [sp, #40]	; 0x28
   1e560:	mov	r4, r2
   1e564:	str	r1, [sp, #44]	; 0x2c
   1e568:	str	r1, [sp, #72]	; 0x48
   1e56c:	str	r1, [sp, #32]
   1e570:	str	r2, [sp, #28]
   1e574:	str	r2, [sp, #52]	; 0x34
   1e578:	str	r3, [sp, #60]	; 0x3c
   1e57c:	b	1e21c <dcngettext@plt+0xd204>
   1e580:	mov	r3, #0
   1e584:	str	r3, [sp, #68]	; 0x44
   1e588:	str	r3, [sp, #44]	; 0x2c
   1e58c:	str	r3, [sp, #32]
   1e590:	str	r3, [sp, #28]
   1e594:	str	r3, [sp, #60]	; 0x3c
   1e598:	mov	r3, #1
   1e59c:	str	r8, [sp, #72]	; 0x48
   1e5a0:	str	r8, [sp, #52]	; 0x34
   1e5a4:	mov	r4, r8
   1e5a8:	str	r3, [sp, #40]	; 0x28
   1e5ac:	b	1e21c <dcngettext@plt+0xd204>
   1e5b0:	mov	r3, #1
   1e5b4:	str	r3, [sp, #40]	; 0x28
   1e5b8:	str	r3, [sp, #32]
   1e5bc:	str	r3, [sp, #28]
   1e5c0:	str	r3, [sp, #52]	; 0x34
   1e5c4:	ldr	r3, [pc, #2408]	; 1ef34 <dcngettext@plt+0xdf1c>
   1e5c8:	mov	r2, #0
   1e5cc:	mov	r4, r2
   1e5d0:	str	r2, [sp, #68]	; 0x44
   1e5d4:	str	r2, [sp, #44]	; 0x2c
   1e5d8:	str	r2, [sp, #72]	; 0x48
   1e5dc:	str	r3, [sp, #60]	; 0x3c
   1e5e0:	mov	r8, #5
   1e5e4:	b	1e21c <dcngettext@plt+0xd204>
   1e5e8:	mov	r3, #0
   1e5ec:	mov	r2, #1
   1e5f0:	str	r2, [sp, #40]	; 0x28
   1e5f4:	mov	r4, r3
   1e5f8:	str	r3, [sp, #68]	; 0x44
   1e5fc:	str	r2, [sp, #28]
   1e600:	str	r3, [sp, #44]	; 0x2c
   1e604:	str	r3, [sp, #72]	; 0x48
   1e608:	str	r3, [sp, #32]
   1e60c:	str	r3, [sp, #52]	; 0x34
   1e610:	str	r3, [sp, #60]	; 0x3c
   1e614:	b	1e21c <dcngettext@plt+0xd204>
   1e618:	mov	r2, #1
   1e61c:	mov	r3, #0
   1e620:	str	r2, [sp, #40]	; 0x28
   1e624:	mov	r4, r3
   1e628:	str	r3, [sp, #68]	; 0x44
   1e62c:	str	r8, [sp, #52]	; 0x34
   1e630:	str	r2, [sp, #32]
   1e634:	b	1e518 <dcngettext@plt+0xd500>
   1e638:	mov	r3, #1
   1e63c:	str	r3, [sp, #40]	; 0x28
   1e640:	str	r3, [sp, #32]
   1e644:	str	r3, [sp, #28]
   1e648:	str	r3, [sp, #52]	; 0x34
   1e64c:	ldr	r3, [pc, #2276]	; 1ef38 <dcngettext@plt+0xdf20>
   1e650:	mov	r2, #0
   1e654:	mov	r4, r2
   1e658:	str	r2, [sp, #68]	; 0x44
   1e65c:	str	r2, [sp, #44]	; 0x2c
   1e660:	str	r2, [sp, #72]	; 0x48
   1e664:	str	r3, [sp, #60]	; 0x3c
   1e668:	mov	r8, #2
   1e66c:	b	1e21c <dcngettext@plt+0xd204>
   1e670:	mov	r7, #0
   1e674:	ldr	r3, [sp, #24]
   1e678:	cmn	r3, #1
   1e67c:	beq	1f1b8 <dcngettext@plt+0xe1a0>
   1e680:	ldr	r3, [sp, #24]
   1e684:	subs	r3, r3, #1
   1e688:	movne	r3, #1
   1e68c:	cmp	r3, #0
   1e690:	sub	r2, fp, #2
   1e694:	clz	r2, r2
   1e698:	lsr	r2, r2, #5
   1e69c:	bne	1e898 <dcngettext@plt+0xd880>
   1e6a0:	cmp	r9, #0
   1e6a4:	bne	1e898 <dcngettext@plt+0xd880>
   1e6a8:	ldr	r3, [sp, #32]
   1e6ac:	tst	r3, r2
   1e6b0:	bne	1e9b8 <dcngettext@plt+0xd9a0>
   1e6b4:	ldr	r3, [sp, #28]
   1e6b8:	eor	r3, r3, #1
   1e6bc:	orr	r3, r2, r3
   1e6c0:	ldr	r2, [sp, #32]
   1e6c4:	eor	r3, r3, #1
   1e6c8:	orrs	r3, r2, r3
   1e6cc:	beq	1e6fc <dcngettext@plt+0xd6e4>
   1e6d0:	mov	r3, #0
   1e6d4:	ldr	r1, [sp, #56]	; 0x38
   1e6d8:	cmp	r1, #0
   1e6dc:	beq	1e6fc <dcngettext@plt+0xd6e4>
   1e6e0:	lsr	r2, r5, #5
   1e6e4:	and	r0, r5, #31
   1e6e8:	uxtb	r2, r2
   1e6ec:	ldr	r1, [r1, r2, lsl #2]
   1e6f0:	lsr	r2, r1, r0
   1e6f4:	tst	r2, #1
   1e6f8:	bne	1e704 <dcngettext@plt+0xd6ec>
   1e6fc:	cmp	r7, #0
   1e700:	beq	1e954 <dcngettext@plt+0xd93c>
   1e704:	sub	r2, fp, #2
   1e708:	clz	r2, r2
   1e70c:	lsr	r2, r2, #5
   1e710:	ldr	r3, [sp, #32]
   1e714:	cmp	r3, #0
   1e718:	bne	1ea44 <dcngettext@plt+0xda2c>
   1e71c:	ldr	r3, [sp, #44]	; 0x2c
   1e720:	eor	r3, r3, #1
   1e724:	ands	r3, r2, r3
   1e728:	beq	1e760 <dcngettext@plt+0xd748>
   1e72c:	cmp	sl, r4
   1e730:	movhi	r2, #39	; 0x27
   1e734:	strbhi	r2, [r8, r4]
   1e738:	add	r2, r4, #1
   1e73c:	cmp	r2, sl
   1e740:	movcc	r1, #36	; 0x24
   1e744:	strbcc	r1, [r8, r2]
   1e748:	add	r2, r4, #2
   1e74c:	cmp	r2, sl
   1e750:	add	r4, r4, #3
   1e754:	movcc	r1, #39	; 0x27
   1e758:	strbcc	r1, [r8, r2]
   1e75c:	str	r3, [sp, #44]	; 0x2c
   1e760:	cmp	r4, sl
   1e764:	movcc	r3, #92	; 0x5c
   1e768:	strbcc	r3, [r8, r4]
   1e76c:	add	r9, r9, #1
   1e770:	add	r4, r4, #1
   1e774:	cmp	r4, sl
   1e778:	ldr	r3, [sp, #40]	; 0x28
   1e77c:	strbcc	r5, [r8, r4]
   1e780:	cmp	r6, #0
   1e784:	moveq	r3, #0
   1e788:	str	r3, [sp, #40]	; 0x28
   1e78c:	ldr	r3, [sp, #24]
   1e790:	add	r4, r4, #1
   1e794:	cmn	r3, #1
   1e798:	bne	1e238 <dcngettext@plt+0xd220>
   1e79c:	ldr	r3, [sp, #36]	; 0x24
   1e7a0:	ldrb	r6, [r3, r9]
   1e7a4:	adds	r6, r6, #0
   1e7a8:	movne	r6, #1
   1e7ac:	cmp	r6, #0
   1e7b0:	bne	1e24c <dcngettext@plt+0xd234>
   1e7b4:	str	fp, [sp, #160]	; 0xa0
   1e7b8:	mov	fp, r8
   1e7bc:	ldr	r8, [sp, #160]	; 0xa0
   1e7c0:	ldr	r1, [sp, #32]
   1e7c4:	cmp	r4, #0
   1e7c8:	sub	r2, r8, #2
   1e7cc:	clz	r2, r2
   1e7d0:	lsr	r2, r2, #5
   1e7d4:	andeq	r3, r2, r1
   1e7d8:	movne	r3, #0
   1e7dc:	cmp	r3, #0
   1e7e0:	bne	1f8cc <dcngettext@plt+0xe8b4>
   1e7e4:	eor	r3, r1, #1
   1e7e8:	ands	r2, r2, r3
   1e7ec:	beq	1f808 <dcngettext@plt+0xe7f0>
   1e7f0:	ldr	r3, [sp, #68]	; 0x44
   1e7f4:	cmp	r3, #0
   1e7f8:	beq	1f80c <dcngettext@plt+0xe7f4>
   1e7fc:	ldr	r3, [sp, #40]	; 0x28
   1e800:	cmp	r3, #0
   1e804:	bne	1f888 <dcngettext@plt+0xe870>
   1e808:	ldr	r3, [sp, #72]	; 0x48
   1e80c:	adds	r3, r3, #0
   1e810:	movne	r3, #1
   1e814:	cmp	sl, #0
   1e818:	movne	r3, #0
   1e81c:	cmp	r3, #0
   1e820:	ldreq	r2, [sp, #68]	; 0x44
   1e824:	beq	1f80c <dcngettext@plt+0xe7f4>
   1e828:	ldr	sl, [sp, #72]	; 0x48
   1e82c:	str	r3, [sp, #68]	; 0x44
   1e830:	ldr	r3, [pc, #1792]	; 1ef38 <dcngettext@plt+0xdf20>
   1e834:	mov	r2, #39	; 0x27
   1e838:	mov	r4, #1
   1e83c:	str	r3, [sp, #60]	; 0x3c
   1e840:	mov	r3, #0
   1e844:	strb	r2, [fp]
   1e848:	str	r4, [sp, #52]	; 0x34
   1e84c:	mov	r8, #2
   1e850:	str	r3, [sp, #32]
   1e854:	b	1e21c <dcngettext@plt+0xd204>
   1e858:	mov	r7, #0
   1e85c:	cmp	fp, #2
   1e860:	beq	1f198 <dcngettext@plt+0xe180>
   1e864:	ldr	r3, [sp, #52]	; 0x34
   1e868:	ldr	r2, [sp, #28]
   1e86c:	ldr	r1, [sp, #32]
   1e870:	cmp	r3, #0
   1e874:	andne	r2, r2, r1
   1e878:	moveq	r2, #0
   1e87c:	cmp	r2, #0
   1e880:	moveq	r5, #92	; 0x5c
   1e884:	moveq	r3, r5
   1e888:	bne	1f1a4 <dcngettext@plt+0xe18c>
   1e88c:	ldr	r1, [sp, #28]
   1e890:	cmp	r1, #0
   1e894:	bne	1f914 <dcngettext@plt+0xe8fc>
   1e898:	mov	r6, #0
   1e89c:	b	1e6b4 <dcngettext@plt+0xd69c>
   1e8a0:	mov	r7, #0
   1e8a4:	cmp	fp, #2
   1e8a8:	beq	1f208 <dcngettext@plt+0xe1f0>
   1e8ac:	cmp	fp, #5
   1e8b0:	beq	1f1cc <dcngettext@plt+0xe1b4>
   1e8b4:	sub	r2, fp, #2
   1e8b8:	mov	r6, #0
   1e8bc:	clz	r2, r2
   1e8c0:	mov	r5, #63	; 0x3f
   1e8c4:	lsr	r2, r2, #5
   1e8c8:	b	1e6b4 <dcngettext@plt+0xd69c>
   1e8cc:	mov	r7, #0
   1e8d0:	cmp	fp, #2
   1e8d4:	strne	r6, [sp, #68]	; 0x44
   1e8d8:	movne	r2, #0
   1e8dc:	movne	r5, #39	; 0x27
   1e8e0:	bne	1e6b4 <dcngettext@plt+0xd69c>
   1e8e4:	ldr	r3, [sp, #32]
   1e8e8:	cmp	r3, #0
   1e8ec:	bne	1f5e8 <dcngettext@plt+0xe5d0>
   1e8f0:	cmp	sl, #0
   1e8f4:	ldr	r3, [sp, #72]	; 0x48
   1e8f8:	clz	r3, r3
   1e8fc:	lsr	r3, r3, #5
   1e900:	moveq	r3, #0
   1e904:	cmp	r3, #0
   1e908:	bne	1f51c <dcngettext@plt+0xe504>
   1e90c:	cmp	sl, r4
   1e910:	movhi	r3, #39	; 0x27
   1e914:	strbhi	r3, [r8, r4]
   1e918:	add	r3, r4, #1
   1e91c:	cmp	sl, r3
   1e920:	movhi	r2, #92	; 0x5c
   1e924:	strbhi	r2, [r8, r3]
   1e928:	add	r3, r4, #2
   1e92c:	cmp	sl, r3
   1e930:	movhi	r2, #39	; 0x27
   1e934:	strbhi	r2, [r8, r3]
   1e938:	mov	r3, #0
   1e93c:	cmp	r7, #0
   1e940:	add	r4, r4, #3
   1e944:	str	r3, [sp, #44]	; 0x2c
   1e948:	str	r6, [sp, #68]	; 0x44
   1e94c:	mov	r5, #39	; 0x27
   1e950:	bne	1e704 <dcngettext@plt+0xd6ec>
   1e954:	ldr	r2, [sp, #44]	; 0x2c
   1e958:	eor	r3, r3, #1
   1e95c:	and	r3, r3, r2
   1e960:	add	r9, r9, #1
   1e964:	uxtb	r3, r3
   1e968:	cmp	r3, #0
   1e96c:	beq	1e774 <dcngettext@plt+0xd75c>
   1e970:	cmp	sl, r4
   1e974:	movhi	r3, #39	; 0x27
   1e978:	strbhi	r3, [r8, r4]
   1e97c:	add	r3, r4, #1
   1e980:	cmp	sl, r3
   1e984:	movhi	r2, #39	; 0x27
   1e988:	strbhi	r2, [r8, r3]
   1e98c:	mov	r3, #0
   1e990:	add	r4, r4, #2
   1e994:	str	r3, [sp, #44]	; 0x2c
   1e998:	b	1e774 <dcngettext@plt+0xd75c>
   1e99c:	mov	r3, #114	; 0x72
   1e9a0:	ldr	r1, [sp, #32]
   1e9a4:	sub	r2, fp, #2
   1e9a8:	clz	r2, r2
   1e9ac:	lsr	r2, r2, #5
   1e9b0:	tst	r2, r1
   1e9b4:	beq	1e88c <dcngettext@plt+0xd874>
   1e9b8:	mov	fp, r8
   1e9bc:	mov	r8, #2
   1e9c0:	ldr	r3, [sp, #28]
   1e9c4:	cmp	r3, #0
   1e9c8:	movne	r8, #4
   1e9cc:	ldr	r3, [sp, #164]	; 0xa4
   1e9d0:	mov	ip, #0
   1e9d4:	bic	r3, r3, #2
   1e9d8:	str	r3, [sp, #4]
   1e9dc:	ldr	r3, [sp, #76]	; 0x4c
   1e9e0:	str	r8, [sp]
   1e9e4:	str	r3, [sp, #16]
   1e9e8:	ldr	r3, [sp, #80]	; 0x50
   1e9ec:	ldr	r2, [sp, #36]	; 0x24
   1e9f0:	str	r3, [sp, #12]
   1e9f4:	mov	r1, sl
   1e9f8:	ldr	r3, [sp, #24]
   1e9fc:	mov	r0, fp
   1ea00:	str	ip, [sp, #8]
   1ea04:	bl	1e124 <dcngettext@plt+0xd10c>
   1ea08:	mov	r4, r0
   1ea0c:	ldr	r3, [pc, #1304]	; 1ef2c <dcngettext@plt+0xdf14>
   1ea10:	ldr	r2, [sp, #116]	; 0x74
   1ea14:	mov	r0, r4
   1ea18:	ldr	r3, [r3]
   1ea1c:	cmp	r2, r3
   1ea20:	bne	1f910 <dcngettext@plt+0xe8f8>
   1ea24:	add	sp, sp, #124	; 0x7c
   1ea28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea2c:	mov	r5, #110	; 0x6e
   1ea30:	ldr	r3, [sp, #32]
   1ea34:	mov	r2, #0
   1ea38:	cmp	r3, #0
   1ea3c:	mov	r6, r2
   1ea40:	beq	1e71c <dcngettext@plt+0xd704>
   1ea44:	str	fp, [sp, #160]	; 0xa0
   1ea48:	mov	fp, r8
   1ea4c:	ldr	r8, [sp, #160]	; 0xa0
   1ea50:	mov	r3, r2
   1ea54:	ldr	r2, [sp, #28]
   1ea58:	and	r2, r2, r3
   1ea5c:	str	r2, [sp, #28]
   1ea60:	b	1e9c0 <dcngettext@plt+0xd9a8>
   1ea64:	mov	r5, #116	; 0x74
   1ea68:	b	1ea30 <dcngettext@plt+0xda18>
   1ea6c:	mov	r5, #102	; 0x66
   1ea70:	ldr	r3, [sp, #32]
   1ea74:	cmp	r3, #0
   1ea78:	bne	1f624 <dcngettext@plt+0xe60c>
   1ea7c:	mov	r6, #0
   1ea80:	b	1e760 <dcngettext@plt+0xd748>
   1ea84:	mov	r5, #118	; 0x76
   1ea88:	b	1ea70 <dcngettext@plt+0xda58>
   1ea8c:	mov	r7, #0
   1ea90:	mov	r6, #0
   1ea94:	b	1e6d0 <dcngettext@plt+0xd6b8>
   1ea98:	ldr	r3, [sp, #32]
   1ea9c:	cmp	r3, #0
   1eaa0:	bne	1f868 <dcngettext@plt+0xe850>
   1eaa4:	mov	r7, r3
   1eaa8:	ldr	r3, [sp, #44]	; 0x2c
   1eaac:	sub	r2, fp, #2
   1eab0:	eor	r3, r3, #1
   1eab4:	clz	r2, r2
   1eab8:	lsr	r2, r2, #5
   1eabc:	ands	r3, r2, r3
   1eac0:	beq	1f508 <dcngettext@plt+0xe4f0>
   1eac4:	cmp	sl, r4
   1eac8:	movhi	r1, #39	; 0x27
   1eacc:	strbhi	r1, [r8, r4]
   1ead0:	add	r1, r4, #1
   1ead4:	cmp	sl, r1
   1ead8:	movhi	r0, #36	; 0x24
   1eadc:	strbhi	r0, [r8, r1]
   1eae0:	add	r1, r4, #2
   1eae4:	cmp	sl, r1
   1eae8:	movhi	r0, #39	; 0x27
   1eaec:	strbhi	r0, [r8, r1]
   1eaf0:	add	r1, r4, #3
   1eaf4:	cmp	sl, r1
   1eaf8:	bls	1f568 <dcngettext@plt+0xe550>
   1eafc:	mov	r4, r1
   1eb00:	mov	r1, #92	; 0x5c
   1eb04:	strb	r1, [r8, r4]
   1eb08:	mov	r1, r4
   1eb0c:	str	r3, [sp, #44]	; 0x2c
   1eb10:	cmp	fp, #2
   1eb14:	add	r4, r4, #1
   1eb18:	beq	1f5b0 <dcngettext@plt+0xe598>
   1eb1c:	ldr	r0, [sp, #24]
   1eb20:	add	r3, r9, #1
   1eb24:	cmp	r3, r0
   1eb28:	bcs	1eb40 <dcngettext@plt+0xdb28>
   1eb2c:	ldr	r0, [sp, #36]	; 0x24
   1eb30:	ldrb	r3, [r0, r3]
   1eb34:	sub	r3, r3, #48	; 0x30
   1eb38:	cmp	r3, #9
   1eb3c:	bls	1f5c0 <dcngettext@plt+0xe5a8>
   1eb40:	mov	r5, #48	; 0x30
   1eb44:	ldr	r3, [sp, #28]
   1eb48:	eor	r3, r3, #1
   1eb4c:	orrs	r2, r2, r3
   1eb50:	mov	r3, r6
   1eb54:	moveq	r6, r2
   1eb58:	beq	1e6d4 <dcngettext@plt+0xd6bc>
   1eb5c:	mov	r6, #0
   1eb60:	b	1e6fc <dcngettext@plt+0xd6e4>
   1eb64:	mov	r2, #0
   1eb68:	mov	r6, r2
   1eb6c:	mov	r5, #98	; 0x62
   1eb70:	b	1e71c <dcngettext@plt+0xd704>
   1eb74:	mov	r5, #97	; 0x61
   1eb78:	b	1ea7c <dcngettext@plt+0xda64>
   1eb7c:	mov	r3, r7
   1eb80:	mov	r6, r7
   1eb84:	mov	r2, #0
   1eb88:	mov	r7, r3
   1eb8c:	mov	r5, #32
   1eb90:	b	1e6b4 <dcngettext@plt+0xd69c>
   1eb94:	cmp	r9, #0
   1eb98:	mov	r3, r7
   1eb9c:	bne	1f164 <dcngettext@plt+0xe14c>
   1eba0:	mov	r6, r7
   1eba4:	mov	r2, r9
   1eba8:	mov	r7, r3
   1ebac:	b	1e6b4 <dcngettext@plt+0xd69c>
   1ebb0:	mov	r6, r7
   1ebb4:	b	1e6d0 <dcngettext@plt+0xd6b8>
   1ebb8:	mov	r7, #0
   1ebbc:	ldr	r3, [sp, #64]	; 0x40
   1ebc0:	cmp	r3, #1
   1ebc4:	bne	1f220 <dcngettext@plt+0xe208>
   1ebc8:	bl	10ef8 <__ctype_b_loc@plt>
   1ebcc:	ldr	r2, [sp, #64]	; 0x40
   1ebd0:	sxth	r3, r5
   1ebd4:	mov	ip, r2
   1ebd8:	lsl	r3, r3, #1
   1ebdc:	ldr	r2, [r0]
   1ebe0:	ldrh	r3, [r2, r3]
   1ebe4:	and	r3, r3, #16384	; 0x4000
   1ebe8:	cmp	r3, #0
   1ebec:	ldr	r3, [sp, #28]
   1ebf0:	movne	r6, #1
   1ebf4:	moveq	r6, #0
   1ebf8:	movne	r2, #0
   1ebfc:	andeq	r2, r3, #1
   1ec00:	cmp	r2, #0
   1ec04:	bne	1f530 <dcngettext@plt+0xe518>
   1ec08:	sub	r2, fp, #2
   1ec0c:	clz	r2, r2
   1ec10:	lsr	r2, r2, #5
   1ec14:	b	1e6b4 <dcngettext@plt+0xd69c>
   1ec18:	cmp	r4, #0
   1ec1c:	bne	1f8dc <dcngettext@plt+0xe8c4>
   1ec20:	str	r4, [sp, #28]
   1ec24:	cmp	sl, #0
   1ec28:	bne	1f920 <dcngettext@plt+0xe908>
   1ec2c:	ldr	r3, [pc, #772]	; 1ef38 <dcngettext@plt+0xdf20>
   1ec30:	mov	r4, #1
   1ec34:	str	r4, [sp, #40]	; 0x28
   1ec38:	str	r3, [sp, #60]	; 0x3c
   1ec3c:	str	r4, [sp, #52]	; 0x34
   1ec40:	str	sl, [sp, #72]	; 0x48
   1ec44:	str	sl, [sp, #68]	; 0x44
   1ec48:	str	sl, [sp, #44]	; 0x2c
   1ec4c:	str	sl, [sp, #32]
   1ec50:	mov	r8, #2
   1ec54:	b	1e21c <dcngettext@plt+0xd204>
   1ec58:	ldr	r3, [sp, #36]	; 0x24
   1ec5c:	ldrb	r5, [r3, r9]
   1ec60:	cmp	r5, #126	; 0x7e
   1ec64:	ldrls	pc, [pc, r5, lsl #2]
   1ec68:	b	1ebbc <dcngettext@plt+0xdba4>
   1ec6c:	andeq	lr, r1, r0, lsr #29
   1ec70:			; <UNDEFINED> instruction: 0x0001ebbc
   1ec74:			; <UNDEFINED> instruction: 0x0001ebbc
   1ec78:			; <UNDEFINED> instruction: 0x0001ebbc
   1ec7c:			; <UNDEFINED> instruction: 0x0001ebbc
   1ec80:			; <UNDEFINED> instruction: 0x0001ebbc
   1ec84:			; <UNDEFINED> instruction: 0x0001ebbc
   1ec88:	andeq	lr, r1, ip, lsl #29
   1ec8c:	andeq	lr, r1, r8, ror lr
   1ec90:	andeq	lr, r1, r0, ror lr
   1ec94:	andeq	lr, r1, r8, ror #28
   1ec98:	andeq	lr, r1, r8, lsl pc
   1ec9c:	andeq	lr, r1, r4, lsl #30
   1eca0:	muleq	r1, ip, r9
   1eca4:			; <UNDEFINED> instruction: 0x0001ebbc
   1eca8:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecac:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecb0:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecb4:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecb8:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecbc:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecc0:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecc4:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecc8:			; <UNDEFINED> instruction: 0x0001ebbc
   1eccc:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecd0:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecd4:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecd8:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecdc:			; <UNDEFINED> instruction: 0x0001ebbc
   1ece0:			; <UNDEFINED> instruction: 0x0001ebbc
   1ece4:			; <UNDEFINED> instruction: 0x0001ebbc
   1ece8:			; <UNDEFINED> instruction: 0x0001ebbc
   1ecec:	strdeq	lr, [r1], -r4
   1ecf0:	andeq	lr, r1, r0, ror #29
   1ecf4:	andeq	lr, r1, r0, ror #29
   1ecf8:	ldrdeq	lr, [r1], -r0
   1ecfc:	andeq	lr, r1, r0, ror #29
   1ed00:	andeq	lr, r1, r8, lsl #24
   1ed04:	andeq	lr, r1, r0, ror #29
   1ed08:	ldrdeq	lr, [r1], -r0
   1ed0c:	andeq	lr, r1, r0, ror #29
   1ed10:	andeq	lr, r1, r0, ror #29
   1ed14:	andeq	lr, r1, r0, ror #29
   1ed18:	andeq	lr, r1, r8, lsl #24
   1ed1c:	andeq	lr, r1, r8, lsl #24
   1ed20:	andeq	lr, r1, r8, lsl #24
   1ed24:	andeq	lr, r1, r8, lsl #24
   1ed28:	andeq	lr, r1, r8, lsl #24
   1ed2c:	andeq	lr, r1, r8, lsl #24
   1ed30:	andeq	lr, r1, r8, lsl #24
   1ed34:	andeq	lr, r1, r8, lsl #24
   1ed38:	andeq	lr, r1, r8, lsl #24
   1ed3c:	andeq	lr, r1, r8, lsl #24
   1ed40:	andeq	lr, r1, r8, lsl #24
   1ed44:	andeq	lr, r1, r8, lsl #24
   1ed48:	andeq	lr, r1, r8, lsl #24
   1ed4c:	andeq	lr, r1, r8, lsl #24
   1ed50:	andeq	lr, r1, r8, lsl #24
   1ed54:	andeq	lr, r1, r8, lsl #24
   1ed58:	andeq	lr, r1, r0, ror #29
   1ed5c:	andeq	lr, r1, r0, ror #29
   1ed60:	andeq	lr, r1, r0, ror #29
   1ed64:	andeq	lr, r1, r0, ror #29
   1ed68:	andeq	lr, r1, r4, lsr #17
   1ed6c:			; <UNDEFINED> instruction: 0x0001ebbc
   1ed70:	andeq	lr, r1, r8, lsl #24
   1ed74:	andeq	lr, r1, r8, lsl #24
   1ed78:	andeq	lr, r1, r8, lsl #24
   1ed7c:	andeq	lr, r1, r8, lsl #24
   1ed80:	andeq	lr, r1, r8, lsl #24
   1ed84:	andeq	lr, r1, r8, lsl #24
   1ed88:	andeq	lr, r1, r8, lsl #24
   1ed8c:	andeq	lr, r1, r8, lsl #24
   1ed90:	andeq	lr, r1, r8, lsl #24
   1ed94:	andeq	lr, r1, r8, lsl #24
   1ed98:	andeq	lr, r1, r8, lsl #24
   1ed9c:	andeq	lr, r1, r8, lsl #24
   1eda0:	andeq	lr, r1, r8, lsl #24
   1eda4:	andeq	lr, r1, r8, lsl #24
   1eda8:	andeq	lr, r1, r8, lsl #24
   1edac:	andeq	lr, r1, r8, lsl #24
   1edb0:	andeq	lr, r1, r8, lsl #24
   1edb4:	andeq	lr, r1, r8, lsl #24
   1edb8:	andeq	lr, r1, r8, lsl #24
   1edbc:	andeq	lr, r1, r8, lsl #24
   1edc0:	andeq	lr, r1, r8, lsl #24
   1edc4:	andeq	lr, r1, r8, lsl #24
   1edc8:	andeq	lr, r1, r8, lsl #24
   1edcc:	andeq	lr, r1, r8, lsl #24
   1edd0:	andeq	lr, r1, r8, lsl #24
   1edd4:	andeq	lr, r1, r8, lsl #24
   1edd8:	andeq	lr, r1, r0, ror #29
   1eddc:	andeq	lr, r1, ip, asr r8
   1ede0:	andeq	lr, r1, r8, lsl #24
   1ede4:	andeq	lr, r1, r0, ror #29
   1ede8:	andeq	lr, r1, r8, lsl #24
   1edec:	andeq	lr, r1, r0, ror #29
   1edf0:	andeq	lr, r1, r8, lsl #24
   1edf4:	andeq	lr, r1, r8, lsl #24
   1edf8:	andeq	lr, r1, r8, lsl #24
   1edfc:	andeq	lr, r1, r8, lsl #24
   1ee00:	andeq	lr, r1, r8, lsl #24
   1ee04:	andeq	lr, r1, r8, lsl #24
   1ee08:	andeq	lr, r1, r8, lsl #24
   1ee0c:	andeq	lr, r1, r8, lsl #24
   1ee10:	andeq	lr, r1, r8, lsl #24
   1ee14:	andeq	lr, r1, r8, lsl #24
   1ee18:	andeq	lr, r1, r8, lsl #24
   1ee1c:	andeq	lr, r1, r8, lsl #24
   1ee20:	andeq	lr, r1, r8, lsl #24
   1ee24:	andeq	lr, r1, r8, lsl #24
   1ee28:	andeq	lr, r1, r8, lsl #24
   1ee2c:	andeq	lr, r1, r8, lsl #24
   1ee30:	andeq	lr, r1, r8, lsl #24
   1ee34:	andeq	lr, r1, r8, lsl #24
   1ee38:	andeq	lr, r1, r8, lsl #24
   1ee3c:	andeq	lr, r1, r8, lsl #24
   1ee40:	andeq	lr, r1, r8, lsl #24
   1ee44:	andeq	lr, r1, r8, lsl #24
   1ee48:	andeq	lr, r1, r8, lsl #24
   1ee4c:	andeq	lr, r1, r8, lsl #24
   1ee50:	andeq	lr, r1, r8, lsl #24
   1ee54:	andeq	lr, r1, r8, lsl #24
   1ee58:	andeq	lr, r1, r4, ror r6
   1ee5c:	andeq	lr, r1, r0, ror #29
   1ee60:	andeq	lr, r1, r4, ror r6
   1ee64:	ldrdeq	lr, [r1], -r0
   1ee68:	mov	r3, #110	; 0x6e
   1ee6c:	b	1e9a0 <dcngettext@plt+0xd988>
   1ee70:	mov	r3, #116	; 0x74
   1ee74:	b	1e9a0 <dcngettext@plt+0xd988>
   1ee78:	sub	r2, fp, #2
   1ee7c:	mov	r3, #98	; 0x62
   1ee80:	clz	r2, r2
   1ee84:	lsr	r2, r2, #5
   1ee88:	b	1e88c <dcngettext@plt+0xd874>
   1ee8c:	sub	r2, fp, #2
   1ee90:	mov	r3, #97	; 0x61
   1ee94:	clz	r2, r2
   1ee98:	lsr	r2, r2, #5
   1ee9c:	b	1e88c <dcngettext@plt+0xd874>
   1eea0:	ldr	r3, [sp, #28]
   1eea4:	cmp	r3, #0
   1eea8:	bne	1ea98 <dcngettext@plt+0xda80>
   1eeac:	ldr	r3, [sp, #164]	; 0xa4
   1eeb0:	tst	r3, #1
   1eeb4:	bne	1f528 <dcngettext@plt+0xe510>
   1eeb8:	ldr	r6, [sp, #28]
   1eebc:	sub	r2, fp, #2
   1eec0:	mov	r7, r6
   1eec4:	clz	r2, r2
   1eec8:	lsr	r2, r2, #5
   1eecc:	b	1e6b4 <dcngettext@plt+0xd69c>
   1eed0:	sub	r2, fp, #2
   1eed4:	clz	r2, r2
   1eed8:	lsr	r2, r2, #5
   1eedc:	b	1e6a0 <dcngettext@plt+0xd688>
   1eee0:	sub	r2, fp, #2
   1eee4:	mov	r6, #0
   1eee8:	clz	r2, r2
   1eeec:	lsr	r2, r2, #5
   1eef0:	b	1e6a8 <dcngettext@plt+0xd690>
   1eef4:	sub	r2, fp, #2
   1eef8:	clz	r2, r2
   1eefc:	lsr	r2, r2, #5
   1ef00:	b	1e6a8 <dcngettext@plt+0xd690>
   1ef04:	sub	r2, fp, #2
   1ef08:	mov	r3, #102	; 0x66
   1ef0c:	clz	r2, r2
   1ef10:	lsr	r2, r2, #5
   1ef14:	b	1e88c <dcngettext@plt+0xd874>
   1ef18:	sub	r2, fp, #2
   1ef1c:	mov	r3, #118	; 0x76
   1ef20:	clz	r2, r2
   1ef24:	lsr	r2, r2, #5
   1ef28:	b	1e88c <dcngettext@plt+0xd874>
   1ef2c:	andeq	r2, r3, r8, lsl #30
   1ef30:	andeq	r1, r2, ip, ror #31
   1ef34:	ldrdeq	r1, [r2], -r4
   1ef38:	andeq	r1, r2, r8, ror #31
   1ef3c:	ldr	r3, [sp, #48]	; 0x30
   1ef40:	ldrb	r5, [r3]
   1ef44:	cmp	r5, #126	; 0x7e
   1ef48:	ldrls	pc, [pc, r5, lsl #2]
   1ef4c:	b	1ebb8 <dcngettext@plt+0xdba0>
   1ef50:	muleq	r1, r8, sl
   1ef54:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef58:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef5c:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef60:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef64:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef68:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef6c:	muleq	r1, r0, r1
   1ef70:	andeq	pc, r1, r8, lsl #3
   1ef74:	andeq	lr, r1, r4, ror #20
   1ef78:	andeq	lr, r1, ip, lsr #20
   1ef7c:	andeq	lr, r1, r4, lsl #21
   1ef80:	andeq	lr, r1, ip, ror #20
   1ef84:	andeq	pc, r1, ip, ror r1	; <UNPREDICTABLE>
   1ef88:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef8c:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef90:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef94:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef98:			; <UNDEFINED> instruction: 0x0001ebb8
   1ef9c:			; <UNDEFINED> instruction: 0x0001ebb8
   1efa0:			; <UNDEFINED> instruction: 0x0001ebb8
   1efa4:			; <UNDEFINED> instruction: 0x0001ebb8
   1efa8:			; <UNDEFINED> instruction: 0x0001ebb8
   1efac:			; <UNDEFINED> instruction: 0x0001ebb8
   1efb0:			; <UNDEFINED> instruction: 0x0001ebb8
   1efb4:			; <UNDEFINED> instruction: 0x0001ebb8
   1efb8:			; <UNDEFINED> instruction: 0x0001ebb8
   1efbc:			; <UNDEFINED> instruction: 0x0001ebb8
   1efc0:			; <UNDEFINED> instruction: 0x0001ebb8
   1efc4:			; <UNDEFINED> instruction: 0x0001ebb8
   1efc8:			; <UNDEFINED> instruction: 0x0001ebb8
   1efcc:			; <UNDEFINED> instruction: 0x0001ebb8
   1efd0:	andeq	pc, r1, r4, ror r1	; <UNPREDICTABLE>
   1efd4:	andeq	lr, r1, ip, lsl #21
   1efd8:	andeq	lr, r1, ip, lsl #21
   1efdc:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
   1efe0:	andeq	lr, r1, ip, lsl #21
   1efe4:	andeq	pc, r1, ip, asr #2
   1efe8:	andeq	lr, r1, ip, lsl #21
   1efec:	andeq	lr, r1, ip, asr #17
   1eff0:	andeq	lr, r1, ip, lsl #21
   1eff4:	andeq	lr, r1, ip, lsl #21
   1eff8:	andeq	lr, r1, ip, lsl #21
   1effc:	andeq	pc, r1, ip, asr #2
   1f000:	andeq	pc, r1, ip, asr #2
   1f004:	andeq	pc, r1, ip, asr #2
   1f008:	andeq	pc, r1, ip, asr #2
   1f00c:	andeq	pc, r1, ip, asr #2
   1f010:	andeq	pc, r1, ip, asr #2
   1f014:	andeq	pc, r1, ip, asr #2
   1f018:	andeq	pc, r1, ip, asr #2
   1f01c:	andeq	pc, r1, ip, asr #2
   1f020:	andeq	pc, r1, ip, asr #2
   1f024:	andeq	pc, r1, ip, asr #2
   1f028:	andeq	pc, r1, ip, asr #2
   1f02c:	andeq	pc, r1, ip, asr #2
   1f030:	andeq	pc, r1, ip, asr #2
   1f034:	andeq	pc, r1, ip, asr #2
   1f038:	andeq	pc, r1, ip, asr #2
   1f03c:	andeq	lr, r1, ip, lsl #21
   1f040:	andeq	lr, r1, ip, lsl #21
   1f044:	andeq	lr, r1, ip, lsl #21
   1f048:	andeq	lr, r1, ip, lsl #21
   1f04c:	andeq	lr, r1, r0, lsr #17
   1f050:			; <UNDEFINED> instruction: 0x0001ebb8
   1f054:	andeq	pc, r1, ip, asr #2
   1f058:	andeq	pc, r1, ip, asr #2
   1f05c:	andeq	pc, r1, ip, asr #2
   1f060:	andeq	pc, r1, ip, asr #2
   1f064:	andeq	pc, r1, ip, asr #2
   1f068:	andeq	pc, r1, ip, asr #2
   1f06c:	andeq	pc, r1, ip, asr #2
   1f070:	andeq	pc, r1, ip, asr #2
   1f074:	andeq	pc, r1, ip, asr #2
   1f078:	andeq	pc, r1, ip, asr #2
   1f07c:	andeq	pc, r1, ip, asr #2
   1f080:	andeq	pc, r1, ip, asr #2
   1f084:	andeq	pc, r1, ip, asr #2
   1f088:	andeq	pc, r1, ip, asr #2
   1f08c:	andeq	pc, r1, ip, asr #2
   1f090:	andeq	pc, r1, ip, asr #2
   1f094:	andeq	pc, r1, ip, asr #2
   1f098:	andeq	pc, r1, ip, asr #2
   1f09c:	andeq	pc, r1, ip, asr #2
   1f0a0:	andeq	pc, r1, ip, asr #2
   1f0a4:	andeq	pc, r1, ip, asr #2
   1f0a8:	andeq	pc, r1, ip, asr #2
   1f0ac:	andeq	pc, r1, ip, asr #2
   1f0b0:	andeq	pc, r1, ip, asr #2
   1f0b4:	andeq	pc, r1, ip, asr #2
   1f0b8:	andeq	pc, r1, ip, asr #2
   1f0bc:	andeq	lr, r1, ip, lsl #21
   1f0c0:	andeq	lr, r1, r8, asr r8
   1f0c4:	andeq	pc, r1, ip, asr #2
   1f0c8:	andeq	lr, r1, ip, lsl #21
   1f0cc:	andeq	pc, r1, ip, asr #2
   1f0d0:	andeq	lr, r1, ip, lsl #21
   1f0d4:	andeq	pc, r1, ip, asr #2
   1f0d8:	andeq	pc, r1, ip, asr #2
   1f0dc:	andeq	pc, r1, ip, asr #2
   1f0e0:	andeq	pc, r1, ip, asr #2
   1f0e4:	andeq	pc, r1, ip, asr #2
   1f0e8:	andeq	pc, r1, ip, asr #2
   1f0ec:	andeq	pc, r1, ip, asr #2
   1f0f0:	andeq	pc, r1, ip, asr #2
   1f0f4:	andeq	pc, r1, ip, asr #2
   1f0f8:	andeq	pc, r1, ip, asr #2
   1f0fc:	andeq	pc, r1, ip, asr #2
   1f100:	andeq	pc, r1, ip, asr #2
   1f104:	andeq	pc, r1, ip, asr #2
   1f108:	andeq	pc, r1, ip, asr #2
   1f10c:	andeq	pc, r1, ip, asr #2
   1f110:	andeq	pc, r1, ip, asr #2
   1f114:	andeq	pc, r1, ip, asr #2
   1f118:	andeq	pc, r1, ip, asr #2
   1f11c:	andeq	pc, r1, ip, asr #2
   1f120:	andeq	pc, r1, ip, asr #2
   1f124:	andeq	pc, r1, ip, asr #2
   1f128:	andeq	pc, r1, ip, asr #2
   1f12c:	andeq	pc, r1, ip, asr #2
   1f130:	andeq	pc, r1, ip, asr #2
   1f134:	andeq	pc, r1, ip, asr #2
   1f138:	andeq	pc, r1, ip, asr #2
   1f13c:	andeq	lr, r1, r0, ror r6
   1f140:	andeq	lr, r1, ip, lsl #21
   1f144:	andeq	lr, r1, r0, ror r6
   1f148:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
   1f14c:	mov	r6, r7
   1f150:	mov	r7, #0
   1f154:	b	1e6d0 <dcngettext@plt+0xd6b8>
   1f158:	cmp	r9, #0
   1f15c:	mov	r3, #0
   1f160:	beq	1eba0 <dcngettext@plt+0xdb88>
   1f164:	mov	r6, #0
   1f168:	mov	r7, r3
   1f16c:	mov	r3, r6
   1f170:	b	1e6d4 <dcngettext@plt+0xd6bc>
   1f174:	mov	r3, #0
   1f178:	b	1eb80 <dcngettext@plt+0xdb68>
   1f17c:	mov	r7, #0
   1f180:	mov	r3, #114	; 0x72
   1f184:	b	1e9a0 <dcngettext@plt+0xd988>
   1f188:	mov	r5, #98	; 0x62
   1f18c:	b	1ea30 <dcngettext@plt+0xda18>
   1f190:	mov	r5, #97	; 0x61
   1f194:	b	1ea70 <dcngettext@plt+0xda58>
   1f198:	ldr	r3, [sp, #32]
   1f19c:	cmp	r3, #0
   1f1a0:	bne	1f5e8 <dcngettext@plt+0xe5d0>
   1f1a4:	add	r9, r9, #1
   1f1a8:	ldr	r3, [sp, #44]	; 0x2c
   1f1ac:	mov	r6, #0
   1f1b0:	mov	r5, #92	; 0x5c
   1f1b4:	b	1e968 <dcngettext@plt+0xd950>
   1f1b8:	ldr	r3, [sp, #36]	; 0x24
   1f1bc:	ldrb	r3, [r3, #1]
   1f1c0:	adds	r3, r3, #0
   1f1c4:	movne	r3, #1
   1f1c8:	b	1e68c <dcngettext@plt+0xd674>
   1f1cc:	ldr	r3, [sp, #164]	; 0xa4
   1f1d0:	ands	r3, r3, #4
   1f1d4:	beq	1f1f8 <dcngettext@plt+0xe1e0>
   1f1d8:	ldr	r2, [sp, #24]
   1f1dc:	add	r3, r9, #2
   1f1e0:	cmp	r3, r2
   1f1e4:	bcs	1f1f8 <dcngettext@plt+0xe1e0>
   1f1e8:	ldr	r2, [sp, #48]	; 0x30
   1f1ec:	ldrb	r5, [r2, #1]
   1f1f0:	cmp	r5, #63	; 0x3f
   1f1f4:	beq	1f65c <dcngettext@plt+0xe644>
   1f1f8:	mov	r2, #0
   1f1fc:	mov	r6, r2
   1f200:	mov	r5, #63	; 0x3f
   1f204:	b	1e6b4 <dcngettext@plt+0xd69c>
   1f208:	ldr	r3, [sp, #32]
   1f20c:	cmp	r3, #0
   1f210:	bne	1f5e8 <dcngettext@plt+0xe5d0>
   1f214:	mov	r6, r3
   1f218:	mov	r5, #63	; 0x3f
   1f21c:	b	1e6fc <dcngettext@plt+0xd6e4>
   1f220:	ldr	r3, [sp, #24]
   1f224:	cmn	r3, #1
   1f228:	mov	r3, #0
   1f22c:	str	r3, [sp, #108]	; 0x6c
   1f230:	str	r3, [sp, #112]	; 0x70
   1f234:	bne	1f244 <dcngettext@plt+0xe22c>
   1f238:	ldr	r0, [sp, #36]	; 0x24
   1f23c:	bl	10f10 <strlen@plt>
   1f240:	str	r0, [sp, #24]
   1f244:	mov	r3, #0
   1f248:	str	sl, [sp, #88]	; 0x58
   1f24c:	ldr	sl, [sp, #36]	; 0x24
   1f250:	str	r5, [sp, #92]	; 0x5c
   1f254:	mov	r5, r3
   1f258:	str	r7, [sp, #96]	; 0x60
   1f25c:	str	r4, [sp, #100]	; 0x64
   1f260:	str	r8, [sp, #84]	; 0x54
   1f264:	ldr	r3, [sp, #24]
   1f268:	add	r4, r9, r5
   1f26c:	add	r7, sl, r4
   1f270:	sub	r2, r3, r4
   1f274:	mov	r1, r7
   1f278:	add	r3, sp, #108	; 0x6c
   1f27c:	add	r0, sp, #104	; 0x68
   1f280:	bl	20c54 <dcngettext@plt+0xfc3c>
   1f284:	subs	r8, r0, #0
   1f288:	beq	1f2d8 <dcngettext@plt+0xe2c0>
   1f28c:	cmn	r8, #1
   1f290:	beq	1f638 <dcngettext@plt+0xe620>
   1f294:	cmn	r8, #2
   1f298:	beq	1f758 <dcngettext@plt+0xe740>
   1f29c:	ldr	r3, [sp, #32]
   1f2a0:	cmp	fp, #2
   1f2a4:	movne	r3, #0
   1f2a8:	andeq	r3, r3, #1
   1f2ac:	cmp	r3, #0
   1f2b0:	bne	1f438 <dcngettext@plt+0xe420>
   1f2b4:	ldr	r0, [sp, #104]	; 0x68
   1f2b8:	bl	10e5c <iswprint@plt>
   1f2bc:	add	r5, r5, r8
   1f2c0:	cmp	r0, #0
   1f2c4:	add	r0, sp, #108	; 0x6c
   1f2c8:	moveq	r6, #0
   1f2cc:	bl	10e08 <mbsinit@plt>
   1f2d0:	cmp	r0, #0
   1f2d4:	beq	1f264 <dcngettext@plt+0xe24c>
   1f2d8:	ldr	r3, [sp, #28]
   1f2dc:	mov	ip, r5
   1f2e0:	eor	r2, r6, #1
   1f2e4:	ldr	r5, [sp, #92]	; 0x5c
   1f2e8:	ldr	r7, [sp, #96]	; 0x60
   1f2ec:	ldr	r4, [sp, #100]	; 0x64
   1f2f0:	ldr	r8, [sp, #84]	; 0x54
   1f2f4:	ldr	sl, [sp, #88]	; 0x58
   1f2f8:	and	r2, r2, r3
   1f2fc:	cmp	ip, #1
   1f300:	bls	1ec00 <dcngettext@plt+0xdbe8>
   1f304:	add	r1, ip, r9
   1f308:	ldr	lr, [sp, #48]	; 0x30
   1f30c:	mov	r0, #0
   1f310:	str	r6, [sp, #48]	; 0x30
   1f314:	mov	ip, #39	; 0x27
   1f318:	ldr	r6, [sp, #44]	; 0x2c
   1f31c:	b	1f3d4 <dcngettext@plt+0xe3bc>
   1f320:	ldr	r0, [sp, #32]
   1f324:	sub	r3, fp, #2
   1f328:	cmp	r0, #0
   1f32c:	clz	r3, r3
   1f330:	lsr	r3, r3, #5
   1f334:	bne	1f53c <dcngettext@plt+0xe524>
   1f338:	eor	r0, r6, #1
   1f33c:	ands	r3, r3, r0
   1f340:	beq	1f370 <dcngettext@plt+0xe358>
   1f344:	add	r0, r4, #1
   1f348:	cmp	sl, r4
   1f34c:	strbhi	ip, [r8, r4]
   1f350:	cmp	sl, r0
   1f354:	movhi	r6, #36	; 0x24
   1f358:	strbhi	r6, [r8, r0]
   1f35c:	add	r0, r4, #2
   1f360:	mov	r6, r3
   1f364:	add	r4, r4, #3
   1f368:	cmp	sl, r0
   1f36c:	strbhi	ip, [r8, r0]
   1f370:	cmp	sl, r4
   1f374:	movhi	r3, #92	; 0x5c
   1f378:	strbhi	r3, [r8, r4]
   1f37c:	add	r3, r4, #1
   1f380:	cmp	sl, r3
   1f384:	lsrhi	r0, r5, #6
   1f388:	addhi	r0, r0, #48	; 0x30
   1f38c:	strbhi	r0, [r8, r3]
   1f390:	add	r0, r4, #2
   1f394:	cmp	sl, r0
   1f398:	lsrhi	r3, r5, #3
   1f39c:	andhi	r3, r3, #7
   1f3a0:	addhi	r3, r3, #48	; 0x30
   1f3a4:	add	r9, r9, #1
   1f3a8:	strbhi	r3, [r8, r0]
   1f3ac:	and	r5, r5, #7
   1f3b0:	cmp	r9, r1
   1f3b4:	add	r5, r5, #48	; 0x30
   1f3b8:	add	r4, r4, #3
   1f3bc:	bcs	1f55c <dcngettext@plt+0xe544>
   1f3c0:	mov	r0, r2
   1f3c4:	cmp	sl, r4
   1f3c8:	strbhi	r5, [r8, r4]
   1f3cc:	ldrb	r5, [lr, #1]!
   1f3d0:	add	r4, r4, #1
   1f3d4:	cmp	r2, #0
   1f3d8:	bne	1f320 <dcngettext@plt+0xe308>
   1f3dc:	eor	r3, r0, #1
   1f3e0:	and	r3, r3, r6
   1f3e4:	cmp	r7, #0
   1f3e8:	uxtb	r3, r3
   1f3ec:	beq	1f400 <dcngettext@plt+0xe3e8>
   1f3f0:	cmp	sl, r4
   1f3f4:	movhi	r7, #92	; 0x5c
   1f3f8:	strbhi	r7, [r8, r4]
   1f3fc:	add	r4, r4, #1
   1f400:	add	r9, r9, #1
   1f404:	cmp	r9, r1
   1f408:	bcs	1f550 <dcngettext@plt+0xe538>
   1f40c:	cmp	r3, #0
   1f410:	beq	1f57c <dcngettext@plt+0xe564>
   1f414:	cmp	sl, r4
   1f418:	add	r3, r4, #1
   1f41c:	strbhi	ip, [r8, r4]
   1f420:	mov	r7, #0
   1f424:	cmp	sl, r3
   1f428:	strbhi	ip, [r8, r3]
   1f42c:	add	r4, r4, #2
   1f430:	mov	r6, r7
   1f434:	b	1f3c4 <dcngettext@plt+0xe3ac>
   1f438:	cmp	r8, #1
   1f43c:	beq	1f2b4 <dcngettext@plt+0xe29c>
   1f440:	add	r1, r4, #1
   1f444:	add	r3, sl, r8
   1f448:	add	r1, sl, r1
   1f44c:	add	r4, r3, r4
   1f450:	ldrb	r3, [r1], #1
   1f454:	sub	r3, r3, #91	; 0x5b
   1f458:	cmp	r3, #33	; 0x21
   1f45c:	ldrls	pc, [pc, r3, lsl #2]
   1f460:	b	1f4ec <dcngettext@plt+0xe4d4>
   1f464:	strdeq	pc, [r1], -r8
   1f468:	strdeq	pc, [r1], -r8
   1f46c:	andeq	pc, r1, ip, ror #9
   1f470:	strdeq	pc, [r1], -r8
   1f474:	andeq	pc, r1, ip, ror #9
   1f478:	strdeq	pc, [r1], -r8
   1f47c:	andeq	pc, r1, ip, ror #9
   1f480:	andeq	pc, r1, ip, ror #9
   1f484:	andeq	pc, r1, ip, ror #9
   1f488:	andeq	pc, r1, ip, ror #9
   1f48c:	andeq	pc, r1, ip, ror #9
   1f490:	andeq	pc, r1, ip, ror #9
   1f494:	andeq	pc, r1, ip, ror #9
   1f498:	andeq	pc, r1, ip, ror #9
   1f49c:	andeq	pc, r1, ip, ror #9
   1f4a0:	andeq	pc, r1, ip, ror #9
   1f4a4:	andeq	pc, r1, ip, ror #9
   1f4a8:	andeq	pc, r1, ip, ror #9
   1f4ac:	andeq	pc, r1, ip, ror #9
   1f4b0:	andeq	pc, r1, ip, ror #9
   1f4b4:	andeq	pc, r1, ip, ror #9
   1f4b8:	andeq	pc, r1, ip, ror #9
   1f4bc:	andeq	pc, r1, ip, ror #9
   1f4c0:	andeq	pc, r1, ip, ror #9
   1f4c4:	andeq	pc, r1, ip, ror #9
   1f4c8:	andeq	pc, r1, ip, ror #9
   1f4cc:	andeq	pc, r1, ip, ror #9
   1f4d0:	andeq	pc, r1, ip, ror #9
   1f4d4:	andeq	pc, r1, ip, ror #9
   1f4d8:	andeq	pc, r1, ip, ror #9
   1f4dc:	andeq	pc, r1, ip, ror #9
   1f4e0:	andeq	pc, r1, ip, ror #9
   1f4e4:	andeq	pc, r1, ip, ror #9
   1f4e8:	strdeq	pc, [r1], -r8
   1f4ec:	cmp	r4, r1
   1f4f0:	bne	1f450 <dcngettext@plt+0xe438>
   1f4f4:	b	1f2b4 <dcngettext@plt+0xe29c>
   1f4f8:	ldr	fp, [sp, #84]	; 0x54
   1f4fc:	ldr	sl, [sp, #88]	; 0x58
   1f500:	mov	r8, #2
   1f504:	b	1e9c0 <dcngettext@plt+0xd9a8>
   1f508:	cmp	sl, r4
   1f50c:	movls	r1, r4
   1f510:	bls	1eb10 <dcngettext@plt+0xdaf8>
   1f514:	ldr	r3, [sp, #44]	; 0x2c
   1f518:	b	1eb00 <dcngettext@plt+0xdae8>
   1f51c:	str	sl, [sp, #72]	; 0x48
   1f520:	ldr	sl, [sp, #32]
   1f524:	b	1e938 <dcngettext@plt+0xd920>
   1f528:	add	r9, r9, #1
   1f52c:	b	1e22c <dcngettext@plt+0xd214>
   1f530:	ldr	r2, [sp, #28]
   1f534:	mov	r6, #0
   1f538:	b	1f304 <dcngettext@plt+0xe2ec>
   1f53c:	str	fp, [sp, #160]	; 0xa0
   1f540:	str	r3, [sp, #28]
   1f544:	mov	fp, r8
   1f548:	ldr	r8, [sp, #160]	; 0xa0
   1f54c:	b	1e9c0 <dcngettext@plt+0xd9a8>
   1f550:	str	r6, [sp, #44]	; 0x2c
   1f554:	ldr	r6, [sp, #48]	; 0x30
   1f558:	b	1e968 <dcngettext@plt+0xd950>
   1f55c:	str	r6, [sp, #44]	; 0x2c
   1f560:	ldr	r6, [sp, #48]	; 0x30
   1f564:	b	1e774 <dcngettext@plt+0xd75c>
   1f568:	add	r4, r4, #4
   1f56c:	str	r3, [sp, #44]	; 0x2c
   1f570:	mov	r6, #0
   1f574:	mov	r5, #48	; 0x30
   1f578:	b	1e6fc <dcngettext@plt+0xd6e4>
   1f57c:	mov	r7, r3
   1f580:	b	1f3c4 <dcngettext@plt+0xe3ac>
   1f584:	ldr	r3, [pc, #-1624]	; 1ef34 <dcngettext@plt+0xdf1c>
   1f588:	mov	r4, #1
   1f58c:	str	r4, [sp, #40]	; 0x28
   1f590:	str	r4, [sp, #28]
   1f594:	str	r4, [sp, #52]	; 0x34
   1f598:	str	sl, [sp, #72]	; 0x48
   1f59c:	str	sl, [sp, #68]	; 0x44
   1f5a0:	str	sl, [sp, #44]	; 0x2c
   1f5a4:	str	sl, [sp, #32]
   1f5a8:	str	r3, [sp, #60]	; 0x3c
   1f5ac:	b	1e21c <dcngettext@plt+0xd204>
   1f5b0:	mov	r3, r6
   1f5b4:	mov	r5, #48	; 0x30
   1f5b8:	mov	r6, #0
   1f5bc:	b	1e6fc <dcngettext@plt+0xd6e4>
   1f5c0:	cmp	sl, r4
   1f5c4:	movhi	r3, #48	; 0x30
   1f5c8:	strbhi	r3, [r8, r4]
   1f5cc:	add	r3, r1, #2
   1f5d0:	cmp	sl, r3
   1f5d4:	movhi	r0, #48	; 0x30
   1f5d8:	strbhi	r0, [r8, r3]
   1f5dc:	add	r4, r1, #3
   1f5e0:	mov	r5, #48	; 0x30
   1f5e4:	b	1eb44 <dcngettext@plt+0xdb2c>
   1f5e8:	str	fp, [sp, #160]	; 0xa0
   1f5ec:	mov	fp, r8
   1f5f0:	ldr	r8, [sp, #160]	; 0xa0
   1f5f4:	b	1e9c0 <dcngettext@plt+0xd9a8>
   1f5f8:	ldr	r2, [sp, #80]	; 0x50
   1f5fc:	ldrb	r3, [r2]
   1f600:	cmp	r3, #0
   1f604:	beq	1e1ec <dcngettext@plt+0xd1d4>
   1f608:	cmp	sl, r4
   1f60c:	strbhi	r3, [fp, r4]
   1f610:	ldrb	r3, [r2, #1]!
   1f614:	add	r4, r4, #1
   1f618:	cmp	r3, #0
   1f61c:	bne	1f608 <dcngettext@plt+0xe5f0>
   1f620:	b	1e1ec <dcngettext@plt+0xd1d4>
   1f624:	str	fp, [sp, #160]	; 0xa0
   1f628:	mov	r3, #0
   1f62c:	mov	fp, r8
   1f630:	ldr	r8, [sp, #160]	; 0xa0
   1f634:	b	1ea54 <dcngettext@plt+0xda3c>
   1f638:	mov	ip, r5
   1f63c:	ldr	r7, [sp, #96]	; 0x60
   1f640:	ldr	r5, [sp, #92]	; 0x5c
   1f644:	ldr	r4, [sp, #100]	; 0x64
   1f648:	ldr	r8, [sp, #84]	; 0x54
   1f64c:	ldr	sl, [sp, #88]	; 0x58
   1f650:	ldr	r2, [sp, #28]
   1f654:	mov	r6, #0
   1f658:	b	1f2fc <dcngettext@plt+0xe2e4>
   1f65c:	ldr	r2, [sp, #36]	; 0x24
   1f660:	ldrb	r1, [r2, r3]
   1f664:	sub	r2, r1, #33	; 0x21
   1f668:	cmp	r2, #29
   1f66c:	ldrls	pc, [pc, r2, lsl #2]
   1f670:	b	1f74c <dcngettext@plt+0xe734>
   1f674:	andeq	pc, r1, ip, ror #13
   1f678:	andeq	pc, r1, ip, asr #14
   1f67c:	andeq	pc, r1, ip, asr #14
   1f680:	andeq	pc, r1, ip, asr #14
   1f684:	andeq	pc, r1, ip, asr #14
   1f688:	andeq	pc, r1, ip, asr #14
   1f68c:	andeq	pc, r1, ip, ror #13
   1f690:	andeq	pc, r1, ip, ror #13
   1f694:	andeq	pc, r1, ip, ror #13
   1f698:	andeq	pc, r1, ip, asr #14
   1f69c:	andeq	pc, r1, ip, asr #14
   1f6a0:	andeq	pc, r1, ip, asr #14
   1f6a4:	andeq	pc, r1, ip, ror #13
   1f6a8:	andeq	pc, r1, ip, asr #14
   1f6ac:	andeq	pc, r1, ip, ror #13
   1f6b0:	andeq	pc, r1, ip, asr #14
   1f6b4:	andeq	pc, r1, ip, asr #14
   1f6b8:	andeq	pc, r1, ip, asr #14
   1f6bc:	andeq	pc, r1, ip, asr #14
   1f6c0:	andeq	pc, r1, ip, asr #14
   1f6c4:	andeq	pc, r1, ip, asr #14
   1f6c8:	andeq	pc, r1, ip, asr #14
   1f6cc:	andeq	pc, r1, ip, asr #14
   1f6d0:	andeq	pc, r1, ip, asr #14
   1f6d4:	andeq	pc, r1, ip, asr #14
   1f6d8:	andeq	pc, r1, ip, asr #14
   1f6dc:	andeq	pc, r1, ip, asr #14
   1f6e0:	andeq	pc, r1, ip, ror #13
   1f6e4:	andeq	pc, r1, ip, ror #13
   1f6e8:	andeq	pc, r1, ip, ror #13
   1f6ec:	ldr	r2, [sp, #32]
   1f6f0:	cmp	r2, #0
   1f6f4:	bne	1f7f8 <dcngettext@plt+0xe7e0>
   1f6f8:	cmp	sl, r4
   1f6fc:	movhi	r2, #63	; 0x3f
   1f700:	strbhi	r2, [r8, r4]
   1f704:	add	r2, r4, #1
   1f708:	cmp	sl, r2
   1f70c:	movhi	r0, #34	; 0x22
   1f710:	strbhi	r0, [r8, r2]
   1f714:	add	r2, r4, #2
   1f718:	cmp	sl, r2
   1f71c:	movhi	r0, #34	; 0x22
   1f720:	strbhi	r0, [r8, r2]
   1f724:	add	r2, r4, #3
   1f728:	cmp	sl, r2
   1f72c:	movhi	r0, #63	; 0x3f
   1f730:	strbhi	r0, [r8, r2]
   1f734:	mov	r2, #0
   1f738:	add	r4, r4, #4
   1f73c:	mov	r5, r1
   1f740:	mov	r9, r3
   1f744:	mov	r6, r2
   1f748:	b	1eb44 <dcngettext@plt+0xdb2c>
   1f74c:	mov	r2, #0
   1f750:	mov	r6, r2
   1f754:	b	1e6b4 <dcngettext@plt+0xd69c>
   1f758:	ldr	r0, [sp, #24]
   1f75c:	mov	r1, r4
   1f760:	cmp	r1, r0
   1f764:	mov	r2, r7
   1f768:	mov	r3, r5
   1f76c:	mov	ip, r5
   1f770:	ldr	r7, [sp, #96]	; 0x60
   1f774:	ldr	r5, [sp, #92]	; 0x5c
   1f778:	ldr	r4, [sp, #100]	; 0x64
   1f77c:	ldr	r8, [sp, #84]	; 0x54
   1f780:	ldr	sl, [sp, #88]	; 0x58
   1f784:	bcs	1f7b8 <dcngettext@plt+0xe7a0>
   1f788:	ldrb	r6, [r2]
   1f78c:	cmp	r6, #0
   1f790:	bne	1f7a4 <dcngettext@plt+0xe78c>
   1f794:	b	1f8d4 <dcngettext@plt+0xe8bc>
   1f798:	ldrb	r6, [r2, #1]!
   1f79c:	cmp	r6, #0
   1f7a0:	beq	1f85c <dcngettext@plt+0xe844>
   1f7a4:	add	r3, r3, #1
   1f7a8:	add	r1, r9, r3
   1f7ac:	cmp	r1, r0
   1f7b0:	bcc	1f798 <dcngettext@plt+0xe780>
   1f7b4:	mov	ip, r3
   1f7b8:	ldr	r2, [sp, #28]
   1f7bc:	mov	r6, #0
   1f7c0:	b	1f2fc <dcngettext@plt+0xe2e4>
   1f7c4:	mov	r3, #1
   1f7c8:	str	r3, [sp, #40]	; 0x28
   1f7cc:	str	r3, [sp, #32]
   1f7d0:	str	r3, [sp, #28]
   1f7d4:	str	r3, [sp, #52]	; 0x34
   1f7d8:	ldr	r3, [pc, #-2220]	; 1ef34 <dcngettext@plt+0xdf1c>
   1f7dc:	mov	r2, #0
   1f7e0:	str	r2, [sp, #68]	; 0x44
   1f7e4:	str	r2, [sp, #44]	; 0x2c
   1f7e8:	str	r2, [sp, #72]	; 0x48
   1f7ec:	mov	r4, r2
   1f7f0:	str	r3, [sp, #60]	; 0x3c
   1f7f4:	b	1e21c <dcngettext@plt+0xd204>
   1f7f8:	str	fp, [sp, #160]	; 0xa0
   1f7fc:	mov	fp, r8
   1f800:	ldr	r8, [sp, #160]	; 0xa0
   1f804:	b	1e9cc <dcngettext@plt+0xd9b4>
   1f808:	mov	r2, r3
   1f80c:	ldr	r3, [sp, #60]	; 0x3c
   1f810:	cmp	r3, #0
   1f814:	moveq	r2, #0
   1f818:	andne	r2, r2, #1
   1f81c:	cmp	r2, #0
   1f820:	beq	1f84c <dcngettext@plt+0xe834>
   1f824:	mov	r2, r3
   1f828:	ldrb	r3, [r3]
   1f82c:	cmp	r3, #0
   1f830:	beq	1f84c <dcngettext@plt+0xe834>
   1f834:	cmp	sl, r4
   1f838:	strbhi	r3, [fp, r4]
   1f83c:	ldrb	r3, [r2, #1]!
   1f840:	add	r4, r4, #1
   1f844:	cmp	r3, #0
   1f848:	bne	1f834 <dcngettext@plt+0xe81c>
   1f84c:	cmp	sl, r4
   1f850:	movhi	r3, #0
   1f854:	strbhi	r3, [fp, r4]
   1f858:	b	1ea0c <dcngettext@plt+0xd9f4>
   1f85c:	mov	ip, r3
   1f860:	ldr	r2, [sp, #28]
   1f864:	b	1f2fc <dcngettext@plt+0xe2e4>
   1f868:	str	fp, [sp, #160]	; 0xa0
   1f86c:	mov	fp, r8
   1f870:	ldr	r8, [sp, #160]	; 0xa0
   1f874:	sub	r3, r8, #2
   1f878:	clz	r3, r3
   1f87c:	lsr	r3, r3, #5
   1f880:	str	r3, [sp, #28]
   1f884:	b	1e9c0 <dcngettext@plt+0xd9a8>
   1f888:	ldr	r3, [sp, #76]	; 0x4c
   1f88c:	mov	ip, #5
   1f890:	str	r3, [sp, #16]
   1f894:	ldr	r3, [sp, #80]	; 0x50
   1f898:	ldr	r2, [sp, #36]	; 0x24
   1f89c:	str	r3, [sp, #12]
   1f8a0:	ldr	r3, [sp, #56]	; 0x38
   1f8a4:	ldr	r1, [sp, #72]	; 0x48
   1f8a8:	str	r3, [sp, #8]
   1f8ac:	ldr	r3, [sp, #164]	; 0xa4
   1f8b0:	mov	r0, fp
   1f8b4:	str	r3, [sp, #4]
   1f8b8:	str	ip, [sp]
   1f8bc:	ldr	r3, [sp, #24]
   1f8c0:	bl	1e124 <dcngettext@plt+0xd10c>
   1f8c4:	mov	r4, r0
   1f8c8:	b	1ea0c <dcngettext@plt+0xd9f4>
   1f8cc:	mov	r8, #2
   1f8d0:	b	1e9c0 <dcngettext@plt+0xd9a8>
   1f8d4:	ldr	r2, [sp, #28]
   1f8d8:	b	1f2fc <dcngettext@plt+0xe2e4>
   1f8dc:	mov	r3, #0
   1f8e0:	str	r3, [sp, #68]	; 0x44
   1f8e4:	str	r3, [sp, #44]	; 0x2c
   1f8e8:	str	r3, [sp, #72]	; 0x48
   1f8ec:	str	r3, [sp, #28]
   1f8f0:	mov	r4, r3
   1f8f4:	ldr	r3, [pc, #-2500]	; 1ef38 <dcngettext@plt+0xdf20>
   1f8f8:	mov	r2, #1
   1f8fc:	str	r2, [sp, #40]	; 0x28
   1f900:	str	r2, [sp, #32]
   1f904:	str	r2, [sp, #52]	; 0x34
   1f908:	str	r3, [sp, #60]	; 0x3c
   1f90c:	b	1e21c <dcngettext@plt+0xd204>
   1f910:	bl	10e38 <__stack_chk_fail@plt>
   1f914:	mov	r5, r3
   1f918:	mov	r6, #0
   1f91c:	b	1e710 <dcngettext@plt+0xd6f8>
   1f920:	mov	r3, #0
   1f924:	mov	r2, #1
   1f928:	str	r3, [sp, #44]	; 0x2c
   1f92c:	str	r3, [sp, #72]	; 0x48
   1f930:	str	r2, [sp, #40]	; 0x28
   1f934:	b	1e82c <dcngettext@plt+0xd814>
   1f938:	bl	11000 <abort@plt>
   1f93c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f940:	sub	sp, sp, #44	; 0x2c
   1f944:	mov	r6, r0
   1f948:	mov	r4, r3
   1f94c:	mov	sl, r1
   1f950:	mov	fp, r2
   1f954:	bl	10f28 <__errno_location@plt>
   1f958:	ldr	r7, [pc, #364]	; 1facc <dcngettext@plt+0xeab4>
   1f95c:	cmp	r6, #0
   1f960:	ldr	r5, [r7]
   1f964:	ldr	r3, [r0]
   1f968:	str	r3, [sp, #24]
   1f96c:	blt	1fac8 <dcngettext@plt+0xeab0>
   1f970:	ldr	r3, [r7, #4]
   1f974:	mov	r8, r0
   1f978:	cmp	r3, r6
   1f97c:	bgt	1f9c8 <dcngettext@plt+0xe9b0>
   1f980:	cmn	r6, #-268435454	; 0xf0000002
   1f984:	bgt	1fac4 <dcngettext@plt+0xeaac>
   1f988:	add	r9, r6, #1
   1f98c:	add	r3, r7, #8
   1f990:	cmp	r5, r3
   1f994:	lsl	r1, r9, #3
   1f998:	beq	1faa4 <dcngettext@plt+0xea8c>
   1f99c:	mov	r0, r5
   1f9a0:	bl	2073c <dcngettext@plt+0xf724>
   1f9a4:	mov	r5, r0
   1f9a8:	str	r0, [r7]
   1f9ac:	ldr	r0, [r7, #4]
   1f9b0:	mov	r1, #0
   1f9b4:	sub	r2, r9, r0
   1f9b8:	add	r0, r5, r0, lsl #3
   1f9bc:	lsl	r2, r2, #3
   1f9c0:	bl	10f4c <memset@plt>
   1f9c4:	str	r9, [r7, #4]
   1f9c8:	add	r3, r5, r6, lsl #3
   1f9cc:	ldr	r1, [r4, #4]
   1f9d0:	ldr	r7, [r3, #4]
   1f9d4:	ldr	r9, [r5, r6, lsl #3]
   1f9d8:	ldr	r2, [r4, #40]	; 0x28
   1f9dc:	ldr	ip, [r4, #44]	; 0x2c
   1f9e0:	str	r3, [sp, #28]
   1f9e4:	ldr	r3, [r4]
   1f9e8:	orr	r1, r1, #1
   1f9ec:	add	lr, r4, #8
   1f9f0:	str	r1, [sp, #36]	; 0x24
   1f9f4:	str	r1, [sp, #4]
   1f9f8:	str	r2, [sp, #12]
   1f9fc:	str	r3, [sp]
   1fa00:	mov	r0, r7
   1fa04:	mov	r1, r9
   1fa08:	str	ip, [sp, #16]
   1fa0c:	str	lr, [sp, #8]
   1fa10:	mov	r3, fp
   1fa14:	mov	r2, sl
   1fa18:	str	lr, [sp, #32]
   1fa1c:	bl	1e124 <dcngettext@plt+0xd10c>
   1fa20:	cmp	r9, r0
   1fa24:	bhi	1fa90 <dcngettext@plt+0xea78>
   1fa28:	ldr	r3, [pc, #160]	; 1fad0 <dcngettext@plt+0xeab8>
   1fa2c:	add	r9, r0, #1
   1fa30:	cmp	r7, r3
   1fa34:	str	r9, [r5, r6, lsl #3]
   1fa38:	beq	1fa44 <dcngettext@plt+0xea2c>
   1fa3c:	mov	r0, r7
   1fa40:	bl	10de4 <free@plt>
   1fa44:	mov	r0, r9
   1fa48:	bl	206e0 <dcngettext@plt+0xf6c8>
   1fa4c:	ldr	lr, [sp, #28]
   1fa50:	ldr	ip, [r4, #44]	; 0x2c
   1fa54:	ldr	r5, [r4, #40]	; 0x28
   1fa58:	mov	r3, fp
   1fa5c:	mov	r2, sl
   1fa60:	mov	r1, r9
   1fa64:	str	r0, [lr, #4]
   1fa68:	ldr	lr, [r4]
   1fa6c:	ldr	r4, [sp, #32]
   1fa70:	str	ip, [sp, #16]
   1fa74:	str	r4, [sp, #8]
   1fa78:	ldr	r4, [sp, #36]	; 0x24
   1fa7c:	str	r5, [sp, #12]
   1fa80:	str	r4, [sp, #4]
   1fa84:	str	lr, [sp]
   1fa88:	mov	r7, r0
   1fa8c:	bl	1e124 <dcngettext@plt+0xd10c>
   1fa90:	ldr	r3, [sp, #24]
   1fa94:	mov	r0, r7
   1fa98:	str	r3, [r8]
   1fa9c:	add	sp, sp, #44	; 0x2c
   1faa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1faa4:	mov	r0, #0
   1faa8:	bl	2073c <dcngettext@plt+0xf724>
   1faac:	ldr	r3, [pc, #32]	; 1fad4 <dcngettext@plt+0xeabc>
   1fab0:	mov	r5, r0
   1fab4:	ldm	r3, {r0, r1}
   1fab8:	str	r5, [r7]
   1fabc:	stm	r5, {r0, r1}
   1fac0:	b	1f9ac <dcngettext@plt+0xe994>
   1fac4:	bl	20928 <dcngettext@plt+0xf910>
   1fac8:	bl	11000 <abort@plt>
   1facc:	andeq	r3, r3, r8, lsl #2
   1fad0:	andeq	r3, r3, r8, lsl #3
   1fad4:	andeq	r3, r3, r0, lsl r1
   1fad8:	push	{r4, r5, r6, lr}
   1fadc:	mov	r5, r0
   1fae0:	bl	10f28 <__errno_location@plt>
   1fae4:	cmp	r5, #0
   1fae8:	mov	r1, #48	; 0x30
   1faec:	mov	r4, r0
   1faf0:	ldr	r0, [pc, #16]	; 1fb08 <dcngettext@plt+0xeaf0>
   1faf4:	ldr	r6, [r4]
   1faf8:	movne	r0, r5
   1fafc:	bl	208e8 <dcngettext@plt+0xf8d0>
   1fb00:	str	r6, [r4]
   1fb04:	pop	{r4, r5, r6, pc}
   1fb08:	andeq	r3, r3, r8, lsl #5
   1fb0c:	ldr	r3, [pc, #12]	; 1fb20 <dcngettext@plt+0xeb08>
   1fb10:	cmp	r0, #0
   1fb14:	moveq	r0, r3
   1fb18:	ldr	r0, [r0]
   1fb1c:	bx	lr
   1fb20:	andeq	r3, r3, r8, lsl #5
   1fb24:	ldr	r3, [pc, #12]	; 1fb38 <dcngettext@plt+0xeb20>
   1fb28:	cmp	r0, #0
   1fb2c:	moveq	r0, r3
   1fb30:	str	r1, [r0]
   1fb34:	bx	lr
   1fb38:	andeq	r3, r3, r8, lsl #5
   1fb3c:	ldr	r3, [pc, #52]	; 1fb78 <dcngettext@plt+0xeb60>
   1fb40:	cmp	r0, #0
   1fb44:	moveq	r0, r3
   1fb48:	add	r3, r0, #8
   1fb4c:	push	{lr}		; (str lr, [sp, #-4]!)
   1fb50:	lsr	lr, r1, #5
   1fb54:	and	r1, r1, #31
   1fb58:	ldr	ip, [r3, lr, lsl #2]
   1fb5c:	lsr	r0, ip, r1
   1fb60:	eor	r2, r2, r0
   1fb64:	and	r2, r2, #1
   1fb68:	and	r0, r0, #1
   1fb6c:	eor	r1, ip, r2, lsl r1
   1fb70:	str	r1, [r3, lr, lsl #2]
   1fb74:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb78:	andeq	r3, r3, r8, lsl #5
   1fb7c:	ldr	r3, [pc, #16]	; 1fb94 <dcngettext@plt+0xeb7c>
   1fb80:	cmp	r0, #0
   1fb84:	movne	r3, r0
   1fb88:	ldr	r0, [r3, #4]
   1fb8c:	str	r1, [r3, #4]
   1fb90:	bx	lr
   1fb94:	andeq	r3, r3, r8, lsl #5
   1fb98:	ldr	r3, [pc, #44]	; 1fbcc <dcngettext@plt+0xebb4>
   1fb9c:	cmp	r0, #0
   1fba0:	moveq	r0, r3
   1fba4:	mov	ip, #10
   1fba8:	cmp	r2, #0
   1fbac:	cmpne	r1, #0
   1fbb0:	str	ip, [r0]
   1fbb4:	beq	1fbc4 <dcngettext@plt+0xebac>
   1fbb8:	str	r1, [r0, #40]	; 0x28
   1fbbc:	str	r2, [r0, #44]	; 0x2c
   1fbc0:	bx	lr
   1fbc4:	push	{r4, lr}
   1fbc8:	bl	11000 <abort@plt>
   1fbcc:	andeq	r3, r3, r8, lsl #5
   1fbd0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fbd4:	sub	sp, sp, #24
   1fbd8:	ldr	ip, [pc, #108]	; 1fc4c <dcngettext@plt+0xec34>
   1fbdc:	ldr	r4, [sp, #56]	; 0x38
   1fbe0:	mov	r9, r2
   1fbe4:	cmp	r4, #0
   1fbe8:	moveq	r4, ip
   1fbec:	mov	sl, r3
   1fbf0:	mov	r7, r0
   1fbf4:	mov	r8, r1
   1fbf8:	bl	10f28 <__errno_location@plt>
   1fbfc:	ldr	r3, [r4, #44]	; 0x2c
   1fc00:	mov	r1, r8
   1fc04:	ldr	r6, [r0]
   1fc08:	str	r3, [sp, #16]
   1fc0c:	ldr	r2, [r4, #40]	; 0x28
   1fc10:	add	r3, r4, #8
   1fc14:	str	r3, [sp, #8]
   1fc18:	str	r2, [sp, #12]
   1fc1c:	ldr	r2, [r4, #4]
   1fc20:	mov	r5, r0
   1fc24:	str	r2, [sp, #4]
   1fc28:	ldr	ip, [r4]
   1fc2c:	mov	r3, sl
   1fc30:	mov	r2, r9
   1fc34:	mov	r0, r7
   1fc38:	str	ip, [sp]
   1fc3c:	bl	1e124 <dcngettext@plt+0xd10c>
   1fc40:	str	r6, [r5]
   1fc44:	add	sp, sp, #24
   1fc48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc4c:	andeq	r3, r3, r8, lsl #5
   1fc50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fc54:	cmp	r3, #0
   1fc58:	sub	sp, sp, #44	; 0x2c
   1fc5c:	ldr	r4, [pc, #192]	; 1fd24 <dcngettext@plt+0xed0c>
   1fc60:	mov	r6, r2
   1fc64:	movne	r4, r3
   1fc68:	mov	r9, r1
   1fc6c:	mov	r8, r0
   1fc70:	bl	10f28 <__errno_location@plt>
   1fc74:	ldr	r3, [r4, #44]	; 0x2c
   1fc78:	ldr	r5, [r4, #4]
   1fc7c:	add	sl, r4, #8
   1fc80:	cmp	r6, #0
   1fc84:	orreq	r5, r5, #1
   1fc88:	mov	r1, #0
   1fc8c:	ldr	r2, [r0]
   1fc90:	str	r3, [sp, #16]
   1fc94:	ldr	r3, [r4, #40]	; 0x28
   1fc98:	stmib	sp, {r5, sl}
   1fc9c:	str	r3, [sp, #12]
   1fca0:	ldr	r3, [r4]
   1fca4:	mov	r7, r0
   1fca8:	str	r2, [sp, #28]
   1fcac:	str	r3, [sp]
   1fcb0:	mov	r2, r8
   1fcb4:	mov	r3, r9
   1fcb8:	mov	r0, r1
   1fcbc:	bl	1e124 <dcngettext@plt+0xd10c>
   1fcc0:	add	r1, r0, #1
   1fcc4:	mov	fp, r0
   1fcc8:	mov	r0, r1
   1fccc:	str	r1, [sp, #36]	; 0x24
   1fcd0:	bl	206e0 <dcngettext@plt+0xf6c8>
   1fcd4:	ldr	r3, [r4, #44]	; 0x2c
   1fcd8:	mov	r2, r8
   1fcdc:	str	r3, [sp, #16]
   1fce0:	ldr	r3, [r4, #40]	; 0x28
   1fce4:	str	r5, [sp, #4]
   1fce8:	str	r3, [sp, #12]
   1fcec:	str	sl, [sp, #8]
   1fcf0:	ldr	ip, [r4]
   1fcf4:	ldr	r1, [sp, #36]	; 0x24
   1fcf8:	mov	r3, r9
   1fcfc:	str	ip, [sp]
   1fd00:	str	r0, [sp, #32]
   1fd04:	bl	1e124 <dcngettext@plt+0xd10c>
   1fd08:	ldr	r2, [sp, #28]
   1fd0c:	cmp	r6, #0
   1fd10:	str	r2, [r7]
   1fd14:	ldr	r0, [sp, #32]
   1fd18:	strne	fp, [r6]
   1fd1c:	add	sp, sp, #44	; 0x2c
   1fd20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd24:	andeq	r3, r3, r8, lsl #5
   1fd28:	mov	r3, r2
   1fd2c:	mov	r2, #0
   1fd30:	b	1fc50 <dcngettext@plt+0xec38>
   1fd34:	push	{r4, r5, r6, r7, r8, lr}
   1fd38:	ldr	r6, [pc, #112]	; 1fdb0 <dcngettext@plt+0xed98>
   1fd3c:	ldr	r3, [r6, #4]
   1fd40:	ldr	r7, [r6]
   1fd44:	cmp	r3, #1
   1fd48:	ble	1fd6c <dcngettext@plt+0xed54>
   1fd4c:	sub	r5, r7, #8
   1fd50:	add	r5, r5, r3, lsl #3
   1fd54:	mov	r4, r7
   1fd58:	ldr	r0, [r4, #12]
   1fd5c:	add	r4, r4, #8
   1fd60:	bl	10de4 <free@plt>
   1fd64:	cmp	r4, r5
   1fd68:	bne	1fd58 <dcngettext@plt+0xed40>
   1fd6c:	ldr	r0, [r7, #4]
   1fd70:	ldr	r4, [pc, #60]	; 1fdb4 <dcngettext@plt+0xed9c>
   1fd74:	cmp	r0, r4
   1fd78:	beq	1fd8c <dcngettext@plt+0xed74>
   1fd7c:	bl	10de4 <free@plt>
   1fd80:	mov	r3, #256	; 0x100
   1fd84:	str	r4, [r6, #12]
   1fd88:	str	r3, [r6, #8]
   1fd8c:	ldr	r4, [pc, #36]	; 1fdb8 <dcngettext@plt+0xeda0>
   1fd90:	cmp	r7, r4
   1fd94:	beq	1fda4 <dcngettext@plt+0xed8c>
   1fd98:	mov	r0, r7
   1fd9c:	bl	10de4 <free@plt>
   1fda0:	str	r4, [r6]
   1fda4:	mov	r3, #1
   1fda8:	str	r3, [r6, #4]
   1fdac:	pop	{r4, r5, r6, r7, r8, pc}
   1fdb0:	andeq	r3, r3, r8, lsl #2
   1fdb4:	andeq	r3, r3, r8, lsl #3
   1fdb8:	andeq	r3, r3, r0, lsl r1
   1fdbc:	ldr	r3, [pc, #4]	; 1fdc8 <dcngettext@plt+0xedb0>
   1fdc0:	mvn	r2, #0
   1fdc4:	b	1f93c <dcngettext@plt+0xe924>
   1fdc8:	andeq	r3, r3, r8, lsl #5
   1fdcc:	ldr	r3, [pc]	; 1fdd4 <dcngettext@plt+0xedbc>
   1fdd0:	b	1f93c <dcngettext@plt+0xe924>
   1fdd4:	andeq	r3, r3, r8, lsl #5
   1fdd8:	mov	r1, r0
   1fddc:	ldr	r3, [pc, #8]	; 1fdec <dcngettext@plt+0xedd4>
   1fde0:	mvn	r2, #0
   1fde4:	mov	r0, #0
   1fde8:	b	1f93c <dcngettext@plt+0xe924>
   1fdec:	andeq	r3, r3, r8, lsl #5
   1fdf0:	mov	r2, r1
   1fdf4:	ldr	r3, [pc, #8]	; 1fe04 <dcngettext@plt+0xedec>
   1fdf8:	mov	r1, r0
   1fdfc:	mov	r0, #0
   1fe00:	b	1f93c <dcngettext@plt+0xe924>
   1fe04:	andeq	r3, r3, r8, lsl #5
   1fe08:	push	{r4, r5, r6, lr}
   1fe0c:	sub	sp, sp, #56	; 0x38
   1fe10:	ldr	r4, [pc, #68]	; 1fe5c <dcngettext@plt+0xee44>
   1fe14:	mov	r6, r2
   1fe18:	mov	r5, r0
   1fe1c:	ldr	r3, [r4]
   1fe20:	add	r0, sp, #4
   1fe24:	str	r3, [sp, #52]	; 0x34
   1fe28:	bl	1dfb4 <dcngettext@plt+0xcf9c>
   1fe2c:	add	r3, sp, #4
   1fe30:	mvn	r2, #0
   1fe34:	mov	r1, r6
   1fe38:	mov	r0, r5
   1fe3c:	bl	1f93c <dcngettext@plt+0xe924>
   1fe40:	ldr	r2, [sp, #52]	; 0x34
   1fe44:	ldr	r3, [r4]
   1fe48:	cmp	r2, r3
   1fe4c:	bne	1fe58 <dcngettext@plt+0xee40>
   1fe50:	add	sp, sp, #56	; 0x38
   1fe54:	pop	{r4, r5, r6, pc}
   1fe58:	bl	10e38 <__stack_chk_fail@plt>
   1fe5c:	andeq	r2, r3, r8, lsl #30
   1fe60:	push	{r4, r5, r6, r7, lr}
   1fe64:	sub	sp, sp, #60	; 0x3c
   1fe68:	ldr	r4, [pc, #72]	; 1feb8 <dcngettext@plt+0xeea0>
   1fe6c:	mov	r6, r2
   1fe70:	mov	r7, r3
   1fe74:	ldr	ip, [r4]
   1fe78:	mov	r5, r0
   1fe7c:	add	r0, sp, #4
   1fe80:	str	ip, [sp, #52]	; 0x34
   1fe84:	bl	1dfb4 <dcngettext@plt+0xcf9c>
   1fe88:	add	r3, sp, #4
   1fe8c:	mov	r2, r7
   1fe90:	mov	r1, r6
   1fe94:	mov	r0, r5
   1fe98:	bl	1f93c <dcngettext@plt+0xe924>
   1fe9c:	ldr	r2, [sp, #52]	; 0x34
   1fea0:	ldr	r3, [r4]
   1fea4:	cmp	r2, r3
   1fea8:	bne	1feb4 <dcngettext@plt+0xee9c>
   1feac:	add	sp, sp, #60	; 0x3c
   1feb0:	pop	{r4, r5, r6, r7, pc}
   1feb4:	bl	10e38 <__stack_chk_fail@plt>
   1feb8:	andeq	r2, r3, r8, lsl #30
   1febc:	mov	r2, r1
   1fec0:	mov	r1, r0
   1fec4:	mov	r0, #0
   1fec8:	b	1fe08 <dcngettext@plt+0xedf0>
   1fecc:	mov	r3, r2
   1fed0:	mov	r2, r1
   1fed4:	mov	r1, r0
   1fed8:	mov	r0, #0
   1fedc:	b	1fe60 <dcngettext@plt+0xee48>
   1fee0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1fee4:	mov	r4, r2
   1fee8:	ldr	lr, [pc, #128]	; 1ff70 <dcngettext@plt+0xef58>
   1feec:	mov	r8, r0
   1fef0:	mov	r9, r1
   1fef4:	ldm	lr!, {r0, r1, r2, r3}
   1fef8:	sub	sp, sp, #60	; 0x3c
   1fefc:	add	ip, sp, #4
   1ff00:	lsr	r6, r4, #5
   1ff04:	stmia	ip!, {r0, r1, r2, r3}
   1ff08:	add	r7, sp, #12
   1ff0c:	ldm	lr!, {r0, r1, r2, r3}
   1ff10:	and	r4, r4, #31
   1ff14:	ldr	r5, [pc, #88]	; 1ff74 <dcngettext@plt+0xef5c>
   1ff18:	stmia	ip!, {r0, r1, r2, r3}
   1ff1c:	ldm	lr, {r0, r1, r2, r3}
   1ff20:	stm	ip, {r0, r1, r2, r3}
   1ff24:	mov	r2, r9
   1ff28:	ldr	r3, [r7, r6, lsl #2]
   1ff2c:	ldr	ip, [r5]
   1ff30:	mov	r1, r8
   1ff34:	mvn	r0, r3, lsr r4
   1ff38:	and	r0, r0, #1
   1ff3c:	str	ip, [sp, #52]	; 0x34
   1ff40:	eor	r4, r3, r0, lsl r4
   1ff44:	add	r3, sp, #4
   1ff48:	mov	r0, #0
   1ff4c:	str	r4, [r7, r6, lsl #2]
   1ff50:	bl	1f93c <dcngettext@plt+0xe924>
   1ff54:	ldr	r2, [sp, #52]	; 0x34
   1ff58:	ldr	r3, [r5]
   1ff5c:	cmp	r2, r3
   1ff60:	bne	1ff6c <dcngettext@plt+0xef54>
   1ff64:	add	sp, sp, #60	; 0x3c
   1ff68:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ff6c:	bl	10e38 <__stack_chk_fail@plt>
   1ff70:	andeq	r3, r3, r8, lsl #5
   1ff74:	andeq	r2, r3, r8, lsl #30
   1ff78:	mov	r2, r1
   1ff7c:	mvn	r1, #0
   1ff80:	b	1fee0 <dcngettext@plt+0xeec8>
   1ff84:	mov	r2, #58	; 0x3a
   1ff88:	mvn	r1, #0
   1ff8c:	b	1fee0 <dcngettext@plt+0xeec8>
   1ff90:	mov	r2, #58	; 0x3a
   1ff94:	b	1fee0 <dcngettext@plt+0xeec8>
   1ff98:	push	{r4, r5, r6, r7, r8, lr}
   1ff9c:	sub	sp, sp, #104	; 0x68
   1ffa0:	ldr	r5, [pc, #120]	; 20020 <dcngettext@plt+0xf008>
   1ffa4:	mov	r6, r0
   1ffa8:	mov	r0, sp
   1ffac:	ldr	r3, [r5]
   1ffb0:	mov	r7, r2
   1ffb4:	str	r3, [sp, #100]	; 0x64
   1ffb8:	bl	1dfb4 <dcngettext@plt+0xcf9c>
   1ffbc:	mov	ip, sp
   1ffc0:	add	lr, sp, #52	; 0x34
   1ffc4:	ldm	ip!, {r0, r1, r2, r3}
   1ffc8:	stmia	lr!, {r0, r1, r2, r3}
   1ffcc:	ldm	ip!, {r0, r1, r2, r3}
   1ffd0:	ldr	r8, [sp, #64]	; 0x40
   1ffd4:	stmia	lr!, {r0, r1, r2, r3}
   1ffd8:	mvn	r4, r8
   1ffdc:	ldm	ip, {r0, r1, r2, r3}
   1ffe0:	and	ip, r4, #67108864	; 0x4000000
   1ffe4:	eor	ip, ip, r8
   1ffe8:	str	ip, [sp, #64]	; 0x40
   1ffec:	stm	lr, {r0, r1, r2, r3}
   1fff0:	add	r3, sp, #52	; 0x34
   1fff4:	mvn	r2, #0
   1fff8:	mov	r1, r7
   1fffc:	mov	r0, r6
   20000:	bl	1f93c <dcngettext@plt+0xe924>
   20004:	ldr	r2, [sp, #100]	; 0x64
   20008:	ldr	r3, [r5]
   2000c:	cmp	r2, r3
   20010:	bne	2001c <dcngettext@plt+0xf004>
   20014:	add	sp, sp, #104	; 0x68
   20018:	pop	{r4, r5, r6, r7, r8, pc}
   2001c:	bl	10e38 <__stack_chk_fail@plt>
   20020:	andeq	r2, r3, r8, lsl #30
   20024:	push	{r4, r5, r6, r7, r8, r9, lr}
   20028:	mov	r6, r1
   2002c:	ldr	lr, [pc, #132]	; 200b8 <dcngettext@plt+0xf0a0>
   20030:	mov	r5, r2
   20034:	mov	r8, r0
   20038:	mov	r9, r3
   2003c:	ldm	lr!, {r0, r1, r2, r3}
   20040:	sub	sp, sp, #60	; 0x3c
   20044:	add	ip, sp, #4
   20048:	ldr	r4, [pc, #108]	; 200bc <dcngettext@plt+0xf0a4>
   2004c:	stmia	ip!, {r0, r1, r2, r3}
   20050:	mov	r7, #10
   20054:	ldm	lr!, {r0, r1, r2, r3}
   20058:	cmp	r5, #0
   2005c:	cmpne	r6, #0
   20060:	str	r7, [sp, #4]
   20064:	stmia	ip!, {r0, r1, r2, r3}
   20068:	ldm	lr, {r0, r1, r2, r3}
   2006c:	ldr	lr, [r4]
   20070:	stm	ip, {r0, r1, r2, r3}
   20074:	str	lr, [sp, #52]	; 0x34
   20078:	beq	200b4 <dcngettext@plt+0xf09c>
   2007c:	add	r3, sp, #4
   20080:	ldr	r2, [sp, #88]	; 0x58
   20084:	mov	r1, r9
   20088:	mov	r0, r8
   2008c:	str	r6, [sp, #44]	; 0x2c
   20090:	str	r5, [sp, #48]	; 0x30
   20094:	bl	1f93c <dcngettext@plt+0xe924>
   20098:	ldr	r2, [sp, #52]	; 0x34
   2009c:	ldr	r3, [r4]
   200a0:	cmp	r2, r3
   200a4:	bne	200b0 <dcngettext@plt+0xf098>
   200a8:	add	sp, sp, #60	; 0x3c
   200ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   200b0:	bl	10e38 <__stack_chk_fail@plt>
   200b4:	bl	11000 <abort@plt>
   200b8:	andeq	r3, r3, r8, lsl #5
   200bc:	andeq	r2, r3, r8, lsl #30
   200c0:	push	{lr}		; (str lr, [sp, #-4]!)
   200c4:	sub	sp, sp, #12
   200c8:	mvn	ip, #0
   200cc:	str	ip, [sp]
   200d0:	bl	20024 <dcngettext@plt+0xf00c>
   200d4:	add	sp, sp, #12
   200d8:	pop	{pc}		; (ldr pc, [sp], #4)
   200dc:	push	{lr}		; (str lr, [sp, #-4]!)
   200e0:	sub	sp, sp, #12
   200e4:	mvn	ip, #0
   200e8:	mov	r3, r2
   200ec:	str	ip, [sp]
   200f0:	mov	r2, r1
   200f4:	mov	r1, r0
   200f8:	mov	r0, #0
   200fc:	bl	20024 <dcngettext@plt+0xf00c>
   20100:	add	sp, sp, #12
   20104:	pop	{pc}		; (ldr pc, [sp], #4)
   20108:	push	{lr}		; (str lr, [sp, #-4]!)
   2010c:	sub	sp, sp, #12
   20110:	str	r3, [sp]
   20114:	mov	r3, r2
   20118:	mov	r2, r1
   2011c:	mov	r1, r0
   20120:	mov	r0, #0
   20124:	bl	20024 <dcngettext@plt+0xf00c>
   20128:	add	sp, sp, #12
   2012c:	pop	{pc}		; (ldr pc, [sp], #4)
   20130:	ldr	r3, [pc]	; 20138 <dcngettext@plt+0xf120>
   20134:	b	1f93c <dcngettext@plt+0xe924>
   20138:	andeq	r3, r3, r8, lsl r1
   2013c:	mov	r2, r1
   20140:	ldr	r3, [pc, #8]	; 20150 <dcngettext@plt+0xf138>
   20144:	mov	r1, r0
   20148:	mov	r0, #0
   2014c:	b	1f93c <dcngettext@plt+0xe924>
   20150:	andeq	r3, r3, r8, lsl r1
   20154:	ldr	r3, [pc, #4]	; 20160 <dcngettext@plt+0xf148>
   20158:	mvn	r2, #0
   2015c:	b	1f93c <dcngettext@plt+0xe924>
   20160:	andeq	r3, r3, r8, lsl r1
   20164:	mov	r1, r0
   20168:	ldr	r3, [pc, #8]	; 20178 <dcngettext@plt+0xf160>
   2016c:	mvn	r2, #0
   20170:	mov	r0, #0
   20174:	b	1f93c <dcngettext@plt+0xe924>
   20178:	andeq	r3, r3, r8, lsl r1
   2017c:	mov	r2, #3
   20180:	mov	r1, #0
   20184:	b	20a08 <dcngettext@plt+0xf9f0>
   20188:	push	{r4, r5, r6, lr}
   2018c:	sub	sp, sp, #32
   20190:	cmp	r1, #0
   20194:	mov	r5, r0
   20198:	ldr	r4, [sp, #48]	; 0x30
   2019c:	ldr	r6, [sp, #52]	; 0x34
   201a0:	beq	20230 <dcngettext@plt+0xf218>
   201a4:	strd	r2, [sp]
   201a8:	mov	r3, r1
   201ac:	ldr	r2, [pc, #828]	; 204f0 <dcngettext@plt+0xf4d8>
   201b0:	mov	r1, #1
   201b4:	bl	10f70 <__fprintf_chk@plt>
   201b8:	mov	r2, #5
   201bc:	ldr	r1, [pc, #816]	; 204f4 <dcngettext@plt+0xf4dc>
   201c0:	mov	r0, #0
   201c4:	bl	10e2c <dcgettext@plt>
   201c8:	ldr	r3, [pc, #808]	; 204f8 <dcngettext@plt+0xf4e0>
   201cc:	ldr	r2, [pc, #808]	; 204fc <dcngettext@plt+0xf4e4>
   201d0:	str	r3, [sp]
   201d4:	mov	r1, #1
   201d8:	mov	r3, r0
   201dc:	mov	r0, r5
   201e0:	bl	10f70 <__fprintf_chk@plt>
   201e4:	ldr	r1, [pc, #788]	; 20500 <dcngettext@plt+0xf4e8>
   201e8:	mov	r2, #5
   201ec:	mov	r0, #0
   201f0:	bl	10e2c <dcgettext@plt>
   201f4:	mov	r1, r5
   201f8:	bl	10d9c <fputs_unlocked@plt>
   201fc:	cmp	r6, #9
   20200:	ldrls	pc, [pc, r6, lsl #2]
   20204:	b	204e0 <dcngettext@plt+0xf4c8>
   20208:	andeq	r0, r2, ip, ror #9
   2020c:			; <UNDEFINED> instruction: 0x000202b4
   20210:	andeq	r0, r2, r0, ror #5
   20214:	andeq	r0, r2, r4, lsl r3
   20218:	andeq	r0, r2, r0, asr r3
   2021c:	muleq	r2, r0, r3
   20220:	ldrdeq	r0, [r2], -r8
   20224:	andeq	r0, r2, r8, lsr #8
   20228:	andeq	r0, r2, r0, lsl #9
   2022c:	andeq	r0, r2, r8, asr #4
   20230:	str	r3, [sp]
   20234:	mov	r1, #1
   20238:	mov	r3, r2
   2023c:	ldr	r2, [pc, #704]	; 20504 <dcngettext@plt+0xf4ec>
   20240:	bl	10f70 <__fprintf_chk@plt>
   20244:	b	201b8 <dcngettext@plt+0xf1a0>
   20248:	ldr	r1, [pc, #696]	; 20508 <dcngettext@plt+0xf4f0>
   2024c:	mov	r2, #5
   20250:	mov	r0, #0
   20254:	bl	10e2c <dcgettext@plt>
   20258:	ldr	r2, [r4, #32]
   2025c:	ldr	r3, [r4, #28]
   20260:	ldr	r1, [r4, #24]
   20264:	str	r2, [sp, #28]
   20268:	ldr	r2, [r4, #20]
   2026c:	str	r3, [sp, #24]
   20270:	ldr	r3, [r4, #16]
   20274:	str	r1, [sp, #20]
   20278:	ldr	r1, [r4, #12]
   2027c:	str	r2, [sp, #16]
   20280:	ldr	r2, [r4, #8]
   20284:	str	r3, [sp, #12]
   20288:	ldr	r3, [r4, #4]
   2028c:	str	r1, [sp, #8]
   20290:	str	r2, [sp, #4]
   20294:	str	r3, [sp]
   20298:	mov	r1, #1
   2029c:	ldr	r3, [r4]
   202a0:	mov	r2, r0
   202a4:	mov	r0, r5
   202a8:	bl	10f70 <__fprintf_chk@plt>
   202ac:	add	sp, sp, #32
   202b0:	pop	{r4, r5, r6, pc}
   202b4:	mov	r2, #5
   202b8:	ldr	r1, [pc, #588]	; 2050c <dcngettext@plt+0xf4f4>
   202bc:	mov	r0, #0
   202c0:	bl	10e2c <dcgettext@plt>
   202c4:	ldr	r3, [r4]
   202c8:	mov	r1, #1
   202cc:	mov	r2, r0
   202d0:	mov	r0, r5
   202d4:	add	sp, sp, #32
   202d8:	pop	{r4, r5, r6, lr}
   202dc:	b	10f70 <__fprintf_chk@plt>
   202e0:	mov	r2, #5
   202e4:	ldr	r1, [pc, #548]	; 20510 <dcngettext@plt+0xf4f8>
   202e8:	mov	r0, #0
   202ec:	bl	10e2c <dcgettext@plt>
   202f0:	ldr	r2, [r4, #4]
   202f4:	ldr	r3, [r4]
   202f8:	mov	r1, #1
   202fc:	str	r2, [sp, #48]	; 0x30
   20300:	mov	r2, r0
   20304:	mov	r0, r5
   20308:	add	sp, sp, #32
   2030c:	pop	{r4, r5, r6, lr}
   20310:	b	10f70 <__fprintf_chk@plt>
   20314:	mov	r2, #5
   20318:	ldr	r1, [pc, #500]	; 20514 <dcngettext@plt+0xf4fc>
   2031c:	mov	r0, #0
   20320:	bl	10e2c <dcgettext@plt>
   20324:	ldr	r2, [r4, #8]
   20328:	ldr	r3, [r4, #4]
   2032c:	mov	r1, #1
   20330:	str	r2, [sp, #52]	; 0x34
   20334:	str	r3, [sp, #48]	; 0x30
   20338:	ldr	r3, [r4]
   2033c:	mov	r2, r0
   20340:	mov	r0, r5
   20344:	add	sp, sp, #32
   20348:	pop	{r4, r5, r6, lr}
   2034c:	b	10f70 <__fprintf_chk@plt>
   20350:	mov	r2, #5
   20354:	ldr	r1, [pc, #444]	; 20518 <dcngettext@plt+0xf500>
   20358:	mov	r0, #0
   2035c:	bl	10e2c <dcgettext@plt>
   20360:	ldr	r1, [r4, #12]
   20364:	ldr	r2, [r4, #8]
   20368:	ldr	r3, [r4, #4]
   2036c:	str	r1, [sp, #8]
   20370:	str	r2, [sp, #4]
   20374:	str	r3, [sp]
   20378:	mov	r1, #1
   2037c:	ldr	r3, [r4]
   20380:	mov	r2, r0
   20384:	mov	r0, r5
   20388:	bl	10f70 <__fprintf_chk@plt>
   2038c:	b	202ac <dcngettext@plt+0xf294>
   20390:	mov	r2, #5
   20394:	ldr	r1, [pc, #384]	; 2051c <dcngettext@plt+0xf504>
   20398:	mov	r0, #0
   2039c:	bl	10e2c <dcgettext@plt>
   203a0:	ldr	r3, [r4, #16]
   203a4:	ldr	r1, [r4, #12]
   203a8:	ldr	r2, [r4, #8]
   203ac:	str	r3, [sp, #12]
   203b0:	ldr	r3, [r4, #4]
   203b4:	str	r1, [sp, #8]
   203b8:	str	r2, [sp, #4]
   203bc:	str	r3, [sp]
   203c0:	mov	r1, #1
   203c4:	ldr	r3, [r4]
   203c8:	mov	r2, r0
   203cc:	mov	r0, r5
   203d0:	bl	10f70 <__fprintf_chk@plt>
   203d4:	b	202ac <dcngettext@plt+0xf294>
   203d8:	mov	r2, #5
   203dc:	ldr	r1, [pc, #316]	; 20520 <dcngettext@plt+0xf508>
   203e0:	mov	r0, #0
   203e4:	bl	10e2c <dcgettext@plt>
   203e8:	ldr	r2, [r4, #20]
   203ec:	ldr	r3, [r4, #16]
   203f0:	ldr	r1, [r4, #12]
   203f4:	str	r2, [sp, #16]
   203f8:	ldr	r2, [r4, #8]
   203fc:	str	r3, [sp, #12]
   20400:	ldr	r3, [r4, #4]
   20404:	str	r1, [sp, #8]
   20408:	str	r2, [sp, #4]
   2040c:	str	r3, [sp]
   20410:	mov	r1, #1
   20414:	ldr	r3, [r4]
   20418:	mov	r2, r0
   2041c:	mov	r0, r5
   20420:	bl	10f70 <__fprintf_chk@plt>
   20424:	b	202ac <dcngettext@plt+0xf294>
   20428:	mov	r2, #5
   2042c:	ldr	r1, [pc, #240]	; 20524 <dcngettext@plt+0xf50c>
   20430:	mov	r0, #0
   20434:	bl	10e2c <dcgettext@plt>
   20438:	ldr	r1, [r4, #24]
   2043c:	ldr	r2, [r4, #20]
   20440:	ldr	r3, [r4, #16]
   20444:	str	r1, [sp, #20]
   20448:	ldr	r1, [r4, #12]
   2044c:	str	r2, [sp, #16]
   20450:	ldr	r2, [r4, #8]
   20454:	str	r3, [sp, #12]
   20458:	ldr	r3, [r4, #4]
   2045c:	str	r1, [sp, #8]
   20460:	str	r2, [sp, #4]
   20464:	str	r3, [sp]
   20468:	mov	r1, #1
   2046c:	ldr	r3, [r4]
   20470:	mov	r2, r0
   20474:	mov	r0, r5
   20478:	bl	10f70 <__fprintf_chk@plt>
   2047c:	b	202ac <dcngettext@plt+0xf294>
   20480:	mov	r2, #5
   20484:	ldr	r1, [pc, #156]	; 20528 <dcngettext@plt+0xf510>
   20488:	mov	r0, #0
   2048c:	bl	10e2c <dcgettext@plt>
   20490:	ldr	r3, [r4, #28]
   20494:	ldr	r1, [r4, #24]
   20498:	ldr	r2, [r4, #20]
   2049c:	str	r3, [sp, #24]
   204a0:	ldr	r3, [r4, #16]
   204a4:	str	r1, [sp, #20]
   204a8:	ldr	r1, [r4, #12]
   204ac:	str	r2, [sp, #16]
   204b0:	ldr	r2, [r4, #8]
   204b4:	str	r3, [sp, #12]
   204b8:	ldr	r3, [r4, #4]
   204bc:	str	r1, [sp, #8]
   204c0:	str	r2, [sp, #4]
   204c4:	str	r3, [sp]
   204c8:	mov	r1, #1
   204cc:	ldr	r3, [r4]
   204d0:	mov	r2, r0
   204d4:	mov	r0, r5
   204d8:	bl	10f70 <__fprintf_chk@plt>
   204dc:	b	202ac <dcngettext@plt+0xf294>
   204e0:	mov	r2, #5
   204e4:	ldr	r1, [pc, #64]	; 2052c <dcngettext@plt+0xf514>
   204e8:	b	20250 <dcngettext@plt+0xf238>
   204ec:	bl	11000 <abort@plt>
   204f0:	andeq	r2, r2, r8, asr r0
   204f4:	andeq	r2, r2, ip, rrx
   204f8:	andeq	r0, r0, r2, ror #15
   204fc:	andeq	r2, r2, r0, asr #6
   20500:	andeq	r2, r2, r0, ror r0
   20504:	andeq	r2, r2, r4, rrx
   20508:	andeq	r2, r2, r8, asr #4
   2050c:	andeq	r2, r2, ip, lsr r1
   20510:	andeq	r2, r2, ip, asr #2
   20514:	andeq	r2, r2, r4, ror #2
   20518:	andeq	r2, r2, r0, lsl #3
   2051c:	andeq	r2, r2, r0, lsr #3
   20520:	andeq	r2, r2, r4, asr #3
   20524:	andeq	r2, r2, ip, ror #3
   20528:	andeq	r2, r2, r8, lsl r2
   2052c:	andeq	r2, r2, ip, ror r2
   20530:	push	{r4, r5, lr}
   20534:	sub	sp, sp, #12
   20538:	ldr	r5, [sp, #24]
   2053c:	ldr	ip, [r5]
   20540:	cmp	ip, #0
   20544:	beq	20560 <dcngettext@plt+0xf548>
   20548:	mov	lr, r5
   2054c:	mov	ip, #0
   20550:	ldr	r4, [lr, #4]!
   20554:	add	ip, ip, #1
   20558:	cmp	r4, #0
   2055c:	bne	20550 <dcngettext@plt+0xf538>
   20560:	stm	sp, {r5, ip}
   20564:	bl	20188 <dcngettext@plt+0xf170>
   20568:	add	sp, sp, #12
   2056c:	pop	{r4, r5, pc}
   20570:	push	{r4, r5, r6, lr}
   20574:	sub	sp, sp, #56	; 0x38
   20578:	ldr	r6, [pc, #88]	; 205d8 <dcngettext@plt+0xf5c0>
   2057c:	ldr	r5, [sp, #72]	; 0x48
   20580:	add	r4, sp, #8
   20584:	ldr	ip, [r6]
   20588:	str	ip, [sp, #52]	; 0x34
   2058c:	mov	ip, #0
   20590:	ldr	lr, [r5], #4
   20594:	cmp	lr, #0
   20598:	str	lr, [r4, #4]!
   2059c:	beq	205ac <dcngettext@plt+0xf594>
   205a0:	add	ip, ip, #1
   205a4:	cmp	ip, #10
   205a8:	bne	20590 <dcngettext@plt+0xf578>
   205ac:	add	lr, sp, #12
   205b0:	str	ip, [sp, #4]
   205b4:	str	lr, [sp]
   205b8:	bl	20188 <dcngettext@plt+0xf170>
   205bc:	ldr	r2, [sp, #52]	; 0x34
   205c0:	ldr	r3, [r6]
   205c4:	cmp	r2, r3
   205c8:	bne	205d4 <dcngettext@plt+0xf5bc>
   205cc:	add	sp, sp, #56	; 0x38
   205d0:	pop	{r4, r5, r6, pc}
   205d4:	bl	10e38 <__stack_chk_fail@plt>
   205d8:	andeq	r2, r3, r8, lsl #30
   205dc:	push	{r3}		; (str r3, [sp, #-4]!)
   205e0:	mov	ip, #0
   205e4:	push	{r4, r5, r6, lr}
   205e8:	sub	sp, sp, #60	; 0x3c
   205ec:	ldr	r6, [pc, #100]	; 20658 <dcngettext@plt+0xf640>
   205f0:	add	r5, sp, #8
   205f4:	add	r4, sp, #80	; 0x50
   205f8:	ldr	r3, [r6]
   205fc:	str	r4, [sp, #8]
   20600:	str	r3, [sp, #52]	; 0x34
   20604:	ldr	r3, [sp, #76]	; 0x4c
   20608:	ldr	lr, [r4], #4
   2060c:	cmp	lr, #0
   20610:	str	lr, [r5, #4]!
   20614:	beq	20624 <dcngettext@plt+0xf60c>
   20618:	add	ip, ip, #1
   2061c:	cmp	ip, #10
   20620:	bne	20608 <dcngettext@plt+0xf5f0>
   20624:	add	lr, sp, #12
   20628:	str	ip, [sp, #4]
   2062c:	str	lr, [sp]
   20630:	bl	20188 <dcngettext@plt+0xf170>
   20634:	ldr	r2, [sp, #52]	; 0x34
   20638:	ldr	r3, [r6]
   2063c:	cmp	r2, r3
   20640:	bne	20654 <dcngettext@plt+0xf63c>
   20644:	add	sp, sp, #60	; 0x3c
   20648:	pop	{r4, r5, r6, lr}
   2064c:	add	sp, sp, #4
   20650:	bx	lr
   20654:	bl	10e38 <__stack_chk_fail@plt>
   20658:	andeq	r2, r3, r8, lsl #30
   2065c:	push	{r4, lr}
   20660:	mov	r2, #5
   20664:	ldr	r1, [pc, #88]	; 206c4 <dcngettext@plt+0xf6ac>
   20668:	mov	r0, #0
   2066c:	bl	10e2c <dcgettext@plt>
   20670:	ldr	r2, [pc, #80]	; 206c8 <dcngettext@plt+0xf6b0>
   20674:	mov	r1, r0
   20678:	mov	r0, #1
   2067c:	bl	10f58 <__printf_chk@plt>
   20680:	mov	r2, #5
   20684:	ldr	r1, [pc, #64]	; 206cc <dcngettext@plt+0xf6b4>
   20688:	mov	r0, #0
   2068c:	bl	10e2c <dcgettext@plt>
   20690:	ldr	r3, [pc, #56]	; 206d0 <dcngettext@plt+0xf6b8>
   20694:	ldr	r2, [pc, #56]	; 206d4 <dcngettext@plt+0xf6bc>
   20698:	mov	r1, r0
   2069c:	mov	r0, #1
   206a0:	bl	10f58 <__printf_chk@plt>
   206a4:	ldr	r1, [pc, #44]	; 206d8 <dcngettext@plt+0xf6c0>
   206a8:	mov	r2, #5
   206ac:	mov	r0, #0
   206b0:	bl	10e2c <dcgettext@plt>
   206b4:	ldr	r3, [pc, #32]	; 206dc <dcngettext@plt+0xf6c4>
   206b8:	pop	{r4, lr}
   206bc:	ldr	r1, [r3]
   206c0:	b	10d9c <fputs_unlocked@plt>
   206c4:			; <UNDEFINED> instruction: 0x000222b8
   206c8:	ldrdeq	r2, [r2], -r0
   206cc:	andeq	r2, r2, r8, ror #5
   206d0:	andeq	r1, r2, r8, ror r8
   206d4:	andeq	r1, r2, r0, lsr #17
   206d8:	strdeq	r2, [r2], -ip
   206dc:	andeq	r3, r3, r4, ror #2
   206e0:	push	{r4, lr}
   206e4:	mov	r4, r0
   206e8:	bl	10eb0 <malloc@plt>
   206ec:	adds	r4, r4, #0
   206f0:	movne	r4, #1
   206f4:	cmp	r0, #0
   206f8:	movne	r4, #0
   206fc:	cmp	r4, #0
   20700:	popeq	{r4, pc}
   20704:	bl	20928 <dcngettext@plt+0xf910>
   20708:	push	{r4, r5, r6, lr}
   2070c:	umull	r4, r5, r0, r1
   20710:	adds	r3, r5, #0
   20714:	movne	r3, #1
   20718:	cmp	r4, #0
   2071c:	blt	20734 <dcngettext@plt+0xf71c>
   20720:	cmp	r3, #0
   20724:	bne	20734 <dcngettext@plt+0xf71c>
   20728:	mul	r0, r1, r0
   2072c:	pop	{r4, r5, r6, lr}
   20730:	b	206e0 <dcngettext@plt+0xf6c8>
   20734:	bl	20928 <dcngettext@plt+0xf910>
   20738:	b	206e0 <dcngettext@plt+0xf6c8>
   2073c:	adds	r3, r0, #0
   20740:	movne	r3, #1
   20744:	cmp	r1, #0
   20748:	movne	r3, #0
   2074c:	cmp	r3, #0
   20750:	push	{r4, lr}
   20754:	bne	2077c <dcngettext@plt+0xf764>
   20758:	mov	r4, r1
   2075c:	bl	10e44 <realloc@plt>
   20760:	adds	r4, r4, #0
   20764:	movne	r4, #1
   20768:	cmp	r0, #0
   2076c:	movne	r4, #0
   20770:	cmp	r4, #0
   20774:	popeq	{r4, pc}
   20778:	bl	20928 <dcngettext@plt+0xf910>
   2077c:	bl	10de4 <free@plt>
   20780:	mov	r0, #0
   20784:	pop	{r4, pc}
   20788:	push	{r4, r5, r6, lr}
   2078c:	umull	r4, r5, r1, r2
   20790:	adds	r3, r5, #0
   20794:	movne	r3, #1
   20798:	cmp	r4, #0
   2079c:	blt	207b4 <dcngettext@plt+0xf79c>
   207a0:	cmp	r3, #0
   207a4:	bne	207b4 <dcngettext@plt+0xf79c>
   207a8:	mul	r1, r2, r1
   207ac:	pop	{r4, r5, r6, lr}
   207b0:	b	2073c <dcngettext@plt+0xf724>
   207b4:	bl	20928 <dcngettext@plt+0xf910>
   207b8:	push	{r4, r5, r6, r7, r8, lr}
   207bc:	subs	r7, r0, #0
   207c0:	mov	r6, r1
   207c4:	mov	r5, r2
   207c8:	ldr	r4, [r1]
   207cc:	beq	20800 <dcngettext@plt+0xf7e8>
   207d0:	mov	r1, r2
   207d4:	ldr	r0, [pc, #104]	; 20844 <dcngettext@plt+0xf82c>
   207d8:	bl	20dc8 <dcngettext@plt+0xfdb0>
   207dc:	cmp	r0, r4
   207e0:	bls	20824 <dcngettext@plt+0xf80c>
   207e4:	add	r3, r4, #1
   207e8:	add	r4, r3, r4, lsr #1
   207ec:	str	r4, [r6]
   207f0:	mul	r1, r5, r4
   207f4:	mov	r0, r7
   207f8:	pop	{r4, r5, r6, r7, r8, lr}
   207fc:	b	2073c <dcngettext@plt+0xf724>
   20800:	cmp	r4, #0
   20804:	beq	20828 <dcngettext@plt+0xf810>
   20808:	umull	r0, r1, r4, r5
   2080c:	adds	r3, r1, #0
   20810:	movne	r3, #1
   20814:	cmp	r0, #0
   20818:	blt	20824 <dcngettext@plt+0xf80c>
   2081c:	cmp	r3, #0
   20820:	beq	207ec <dcngettext@plt+0xf7d4>
   20824:	bl	20928 <dcngettext@plt+0xf910>
   20828:	mov	r1, r2
   2082c:	mov	r0, #64	; 0x40
   20830:	bl	20dc8 <dcngettext@plt+0xfdb0>
   20834:	cmp	r5, #64	; 0x40
   20838:	movls	r4, r0
   2083c:	addhi	r4, r0, #1
   20840:	b	20808 <dcngettext@plt+0xf7f0>
   20844:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   20848:	cmp	r0, #0
   2084c:	ldr	r3, [r1]
   20850:	beq	20874 <dcngettext@plt+0xf85c>
   20854:	ldr	r2, [pc, #60]	; 20898 <dcngettext@plt+0xf880>
   20858:	cmp	r3, r2
   2085c:	bhi	20890 <dcngettext@plt+0xf878>
   20860:	add	r2, r3, #1
   20864:	add	r3, r2, r3, lsr #1
   20868:	str	r3, [r1]
   2086c:	mov	r1, r3
   20870:	b	2073c <dcngettext@plt+0xf724>
   20874:	cmp	r3, #0
   20878:	bne	2088c <dcngettext@plt+0xf874>
   2087c:	mov	r3, #64	; 0x40
   20880:	str	r3, [r1]
   20884:	mov	r1, r3
   20888:	b	2073c <dcngettext@plt+0xf724>
   2088c:	bge	20868 <dcngettext@plt+0xf850>
   20890:	push	{r4, lr}
   20894:	bl	20928 <dcngettext@plt+0xf910>
   20898:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   2089c:	push	{r4, lr}
   208a0:	mov	r4, r0
   208a4:	bl	206e0 <dcngettext@plt+0xf6c8>
   208a8:	mov	r2, r4
   208ac:	mov	r1, #0
   208b0:	pop	{r4, lr}
   208b4:	b	10f4c <memset@plt>
   208b8:	push	{r4, r5, r6, lr}
   208bc:	umull	r4, r5, r0, r1
   208c0:	adds	r3, r5, #0
   208c4:	movne	r3, #1
   208c8:	cmp	r4, #0
   208cc:	blt	208e4 <dcngettext@plt+0xf8cc>
   208d0:	cmp	r3, #0
   208d4:	bne	208e4 <dcngettext@plt+0xf8cc>
   208d8:	bl	10d90 <calloc@plt>
   208dc:	cmp	r0, #0
   208e0:	popne	{r4, r5, r6, pc}
   208e4:	bl	20928 <dcngettext@plt+0xf910>
   208e8:	push	{r4, r5, r6, lr}
   208ec:	mov	r4, r1
   208f0:	mov	r5, r0
   208f4:	mov	r0, r1
   208f8:	bl	206e0 <dcngettext@plt+0xf6c8>
   208fc:	mov	r2, r4
   20900:	mov	r1, r5
   20904:	pop	{r4, r5, r6, lr}
   20908:	b	10dfc <memcpy@plt>
   2090c:	push	{r4, lr}
   20910:	mov	r4, r0
   20914:	bl	10f10 <strlen@plt>
   20918:	add	r1, r0, #1
   2091c:	mov	r0, r4
   20920:	pop	{r4, lr}
   20924:	b	208e8 <dcngettext@plt+0xf8d0>
   20928:	ldr	r3, [pc, #44]	; 2095c <dcngettext@plt+0xf944>
   2092c:	push	{r4, lr}
   20930:	mov	r2, #5
   20934:	ldr	r1, [pc, #36]	; 20960 <dcngettext@plt+0xf948>
   20938:	mov	r0, #0
   2093c:	ldr	r4, [r3]
   20940:	bl	10e2c <dcgettext@plt>
   20944:	ldr	r2, [pc, #24]	; 20964 <dcngettext@plt+0xf94c>
   20948:	mov	r1, #0
   2094c:	mov	r3, r0
   20950:	mov	r0, r4
   20954:	bl	10ea4 <error@plt>
   20958:	bl	11000 <abort@plt>
   2095c:	andeq	r3, r3, r4, lsl #2
   20960:	andeq	r2, r2, r0, ror r3
   20964:			; <UNDEFINED> instruction: 0x00021eb8
   20968:	push	{r4, r5, lr}
   2096c:	sub	sp, sp, #12
   20970:	mov	r4, r0
   20974:	bl	10f64 <fileno@plt>
   20978:	cmp	r0, #0
   2097c:	mov	r0, r4
   20980:	blt	209fc <dcngettext@plt+0xf9e4>
   20984:	bl	10ec8 <__freading@plt>
   20988:	cmp	r0, #0
   2098c:	bne	209c8 <dcngettext@plt+0xf9b0>
   20990:	mov	r0, r4
   20994:	bl	20b54 <dcngettext@plt+0xfb3c>
   20998:	cmp	r0, #0
   2099c:	beq	209f8 <dcngettext@plt+0xf9e0>
   209a0:	bl	10f28 <__errno_location@plt>
   209a4:	mov	r5, r0
   209a8:	mov	r0, r4
   209ac:	ldr	r4, [r5]
   209b0:	bl	10f7c <fclose@plt>
   209b4:	cmp	r4, #0
   209b8:	mvnne	r0, #0
   209bc:	strne	r4, [r5]
   209c0:	add	sp, sp, #12
   209c4:	pop	{r4, r5, pc}
   209c8:	mov	r0, r4
   209cc:	bl	10f64 <fileno@plt>
   209d0:	mov	r3, #1
   209d4:	str	r3, [sp]
   209d8:	mov	r2, #0
   209dc:	mov	r3, #0
   209e0:	bl	10e74 <lseek64@plt>
   209e4:	mvn	r3, #0
   209e8:	mvn	r2, #0
   209ec:	cmp	r1, r3
   209f0:	cmpeq	r0, r2
   209f4:	bne	20990 <dcngettext@plt+0xf978>
   209f8:	mov	r0, r4
   209fc:	add	sp, sp, #12
   20a00:	pop	{r4, r5, lr}
   20a04:	b	10f7c <fclose@plt>
   20a08:	push	{r1, r2, r3}
   20a0c:	push	{r4, r5, r6, r7, r8, lr}
   20a10:	sub	sp, sp, #12
   20a14:	ldr	r4, [pc, #300]	; 20b48 <dcngettext@plt+0xfb30>
   20a18:	ldr	r3, [pc, #300]	; 20b4c <dcngettext@plt+0xfb34>
   20a1c:	ldr	r1, [sp, #36]	; 0x24
   20a20:	ldr	r2, [r4]
   20a24:	cmp	r1, r3
   20a28:	add	r3, sp, #40	; 0x28
   20a2c:	str	r2, [sp, #4]
   20a30:	str	r3, [sp]
   20a34:	bne	20b00 <dcngettext@plt+0xfae8>
   20a38:	ldr	r6, [pc, #272]	; 20b50 <dcngettext@plt+0xfb38>
   20a3c:	add	r3, sp, #44	; 0x2c
   20a40:	str	r3, [sp]
   20a44:	ldr	r3, [r6]
   20a48:	ldr	r7, [sp, #40]	; 0x28
   20a4c:	cmp	r3, #0
   20a50:	blt	20a94 <dcngettext@plt+0xfa7c>
   20a54:	mov	r2, r7
   20a58:	mov	r8, r0
   20a5c:	bl	10f94 <fcntl64@plt>
   20a60:	subs	r5, r0, #0
   20a64:	blt	20b10 <dcngettext@plt+0xfaf8>
   20a68:	mov	r3, #1
   20a6c:	str	r3, [r6]
   20a70:	ldr	r2, [sp, #4]
   20a74:	ldr	r3, [r4]
   20a78:	mov	r0, r5
   20a7c:	cmp	r2, r3
   20a80:	bne	20b44 <dcngettext@plt+0xfb2c>
   20a84:	add	sp, sp, #12
   20a88:	pop	{r4, r5, r6, r7, r8, lr}
   20a8c:	add	sp, sp, #12
   20a90:	bx	lr
   20a94:	mov	r2, r7
   20a98:	mov	r1, #0
   20a9c:	bl	20a08 <dcngettext@plt+0xf9f0>
   20aa0:	subs	r5, r0, #0
   20aa4:	blt	20a70 <dcngettext@plt+0xfa58>
   20aa8:	ldr	r3, [r6]
   20aac:	cmn	r3, #1
   20ab0:	bne	20a70 <dcngettext@plt+0xfa58>
   20ab4:	mov	r1, #1
   20ab8:	mov	r0, r5
   20abc:	bl	10f94 <fcntl64@plt>
   20ac0:	subs	r2, r0, #0
   20ac4:	blt	20ae0 <dcngettext@plt+0xfac8>
   20ac8:	orr	r2, r2, #1
   20acc:	mov	r1, #2
   20ad0:	mov	r0, r5
   20ad4:	bl	10f94 <fcntl64@plt>
   20ad8:	cmn	r0, #1
   20adc:	bne	20a70 <dcngettext@plt+0xfa58>
   20ae0:	bl	10f28 <__errno_location@plt>
   20ae4:	mov	r6, r0
   20ae8:	mov	r0, r5
   20aec:	ldr	r7, [r6]
   20af0:	mvn	r5, #0
   20af4:	bl	1100c <close@plt>
   20af8:	str	r7, [r6]
   20afc:	b	20a70 <dcngettext@plt+0xfa58>
   20b00:	ldr	r2, [sp, #40]	; 0x28
   20b04:	bl	10f94 <fcntl64@plt>
   20b08:	mov	r5, r0
   20b0c:	b	20a70 <dcngettext@plt+0xfa58>
   20b10:	bl	10f28 <__errno_location@plt>
   20b14:	ldr	r3, [r0]
   20b18:	cmp	r3, #22
   20b1c:	bne	20a68 <dcngettext@plt+0xfa50>
   20b20:	mov	r2, r7
   20b24:	mov	r0, r8
   20b28:	mov	r1, #0
   20b2c:	bl	20a08 <dcngettext@plt+0xf9f0>
   20b30:	subs	r5, r0, #0
   20b34:	mvnge	r3, #0
   20b38:	strge	r3, [r6]
   20b3c:	bge	20ab4 <dcngettext@plt+0xfa9c>
   20b40:	b	20a70 <dcngettext@plt+0xfa58>
   20b44:	bl	10e38 <__stack_chk_fail@plt>
   20b48:	andeq	r2, r3, r8, lsl #30
   20b4c:	andeq	r0, r0, r6, lsl #8
   20b50:			; <UNDEFINED> instruction: 0x000332b8
   20b54:	push	{r4, lr}
   20b58:	subs	r4, r0, #0
   20b5c:	sub	sp, sp, #8
   20b60:	beq	20b7c <dcngettext@plt+0xfb64>
   20b64:	bl	10ec8 <__freading@plt>
   20b68:	cmp	r0, #0
   20b6c:	beq	20b7c <dcngettext@plt+0xfb64>
   20b70:	ldr	r3, [r4]
   20b74:	tst	r3, #256	; 0x100
   20b78:	bne	20b8c <dcngettext@plt+0xfb74>
   20b7c:	mov	r0, r4
   20b80:	add	sp, sp, #8
   20b84:	pop	{r4, lr}
   20b88:	b	10dd8 <fflush@plt>
   20b8c:	mov	r3, #1
   20b90:	str	r3, [sp]
   20b94:	mov	r2, #0
   20b98:	mov	r3, #0
   20b9c:	mov	r0, r4
   20ba0:	bl	20bb4 <dcngettext@plt+0xfb9c>
   20ba4:	mov	r0, r4
   20ba8:	add	sp, sp, #8
   20bac:	pop	{r4, lr}
   20bb0:	b	10dd8 <fflush@plt>
   20bb4:	push	{r4, r5, r6, r7, r8, lr}
   20bb8:	sub	sp, sp, #8
   20bbc:	ldmib	r0, {ip, lr}
   20bc0:	mov	r4, r0
   20bc4:	ldr	r5, [sp, #32]
   20bc8:	cmp	lr, ip
   20bcc:	beq	20be4 <dcngettext@plt+0xfbcc>
   20bd0:	str	r5, [sp, #32]
   20bd4:	mov	r0, r4
   20bd8:	add	sp, sp, #8
   20bdc:	pop	{r4, r5, r6, r7, r8, lr}
   20be0:	b	10f88 <fseeko64@plt>
   20be4:	ldr	lr, [r0, #20]
   20be8:	ldr	ip, [r0, #16]
   20bec:	cmp	lr, ip
   20bf0:	bne	20bd0 <dcngettext@plt+0xfbb8>
   20bf4:	ldr	r8, [r0, #36]	; 0x24
   20bf8:	cmp	r8, #0
   20bfc:	bne	20bd0 <dcngettext@plt+0xfbb8>
   20c00:	mov	r6, r2
   20c04:	mov	r7, r3
   20c08:	bl	10f64 <fileno@plt>
   20c0c:	mov	r2, r6
   20c10:	mov	r3, r7
   20c14:	str	r5, [sp]
   20c18:	bl	10e74 <lseek64@plt>
   20c1c:	mvn	r3, #0
   20c20:	mvn	r2, #0
   20c24:	cmp	r1, r3
   20c28:	cmpeq	r0, r2
   20c2c:	beq	20c4c <dcngettext@plt+0xfc34>
   20c30:	ldr	r3, [r4]
   20c34:	strd	r0, [r4, #80]	; 0x50
   20c38:	mov	r0, r8
   20c3c:	bic	r3, r3, #16
   20c40:	str	r3, [r4]
   20c44:	add	sp, sp, #8
   20c48:	pop	{r4, r5, r6, r7, r8, pc}
   20c4c:	mvn	r0, #0
   20c50:	b	20c44 <dcngettext@plt+0xfc2c>
   20c54:	push	{r4, r5, r6, r7, r8, lr}
   20c58:	subs	r7, r0, #0
   20c5c:	ldr	r5, [pc, #108]	; 20cd0 <dcngettext@plt+0xfcb8>
   20c60:	sub	sp, sp, #8
   20c64:	mov	r8, r1
   20c68:	ldr	r1, [r5]
   20c6c:	moveq	r7, sp
   20c70:	str	r1, [sp, #4]
   20c74:	mov	r0, r7
   20c78:	mov	r1, r8
   20c7c:	mov	r6, r2
   20c80:	bl	10e98 <mbrtowc@plt>
   20c84:	cmp	r6, #0
   20c88:	cmnne	r0, #3
   20c8c:	mov	r4, r0
   20c90:	bhi	20cb0 <dcngettext@plt+0xfc98>
   20c94:	ldr	r2, [sp, #4]
   20c98:	ldr	r3, [r5]
   20c9c:	mov	r0, r4
   20ca0:	cmp	r2, r3
   20ca4:	bne	20ccc <dcngettext@plt+0xfcb4>
   20ca8:	add	sp, sp, #8
   20cac:	pop	{r4, r5, r6, r7, r8, pc}
   20cb0:	mov	r0, #0
   20cb4:	bl	20d48 <dcngettext@plt+0xfd30>
   20cb8:	cmp	r0, #0
   20cbc:	moveq	r4, #1
   20cc0:	ldrbeq	r3, [r8]
   20cc4:	streq	r3, [r7]
   20cc8:	b	20c94 <dcngettext@plt+0xfc7c>
   20ccc:	bl	10e38 <__stack_chk_fail@plt>
   20cd0:	andeq	r2, r3, r8, lsl #30
   20cd4:	push	{r4, r5, r6, lr}
   20cd8:	mov	r4, r0
   20cdc:	bl	10e8c <__fpending@plt>
   20ce0:	ldr	r5, [r4]
   20ce4:	and	r5, r5, #32
   20ce8:	mov	r6, r0
   20cec:	mov	r0, r4
   20cf0:	bl	20968 <dcngettext@plt+0xf950>
   20cf4:	cmp	r5, #0
   20cf8:	mov	r4, r0
   20cfc:	bne	20d28 <dcngettext@plt+0xfd10>
   20d00:	cmp	r0, #0
   20d04:	beq	20d20 <dcngettext@plt+0xfd08>
   20d08:	cmp	r6, #0
   20d0c:	bne	20d40 <dcngettext@plt+0xfd28>
   20d10:	bl	10f28 <__errno_location@plt>
   20d14:	ldr	r4, [r0]
   20d18:	subs	r4, r4, #9
   20d1c:	mvnne	r4, #0
   20d20:	mov	r0, r4
   20d24:	pop	{r4, r5, r6, pc}
   20d28:	cmp	r0, #0
   20d2c:	bne	20d40 <dcngettext@plt+0xfd28>
   20d30:	bl	10f28 <__errno_location@plt>
   20d34:	str	r4, [r0]
   20d38:	mvn	r4, #0
   20d3c:	b	20d20 <dcngettext@plt+0xfd08>
   20d40:	mvn	r4, #0
   20d44:	b	20d20 <dcngettext@plt+0xfd08>
   20d48:	push	{r4, lr}
   20d4c:	mov	r1, #0
   20d50:	bl	10fac <setlocale@plt>
   20d54:	subs	r4, r0, #0
   20d58:	beq	20d84 <dcngettext@plt+0xfd6c>
   20d5c:	ldr	r1, [pc, #40]	; 20d8c <dcngettext@plt+0xfd74>
   20d60:	bl	10dc0 <strcmp@plt>
   20d64:	cmp	r0, #0
   20d68:	popeq	{r4, pc}
   20d6c:	mov	r0, r4
   20d70:	ldr	r1, [pc, #24]	; 20d90 <dcngettext@plt+0xfd78>
   20d74:	bl	10dc0 <strcmp@plt>
   20d78:	adds	r0, r0, #0
   20d7c:	movne	r0, #1
   20d80:	pop	{r4, pc}
   20d84:	mov	r0, #1
   20d88:	pop	{r4, pc}
   20d8c:	andeq	r2, r2, r4, lsl #7
   20d90:	andeq	r2, r2, r8, lsl #7
   20d94:	push	{r4, lr}
   20d98:	mov	r0, #14
   20d9c:	bl	10fc4 <nl_langinfo@plt>
   20da0:	cmp	r0, #0
   20da4:	beq	20dbc <dcngettext@plt+0xfda4>
   20da8:	ldrb	r2, [r0]
   20dac:	ldr	r3, [pc, #16]	; 20dc4 <dcngettext@plt+0xfdac>
   20db0:	cmp	r2, #0
   20db4:	moveq	r0, r3
   20db8:	pop	{r4, pc}
   20dbc:	ldr	r0, [pc]	; 20dc4 <dcngettext@plt+0xfdac>
   20dc0:	pop	{r4, pc}
   20dc4:	muleq	r2, r0, r3
   20dc8:	subs	r2, r1, #1
   20dcc:	bxeq	lr
   20dd0:	bcc	20fa8 <dcngettext@plt+0xff90>
   20dd4:	cmp	r0, r1
   20dd8:	bls	20f8c <dcngettext@plt+0xff74>
   20ddc:	tst	r1, r2
   20de0:	beq	20f98 <dcngettext@plt+0xff80>
   20de4:	clz	r3, r0
   20de8:	clz	r2, r1
   20dec:	sub	r3, r2, r3
   20df0:	rsbs	r3, r3, #31
   20df4:	addne	r3, r3, r3, lsl #1
   20df8:	mov	r2, #0
   20dfc:	addne	pc, pc, r3, lsl #2
   20e00:	nop			; (mov r0, r0)
   20e04:	cmp	r0, r1, lsl #31
   20e08:	adc	r2, r2, r2
   20e0c:	subcs	r0, r0, r1, lsl #31
   20e10:	cmp	r0, r1, lsl #30
   20e14:	adc	r2, r2, r2
   20e18:	subcs	r0, r0, r1, lsl #30
   20e1c:	cmp	r0, r1, lsl #29
   20e20:	adc	r2, r2, r2
   20e24:	subcs	r0, r0, r1, lsl #29
   20e28:	cmp	r0, r1, lsl #28
   20e2c:	adc	r2, r2, r2
   20e30:	subcs	r0, r0, r1, lsl #28
   20e34:	cmp	r0, r1, lsl #27
   20e38:	adc	r2, r2, r2
   20e3c:	subcs	r0, r0, r1, lsl #27
   20e40:	cmp	r0, r1, lsl #26
   20e44:	adc	r2, r2, r2
   20e48:	subcs	r0, r0, r1, lsl #26
   20e4c:	cmp	r0, r1, lsl #25
   20e50:	adc	r2, r2, r2
   20e54:	subcs	r0, r0, r1, lsl #25
   20e58:	cmp	r0, r1, lsl #24
   20e5c:	adc	r2, r2, r2
   20e60:	subcs	r0, r0, r1, lsl #24
   20e64:	cmp	r0, r1, lsl #23
   20e68:	adc	r2, r2, r2
   20e6c:	subcs	r0, r0, r1, lsl #23
   20e70:	cmp	r0, r1, lsl #22
   20e74:	adc	r2, r2, r2
   20e78:	subcs	r0, r0, r1, lsl #22
   20e7c:	cmp	r0, r1, lsl #21
   20e80:	adc	r2, r2, r2
   20e84:	subcs	r0, r0, r1, lsl #21
   20e88:	cmp	r0, r1, lsl #20
   20e8c:	adc	r2, r2, r2
   20e90:	subcs	r0, r0, r1, lsl #20
   20e94:	cmp	r0, r1, lsl #19
   20e98:	adc	r2, r2, r2
   20e9c:	subcs	r0, r0, r1, lsl #19
   20ea0:	cmp	r0, r1, lsl #18
   20ea4:	adc	r2, r2, r2
   20ea8:	subcs	r0, r0, r1, lsl #18
   20eac:	cmp	r0, r1, lsl #17
   20eb0:	adc	r2, r2, r2
   20eb4:	subcs	r0, r0, r1, lsl #17
   20eb8:	cmp	r0, r1, lsl #16
   20ebc:	adc	r2, r2, r2
   20ec0:	subcs	r0, r0, r1, lsl #16
   20ec4:	cmp	r0, r1, lsl #15
   20ec8:	adc	r2, r2, r2
   20ecc:	subcs	r0, r0, r1, lsl #15
   20ed0:	cmp	r0, r1, lsl #14
   20ed4:	adc	r2, r2, r2
   20ed8:	subcs	r0, r0, r1, lsl #14
   20edc:	cmp	r0, r1, lsl #13
   20ee0:	adc	r2, r2, r2
   20ee4:	subcs	r0, r0, r1, lsl #13
   20ee8:	cmp	r0, r1, lsl #12
   20eec:	adc	r2, r2, r2
   20ef0:	subcs	r0, r0, r1, lsl #12
   20ef4:	cmp	r0, r1, lsl #11
   20ef8:	adc	r2, r2, r2
   20efc:	subcs	r0, r0, r1, lsl #11
   20f00:	cmp	r0, r1, lsl #10
   20f04:	adc	r2, r2, r2
   20f08:	subcs	r0, r0, r1, lsl #10
   20f0c:	cmp	r0, r1, lsl #9
   20f10:	adc	r2, r2, r2
   20f14:	subcs	r0, r0, r1, lsl #9
   20f18:	cmp	r0, r1, lsl #8
   20f1c:	adc	r2, r2, r2
   20f20:	subcs	r0, r0, r1, lsl #8
   20f24:	cmp	r0, r1, lsl #7
   20f28:	adc	r2, r2, r2
   20f2c:	subcs	r0, r0, r1, lsl #7
   20f30:	cmp	r0, r1, lsl #6
   20f34:	adc	r2, r2, r2
   20f38:	subcs	r0, r0, r1, lsl #6
   20f3c:	cmp	r0, r1, lsl #5
   20f40:	adc	r2, r2, r2
   20f44:	subcs	r0, r0, r1, lsl #5
   20f48:	cmp	r0, r1, lsl #4
   20f4c:	adc	r2, r2, r2
   20f50:	subcs	r0, r0, r1, lsl #4
   20f54:	cmp	r0, r1, lsl #3
   20f58:	adc	r2, r2, r2
   20f5c:	subcs	r0, r0, r1, lsl #3
   20f60:	cmp	r0, r1, lsl #2
   20f64:	adc	r2, r2, r2
   20f68:	subcs	r0, r0, r1, lsl #2
   20f6c:	cmp	r0, r1, lsl #1
   20f70:	adc	r2, r2, r2
   20f74:	subcs	r0, r0, r1, lsl #1
   20f78:	cmp	r0, r1
   20f7c:	adc	r2, r2, r2
   20f80:	subcs	r0, r0, r1
   20f84:	mov	r0, r2
   20f88:	bx	lr
   20f8c:	moveq	r0, #1
   20f90:	movne	r0, #0
   20f94:	bx	lr
   20f98:	clz	r2, r1
   20f9c:	rsb	r2, r2, #31
   20fa0:	lsr	r0, r0, r2
   20fa4:	bx	lr
   20fa8:	cmp	r0, #0
   20fac:	mvnne	r0, #0
   20fb0:	b	21010 <dcngettext@plt+0xfff8>
   20fb4:	cmp	r1, #0
   20fb8:	beq	20fa8 <dcngettext@plt+0xff90>
   20fbc:	push	{r0, r1, lr}
   20fc0:	bl	20dc8 <dcngettext@plt+0xfdb0>
   20fc4:	pop	{r1, r2, lr}
   20fc8:	mul	r3, r2, r0
   20fcc:	sub	r1, r1, r3
   20fd0:	bx	lr
   20fd4:	cmp	r3, #0
   20fd8:	cmpeq	r2, #0
   20fdc:	bne	20ff4 <dcngettext@plt+0xffdc>
   20fe0:	cmp	r1, #0
   20fe4:	cmpeq	r0, #0
   20fe8:	mvnne	r1, #0
   20fec:	mvnne	r0, #0
   20ff0:	b	21010 <dcngettext@plt+0xfff8>
   20ff4:	sub	sp, sp, #8
   20ff8:	push	{sp, lr}
   20ffc:	bl	21020 <dcngettext@plt+0x10008>
   21000:	ldr	lr, [sp, #4]
   21004:	add	sp, sp, #8
   21008:	pop	{r2, r3}
   2100c:	bx	lr
   21010:	push	{r1, lr}
   21014:	mov	r0, #8
   21018:	bl	10da8 <raise@plt>
   2101c:	pop	{r1, pc}
   21020:	cmp	r1, r3
   21024:	cmpeq	r0, r2
   21028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2102c:	mov	r4, r0
   21030:	movcc	r0, #0
   21034:	mov	r5, r1
   21038:	ldr	lr, [sp, #36]	; 0x24
   2103c:	movcc	r1, r0
   21040:	bcc	2113c <dcngettext@plt+0x10124>
   21044:	cmp	r3, #0
   21048:	clzeq	ip, r2
   2104c:	clzne	ip, r3
   21050:	addeq	ip, ip, #32
   21054:	cmp	r5, #0
   21058:	clzeq	r1, r4
   2105c:	addeq	r1, r1, #32
   21060:	clzne	r1, r5
   21064:	sub	ip, ip, r1
   21068:	sub	sl, ip, #32
   2106c:	lsl	r9, r3, ip
   21070:	rsb	fp, ip, #32
   21074:	orr	r9, r9, r2, lsl sl
   21078:	orr	r9, r9, r2, lsr fp
   2107c:	lsl	r8, r2, ip
   21080:	cmp	r5, r9
   21084:	cmpeq	r4, r8
   21088:	movcc	r0, #0
   2108c:	movcc	r1, r0
   21090:	bcc	210ac <dcngettext@plt+0x10094>
   21094:	mov	r0, #1
   21098:	subs	r4, r4, r8
   2109c:	lsl	r1, r0, sl
   210a0:	orr	r1, r1, r0, lsr fp
   210a4:	lsl	r0, r0, ip
   210a8:	sbc	r5, r5, r9
   210ac:	cmp	ip, #0
   210b0:	beq	2113c <dcngettext@plt+0x10124>
   210b4:	lsr	r6, r8, #1
   210b8:	orr	r6, r6, r9, lsl #31
   210bc:	lsr	r7, r9, #1
   210c0:	mov	r2, ip
   210c4:	b	210e8 <dcngettext@plt+0x100d0>
   210c8:	subs	r3, r4, r6
   210cc:	sbc	r8, r5, r7
   210d0:	adds	r3, r3, r3
   210d4:	adc	r8, r8, r8
   210d8:	adds	r4, r3, #1
   210dc:	adc	r5, r8, #0
   210e0:	subs	r2, r2, #1
   210e4:	beq	21104 <dcngettext@plt+0x100ec>
   210e8:	cmp	r5, r7
   210ec:	cmpeq	r4, r6
   210f0:	bcs	210c8 <dcngettext@plt+0x100b0>
   210f4:	adds	r4, r4, r4
   210f8:	adc	r5, r5, r5
   210fc:	subs	r2, r2, #1
   21100:	bne	210e8 <dcngettext@plt+0x100d0>
   21104:	lsr	r3, r4, ip
   21108:	orr	r3, r3, r5, lsl fp
   2110c:	lsr	r2, r5, ip
   21110:	orr	r3, r3, r5, lsr sl
   21114:	adds	r0, r0, r4
   21118:	mov	r4, r3
   2111c:	lsl	r3, r2, ip
   21120:	orr	r3, r3, r4, lsl sl
   21124:	lsl	ip, r4, ip
   21128:	orr	r3, r3, r4, lsr fp
   2112c:	adc	r1, r1, r5
   21130:	subs	r0, r0, ip
   21134:	mov	r5, r2
   21138:	sbc	r1, r1, r3
   2113c:	cmp	lr, #0
   21140:	strdne	r4, [lr]
   21144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21148:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2114c:	mov	r7, r0
   21150:	ldr	r6, [pc, #72]	; 211a0 <dcngettext@plt+0x10188>
   21154:	ldr	r5, [pc, #72]	; 211a4 <dcngettext@plt+0x1018c>
   21158:	add	r6, pc, r6
   2115c:	add	r5, pc, r5
   21160:	sub	r6, r6, r5
   21164:	mov	r8, r1
   21168:	mov	r9, r2
   2116c:	bl	10d64 <fdopen@plt-0x20>
   21170:	asrs	r6, r6, #2
   21174:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21178:	mov	r4, #0
   2117c:	add	r4, r4, #1
   21180:	ldr	r3, [r5], #4
   21184:	mov	r2, r9
   21188:	mov	r1, r8
   2118c:	mov	r0, r7
   21190:	blx	r3
   21194:	cmp	r6, r4
   21198:	bne	2117c <dcngettext@plt+0x10164>
   2119c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   211a0:	andeq	r1, r1, r4, lsr #27
   211a4:	muleq	r1, ip, sp
   211a8:	bx	lr
   211ac:	ldr	r3, [pc, #12]	; 211c0 <dcngettext@plt+0x101a8>
   211b0:	mov	r1, #0
   211b4:	add	r3, pc, r3
   211b8:	ldr	r2, [r3]
   211bc:	b	10f34 <__cxa_atexit@plt>
   211c0:	andeq	r1, r1, r8, lsr pc

Disassembly of section .fini:

000211c4 <.fini>:
   211c4:	push	{r3, lr}
   211c8:	pop	{r3, pc}
