# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV01.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port ANL_10_P_Ch1 = B64_L5_P (J4:102)
set_property PACKAGE_PIN AB7 [get_ports ANL_10_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_10_P_Ch1]

# Port ANL_10_N_Ch1 = B64_L5_N (J4:104)
set_property PACKAGE_PIN AC7 [get_ports ANL_10_N_Ch1]

# Port ANL_09_N_Ch1 = B64_L9_N (J4:108)
set_property PACKAGE_PIN AH7 [get_ports ANL_09_N_Ch1]

# Port ANL_09_P_Ch1 = B64_L9_P (J4:110)
set_property PACKAGE_PIN AH8 [get_ports ANL_09_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_09_P_Ch1]

# Port ANL_08_P_Ch1 = B64_L8_N (J4:114)
set_property PACKAGE_PIN AG8 [get_ports ANL_08_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_08_P_Ch1]

# Port ANL_08_N_Ch1 = B64_L8_P (J4:116)
set_property PACKAGE_PIN AF8 [get_ports ANL_08_N_Ch1]

# Port ANL_07_N_Ch1 = B64_L7_N (J4:120)
set_property PACKAGE_PIN AH9 [get_ports ANL_07_N_Ch1]

# Port ANL_07_P_Ch1 = B64_L7_P (J4:122)
set_property PACKAGE_PIN AG9 [get_ports ANL_07_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_07_P_Ch1]

# Port ANL_06_N_Ch1 = B64_L11_N (J4:126)
set_property PACKAGE_PIN AF6 [get_ports ANL_06_N_Ch1]

# Port ANL_06_P_Ch1 = B64_L11_P (J4:128)
set_property PACKAGE_PIN AF7 [get_ports ANL_06_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_06_P_Ch1]

# Port ANL_05_P_Ch1 = B65_L10_P (J4:131)
set_property PACKAGE_PIN H4 [get_ports ANL_05_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_05_P_Ch1]

# Port ANL_05_N_Ch1 = B65_L10_N (J4:133)
set_property PACKAGE_PIN H3 [get_ports ANL_05_N_Ch1]

# Port ANL_04_N_Ch1 = B64_L2_N (J4:132)
set_property PACKAGE_PIN AE8 [get_ports ANL_04_N_Ch1]

# Port ANL_04_P_Ch1 = B64_L2_P (J4:134)
set_property PACKAGE_PIN AE9 [get_ports ANL_04_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_04_P_Ch1]

# Port ANL_03_N_Ch1 = B64_L4_N (J4:138)
set_property PACKAGE_PIN AE7 [get_ports ANL_03_N_Ch1]

# Port ANL_03_P_Ch1 = B64_L4_P (J4:140)
set_property PACKAGE_PIN AD7 [get_ports ANL_03_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_03_P_Ch1]

# Port ANL_02_N_Ch1 = B64_L1_N (J4:144)
set_property PACKAGE_PIN AD9 [get_ports ANL_02_N_Ch1]

# Port ANL_02_P_Ch1 = B64_L1_P (J4:146)
set_property PACKAGE_PIN AC9 [get_ports ANL_02_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_02_P_Ch1]

# Port ANL_01_P_Ch1 = B64_L3_N (J4:150)
set_property PACKAGE_PIN AC8 [get_ports ANL_01_P_Ch1]
set_property IOSTANDARD LVDS [get_ports ANL_01_P_Ch1]

# Port ANL_01_N_Ch1 = B64_L3_P (J4:152)
set_property PACKAGE_PIN AB8 [get_ports ANL_01_N_Ch1]

