Analysis & Elaboration report for lights
Sun Nov 27 17:57:17 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |buffer
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Nov 27 17:57:17 2016           ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                 ; lights                                          ;
; Top-level Entity Name         ; buffer                                          ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |buffer ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; writing        ; 10    ; Unsigned Binary                               ;
; reading        ; 01    ; Unsigned Binary                               ;
; hold           ; 00    ; Unsigned Binary                               ;
; dump           ; 11    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; buffer             ; lights             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sun Nov 27 17:57:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/zhangw24/Desktop/Lab4_scanner/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file scanner.v
    Info (12023): Found entity 1: scanner File: C:/Users/zhangw24/Desktop/Lab4_scanner/scanner.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file buffer.v
    Info (12023): Found entity 1: buffer File: C:/Users/zhangw24/Desktop/Lab4_scanner/buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v
    Info (12023): Found entity 1: nios_system File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/nios_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_irq_mapper File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux_002 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_004 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_002 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_001 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_default_decode File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v
    Info (12023): Found entity 1: nios_system_sysid_qsys_0 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v
    Info (12023): Found entity 1: nios_system_switches File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_system_onchip_memory2_0 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 86
    Info (12023): Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 151
    Info (12023): Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 292
    Info (12023): Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 584
    Info (12023): Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 790
    Info (12023): Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 976
    Info (12023): Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1110
    Info (12023): Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1177
    Info (12023): Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1258
    Info (12023): Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1329
    Info (12023): Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1371
    Info (12023): Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1417
    Info (12023): Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1902
    Info (12023): Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1924
    Info (12023): Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1993
    Info (12023): Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2009
    Info (12023): Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2101
    Info (12023): Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2165
    Info (12023): Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2345
    Info (12023): Found entity 21: nios_system_nios2_gen2_0_cpu File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2820
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
    Info (12023): Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios_system_jtag_uart_0_scfifo_w File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: nios_system_jtag_uart_0_scfifo_r File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: nios_system_jtag_uart_0 File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v
    Info (12023): Found entity 1: nios_system_LEDs File: C:/Users/zhangw24/Desktop/Lab4_scanner/nios_system/synthesis/submodules/nios_system_LEDs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lights.v
    Info (12023): Found entity 1: lights File: C:/Users/zhangw24/Desktop/Lab4_scanner/lights.v Line: 1
Info (12127): Elaborating entity "buffer" for the top level hierarchy
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_LEDs" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_system_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 148 assignments for entity "nios_system_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 178 assignments for entity "nios_system_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "nios_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "nios_system_switches" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "nios_system_sysid_qsys_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/zhangw24/Desktop/Lab4_scanner/output_files/lights.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 895 megabytes
    Info: Processing ended: Sun Nov 27 17:57:17 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/zhangw24/Desktop/Lab4_scanner/output_files/lights.map.smsg.


