# Verilog
This repo contains Verilog code written for CPEN 311 at UBC in the fall of 2016
