0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sim_1/new/Uart_tb.sv,1750610421,systemVerilog,,,,uart_tx_tb,,uvm,../../../../Experiment_3.ip_user_files/ipstatic,,,,,
C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv,1750604363,systemVerilog,,C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sim_1/new/Uart_tb.sv,,uart_tx;uart_tx_packetizer;uart_tx_packetizer_3;uart_tx_top,,uvm,../../../../Experiment_3.ip_user_files/ipstatic,,,,,
