#include "lolevel.h"
#include "platform.h"
#include "core.h"

//#define NR_AUTO (0) // not needed (in fact, it makes the camera crash)
static long *nrflag = (long*)(0x1cc20 + 4); // look below
//#define PAUSE_FOR_FILE_COUNTER 150  // Enable delay in capt_seq_hook_raw_here to ensure file counter is updated

#include "../../../generic/capt_seq.c"

// capt_seq_task 0xfc0cdb9e

void __attribute__((naked,noinline)) capt_seq_task() {
    asm volatile (
"    push    {r3, r4, r5, r6, r7, lr}\n"
"    ldr     r4, =0x322f0\n"
"    movs    r5, #0\n"
"    ldr     r6, =0x9ffc\n"
"loc_fc0cdba6:\n"
"    movs    r2, #0\n"
"    mov     r1, sp\n"
"    ldr     r0, [r6, #4]\n"
"    blx     sub_fc251c84\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc0cdbc8\n"
"    movw    r2, #0x479\n"
"    ldr     r1, =0xfc0cd89c\n" // "SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc251d9c\n"
"    blx     sub_fc251ca4\n"
"    pop     {r3, r4, r5, r6, r7, pc}\n"
"loc_fc0cdbc8:\n"
"    ldr     r0, [sp, #0]\n"
"    ldr     r1, [r0, #0]\n"
"    cmp     r1, #41\n"
"    bcs.n   loc_fc0cdcb0\n"
"    tbb     [pc, r1]\n" // (jumptable: r1, 41 elements)
"branchtable_fc0cdbd4:\n"
"    .byte   ((loc_fc0cdbfe - branchtable_fc0cdbd4) / 2)\n" // (case 0)
"    .byte   ((loc_fc0cdc12 - branchtable_fc0cdbd4) / 2)\n" // (case 1)
"    .byte   ((loc_fc0cdc1a - branchtable_fc0cdbd4) / 2)\n" // (case 2)
"    .byte   ((loc_fc0cdc28 - branchtable_fc0cdbd4) / 2)\n" // (case 3)
"    .byte   ((loc_fc0cdc22 - branchtable_fc0cdbd4) / 2)\n" // (case 4)
"    .byte   ((loc_fc0cdc30 - branchtable_fc0cdbd4) / 2)\n" // (case 5)
"    .byte   ((loc_fc0cdc36 - branchtable_fc0cdbd4) / 2)\n" // (case 6)
"    .byte   ((loc_fc0cdc3c - branchtable_fc0cdbd4) / 2)\n" // (case 7)
"    .byte   ((loc_fc0cdc44 - branchtable_fc0cdbd4) / 2)\n" // (case 8)
"    .byte   ((loc_fc0cdc8c - branchtable_fc0cdbd4) / 2)\n" // (case 9)
"    .byte   ((loc_fc0cdc4e - branchtable_fc0cdbd4) / 2)\n" // (case 10)
"    .byte   ((loc_fc0cdc56 - branchtable_fc0cdbd4) / 2)\n" // (case 11)
"    .byte   ((loc_fc0cdc5c - branchtable_fc0cdbd4) / 2)\n" // (case 12)
"    .byte   ((loc_fc0cdc7a - branchtable_fc0cdbd4) / 2)\n" // (case 13)
"    .byte   ((loc_fc0cdc80 - branchtable_fc0cdbd4) / 2)\n" // (case 14)
"    .byte   ((loc_fc0cdc86 - branchtable_fc0cdbd4) / 2)\n" // (case 15)
"    .byte   ((loc_fc0cdc92 - branchtable_fc0cdbd4) / 2)\n" // (case 16)
"    .byte   ((loc_fc0cdc98 - branchtable_fc0cdbd4) / 2)\n" // (case 17)
"    .byte   ((loc_fc0cdc9e - branchtable_fc0cdbd4) / 2)\n" // (case 18)
"    .byte   ((loc_fc0cdca4 - branchtable_fc0cdbd4) / 2)\n" // (case 19)
"    .byte   ((loc_fc0cdcaa - branchtable_fc0cdbd4) / 2)\n" // (case 20)
"    .byte   ((loc_fc0cdcb2 - branchtable_fc0cdbd4) / 2)\n" // (case 21)
"    .byte   ((loc_fc0cdcb6 - branchtable_fc0cdbd4) / 2)\n" // (case 22)
"    .byte   ((loc_fc0cdcbc - branchtable_fc0cdbd4) / 2)\n" // (case 23)
"    .byte   ((loc_fc0cdcc2 - branchtable_fc0cdbd4) / 2)\n" // (case 24)
"    .byte   ((loc_fc0cdcc8 - branchtable_fc0cdbd4) / 2)\n" // (case 25)
"    .byte   ((loc_fc0cdcd0 - branchtable_fc0cdbd4) / 2)\n" // (case 26)
"    .byte   ((loc_fc0cdcd6 - branchtable_fc0cdbd4) / 2)\n" // (case 27)
"    .byte   ((loc_fc0cdce0 - branchtable_fc0cdbd4) / 2)\n" // (case 28)
"    .byte   ((loc_fc0cdce6 - branchtable_fc0cdbd4) / 2)\n" // (case 29)
"    .byte   ((loc_fc0cdcec - branchtable_fc0cdbd4) / 2)\n" // (case 30)
"    .byte   ((loc_fc0cdcfc - branchtable_fc0cdbd4) / 2)\n" // (case 31)
"    .byte   ((loc_fc0cdd02 - branchtable_fc0cdbd4) / 2)\n" // (case 32)
"    .byte   ((loc_fc0cdd08 - branchtable_fc0cdbd4) / 2)\n" // (case 33)
"    .byte   ((loc_fc0cdd0e - branchtable_fc0cdbd4) / 2)\n" // (case 34)
"    .byte   ((loc_fc0cdd16 - branchtable_fc0cdbd4) / 2)\n" // (case 35)
"    .byte   ((loc_fc0cdd1c - branchtable_fc0cdbd4) / 2)\n" // (case 36)
"    .byte   ((loc_fc0cdd26 - branchtable_fc0cdbd4) / 2)\n" // (case 37)
"    .byte   ((loc_fc0cdd52 - branchtable_fc0cdbd4) / 2)\n" // (case 38)
"    .byte   ((loc_fc0cdd58 - branchtable_fc0cdbd4) / 2)\n" // (case 39)
"    .byte   ((loc_fc0cdd72 - branchtable_fc0cdbd4) / 2)\n" // (case 40)
".align 1\n" // dumb assembler would happily continue with unaligned instructions...
"loc_fc0cdbfe:\n"
"    bl      sub_fc0ce0c2\n"
"    BL      shooting_expo_param_override\n" // +
"    bl      sub_fc0cbf1e\n"
"    ldr     r0, [r4, #40]\n"
"    cmp     r0, #0\n"
"    beq.n   loc_fc0cdc10\n"
"    bl      sub_fc1a9b14_my\n" // -> (only if the short press workaround is not needed)
"loc_fc0cdc10:\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc12:\n"
"    ldr     r0, [r0, #16]\n"
"    bl      sub_fc1a9982_my\n" // ->
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc1a:\n"
"    movs    r0, #1\n"
"    bl      sub_fc0ce34e\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc22:\n"
"    bl      sub_fc0cde76\n"
"    b.n     loc_fc0cdc2c\n"
"loc_fc0cdc28:\n"
"    bl      sub_fc0ce0ae\n"
"loc_fc0cdc2c:\n"
"    str     r5, [r4, #40]\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc30:\n"
"    bl      sub_fc0ce0b2\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc36:\n"
"    bl      sub_fc0ce246\n"
"    b.n     loc_fc0cdc48\n"
"loc_fc0cdc3c:\n"
"    ldr     r0, [r0, #16]\n"
"    bl      sub_fc1a9b80\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc44:\n"
"    bl      sub_fc0ce2da\n"
"loc_fc0cdc48:\n"
"    bl      sub_fc0cbf1e\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc4e:\n"
"    ldr     r0, [r4, #88]\n"
"    bl      sub_fc13dd62\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc56:\n"
"    bl      sub_fc13e002\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc5c:\n"
"    ldrh    r0, [r4, #0]\n"
"    sub.w   r1, r0, #0x8200\n"
"    subs    r1, #0x3b\n"
"    beq.n   loc_fc0cdc6e\n"
"    sub.w   r1, r0, #0x8000\n"
"    subs    r1, #0x10\n"
"    bne.n   loc_fc0cdc72\n"
"loc_fc0cdc6e:\n"
"    movs    r0, #1\n"
"    b.n     loc_fc0cdc74\n"
"loc_fc0cdc72:\n"
"    movs    r0, #0\n"
"loc_fc0cdc74:\n"
"    bl      sub_fc13e04e\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc7a:\n"
"    bl      sub_fc13e1c6\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc80:\n"
"    bl      sub_fc13e5ec\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc86:\n"
"    bl      sub_fc13e67c\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc8c:\n"
"    bl      sub_fc0ce0ae\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc92:\n"
"    bl      sub_fc1a9234\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc98:\n"
"    bl      sub_fc1a93c2\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdc9e:\n"
"    bl      sub_fc1a9436\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdca4:\n"
"    bl      sub_fc1a94c8\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcaa:\n"
"    bl      sub_fc1a9564\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcb0:\n"
"    b.n     loc_fc0cdd64\n"
"loc_fc0cdcb2:\n"
"    movs    r0, #0\n"
"    b.n     loc_fc0cdcca\n"
"loc_fc0cdcb6:\n"
"    bl      sub_fc1a970a\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcbc:\n"
"    bl      sub_fc1a9774\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcc2:\n"
"    bl      sub_fc1a97ec\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcc8:\n"
"    movs    r0, #1\n"
"loc_fc0cdcca:\n"
"    bl      sub_fc1a95fc\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcd0:\n"
"    bl      sub_fc0ce482\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcd6:\n"
"    bl      sub_fc0ce4a4\n"
"    bl      sub_fc1aa526\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdce0:\n"
"    bl      sub_fc0ce692\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdce6:\n"
"    bl      sub_fc0ce75e\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdcec:\n"
"    bl      sub_fc1aa5bc\n"
"    b.n     loc_fc0cdd72\n"
"    movs    r0, r0\n"
"    movs    r2, #0xf0\n"
"    movs    r3, r0\n"
"    ldr     r7, [sp, #0x3f0]\n"
"    movs    r0, r0\n"
"loc_fc0cdcfc:\n"
"    bl      sub_fc0cc74c\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd02:\n"
"    bl      sub_fc254abc\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd08:\n"
"    bl      sub_fc254b78\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd0e:\n"
"    ldr     r0, [r0, #12]\n"
"    bl      sub_fc1a98ac\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd16:\n"
"    bl      sub_fc1a9900\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd1c:\n"
"    bl      sub_fc254c74\n"
"    bl      sub_fc254bba\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd26:\n"
"    movs    r0, #1\n"
"    bl      sub_fc1aa1fc\n"
"    movs    r0, #1\n"
"    bl      sub_fc1aa2ce\n"
"    ldrh.w  r0, [r4, #404]\n"
"    cmp     r0, #4\n"
"    beq.n   loc_fc0cdd44\n"
"    ldrh    r0, [r4, #0]\n"
"    sub.w   r1, r0, #0x4200\n"
"    subs    r1, #0x30\n"
"    bne.n   loc_fc0cdd72\n"
"loc_fc0cdd44:\n"
"    bl      sub_fc254b78\n"
"    bl      sub_fc25503a\n"
"    bl      sub_fc254e8e\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd52:\n"
"    movs    r2, #0\n"
"    movs    r1, #13\n"
"    b.n     loc_fc0cdd5c\n"
"loc_fc0cdd58:\n"
"    movs    r2, #0\n"
"    movs    r1, #12\n"
"loc_fc0cdd5c:\n"
"    movs    r0, #0\n"
"    bl      sub_fc0cc8dc\n"
"    b.n     loc_fc0cdd72\n"
"loc_fc0cdd64:\n"
"    movw    r2, #0x5de\n"
"    ldr     r1, =0xfc0cd89c\n" // "SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc251d9c\n"
"loc_fc0cdd72:\n"
"    ldr     r0, [sp, #0]\n"
"    ldr     r1, [r0, #4]\n"
"    ldr     r0, [r6, #0]\n"
"    blx     sub_fc251c9c\n"
"    ldr     r7, [sp, #0]\n"
"    ldr     r0, [r7, #8]\n"
"    cbnz    r0, loc_fc0cdd90\n"
"    movw    r2, #0x116\n"
"    ldr     r1, =0xfc0cd89c\n" // "SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc251d9c\n"
"loc_fc0cdd90:\n"
"    str     r5, [r7, #8]\n"
"    b.n     loc_fc0cdba6\n"
".ltorg\n"
    );
}

//fc1a9b14
void __attribute__((naked,noinline)) sub_fc1a9b14_my() {
    asm volatile (
"    push    {r4, r5, r6, lr}\n"
"    bl      sub_fc13d978\n"
"    mov     r4, r0\n"
"    movs    r0, #12\n"
"    bl      sub_fc279384\n"
"    ldr     r6, =0x1157c\n"
"    lsls    r0, r0, #31\n"
"    mov.w   r5, #1\n"
"    bne.n   loc_fc1a9b7c\n"
"    bl      sub_fc0ce0b6\n"
"    bl      sub_fc13fa6c\n"
"    mov     r1, r4\n"
"    bl      sub_fc13fab2\n"
"    movs    r2, #4\n"
"    movw    r0, #0x10e\n"
"    add.w   r1, r4, #0x68\n"
"    bl      sub_fc29778e\n"    // SetPropertyCase
"    movs    r2, #4\n"
"    movs    r0, #0x2c\n"
"    add.w   r1, r4, #0x6c\n"
"    bl      sub_fc29778e\n"    // SetPropertyCase
"    movs    r2, #4\n"
"    movs    r0, #0x3f\n"
"    add.w   r1, r4, #8\n"
"    bl      sub_fc29778e\n"    // SetPropertyCase
"    bl      sub_fc1aa3be\n"
"    mvn.w   r1, #0x1000\n"
"    blx     sub_fc251c1c\n"
"    mov     r0, r4\n"
"    bl      sub_fc33464e\n"
"    mov     r0, r4\n"
"    bl      sub_fc33490e_my\n" // ->
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1a9b7e\n"
"loc_fc1a9b7c:\n"
"    str     r5, [r6, #0]\n"
"loc_fc1a9b7e:\n"
//"    BL      capt_seq_hook_raw_here \n" // + ???
"    pop     {r4, r5, r6, pc}\n"
".ltorg\n"
    );
}

//loc_fc33490e: @ 2 refs
void __attribute__((naked,noinline)) sub_fc33490e_my() {
    asm volatile (
"    stmdb   sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}\n"
"    ldr     r7, =0x322f0\n"
"    mov     r4, r0\n"
"    movw    r8, #0x820d\n"
"    ldr.w   r0, [r7, #0x164]\n"
"    cbz     r0, loc_fc334934\n"
"    ldrh    r0, [r7, #0]\n"
"    cmp     r0, r8\n"
"    beq.n   loc_fc334934\n"
"    ldrh.w  r0, [r7, #0x192]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc334934\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi.n   loc_fc33493e\n"
"loc_fc334934:\n"
"    mov     r0, r4\n"
"    bl      sub_fc3345be\n"
"    bl      sub_fc1aa01e\n"
"loc_fc33493e:\n"
"    ldr.w   r0, [r7, #0x15c]\n"
"    cbz     r0, loc_fc33495c\n"
"    ldrh    r1, [r7, #0]\n"
"    cmp     r1, r8\n"
"    beq.n   loc_fc334958\n"
"    ldrh.w  r0, [r7, #0x192]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc334958\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi.n   loc_fc33495c\n"
"loc_fc334958:\n"
"    movs    r0, #3\n"
"    b.n     loc_fc33497a\n"
"loc_fc33495c:\n"
"    ldr.w   r0, [r7, #0x188]\n"
"    cmp     r0, #2\n"
"    bne.n   loc_fc33497e\n"
"    ldrh    r0, [r7, #0]\n"
"    cmp     r0, r8\n"
"    beq.n   loc_fc334978\n"
"    ldrh.w  r0, [r7, #0x192]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc334978\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi.n   loc_fc33497e\n"
"loc_fc334978:\n"
"    movs    r0, #4\n"
"loc_fc33497a:\n"
"    bl      sub_fc1a9c86\n"
"loc_fc33497e:\n"
"    movs    r2, #4\n"
"    movw    r0, #0x12f\n"
"    add     r1, sp, #4\n"
"    bl      sub_fc2978b4\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc33499a\n"
"    movs    r0, #0\n"
"    movw    r2, #0x170\n"
"    ldr     r1, =0xfc334cc8\n" // "SsStandardCaptureSeq.c"
"    blx     sub_fc251d9c\n"
"loc_fc33499a:\n"
"    ldr     r0, [sp, #4]\n"
"    ubfx    r0, r0, #8, #8\n"
"    cmp     r0, #6\n"
"    bne.n   loc_fc3349aa\n"
"    ldr     r0, =0xfc3348a7\n"
"    movs    r1, #0\n"
"    b.n     loc_fc3349ae\n"
"loc_fc3349aa:\n"
"    ldr     r0, =0xfc33431d\n"
"    mov     r1, r4\n"
"loc_fc3349ae:\n"
"    bl      sub_fc16137e\n"
"    mov     r0, r4\n"
"    bl      sub_fc334710_my\n" // ->
"    ldr     pc, =0xfc3349b9\n" // continue in ROM, thumb
".ltorg\n"
    );
}

//loc_fc334710: ; 2 refs
void __attribute__((naked,noinline)) sub_fc334710_my() {
    asm volatile (
"    push    {r1, r2, r3, r4, r5, r6, r7, lr}\n"
"    ldr     r6, =0x324c8\n"
"    mov     r4, r0\n"
"    ldr     r5, =0x322f0\n"
"    ldrsh.w r2, [r6, #0x0c]\n"
"    ldrsh.w r1, [r6, #0x0e]\n"
"    ldr     r3, [r6, #0]\n"
"    ldr.w   r0, [r5, #0x90]\n"
"    bl      sub_fc20ce18\n"
"    movs    r2, #2\n"
"    movs    r0, #0xfa\n"
"    add     r1, sp, #8\n"
"    bl      sub_fc2978b4\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc334746\n"
"    movw    r2, #0x2e5\n"
"    ldr     r1, =0xfc334604\n" // "SsCaptureCommon.c"
"    movs    r0, #0\n"
"    blx     sub_fc251d9c\n"
"loc_fc334746:\n"
"    ldrsh.w r0, [r6, #0x0c]\n"
"    ldrsh.w r1, [sp, #8]\n"
"    bl      sub_fc180438\n"
"    ldr.w   r0, [r5, #0xec]\n"
"    cbz     r0, loc_fc334770\n"
"    ldrh    r0, [r5, #0]\n"
"    sub.w   r1, r0, #0x8200\n"
"    subs    r1, #0x0d\n"
"    beq.n   loc_fc334770\n"
"    ldrh.w  r0, [r5, #0x192]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc334770\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi.n   loc_fc334790\n"
"loc_fc334770:\n"
"    bl      sub_fc138db8\n"    // GetCCDTemperature
"    ldr     r3, =0x1cc20\n"
"    mov     r1, r0\n"
"    strh.w  r0, [r4, #0xe8]\n"
"    subs    r2, r3, #4\n"
"    strd    r2, r3, [sp]\n"
"    ldrsh.w r2, [r6, #0x0c]\n"
"    adds    r3, r3, #4\n"      // 0x1cc20 + 4 : darksubtype is written here
"    ldrh.w  r0, [r5, #0x5e]\n"
"    bl      sub_fc3a98c0\n"    // GetDarkSubType
"loc_fc334790:\n"
"    BL      capt_seq_hook_set_nr\n"                 // +
"    BL      wait_until_remote_button_is_released\n" // +
"    ldr     pc, =0xfc334791\n" // continue in ROM, thumb
".ltorg\n"
    );
//fc334790:   ldrh.w  r0, [r4, #0xe8]
//fc334794:   bl      loc_fc16141e
}

//loc_fc1a9982:
void __attribute__((naked,noinline)) sub_fc1a9982_my() {
    asm volatile (
"    stmdb   sp!, {r2, r3, r4, r5, r6, r7, r8, lr}\n"
"    mov     r5, r0\n"
"    ldr     r0, =0x1157c\n"
"    ldr     r6, =0x322f0\n"
"    movs    r4, #0\n"
"    ldr     r0, [r0, #0]\n"
"    cbz     r0, loc_fc1a9996\n"
"    movs    r4, #29\n"
"loc_fc1a9994:\n"
"    b.n     loc_fc1a9ad8\n"
"loc_fc1a9996:\n"
"    ldr     r0, [r6, #40]\n"
"    cmp     r0, #0\n"
"    bne.n   loc_fc1a9994\n"
"    bl      sub_fc13fa6c\n"
"    mov     r1, r5\n"
"    bl      sub_fc13fab2\n"
"    movs    r2, #4\n"
"    movw    r0, #0x10e\n"
"    add.w   r1, r5, #0x68\n"
"    bl      sub_fc29778e\n"
"    movs    r2, #4\n"
"    movs    r0, #0x2c\n"
"    add.w   r1, r5, #0x6c\n"
"    bl      sub_fc29778e\n"
"    ldr.w   r0, [r6, #292]\n"
"    movw    r7, #0x820d\n"
"    cbz     r0, loc_fc1a99f2\n"
"    ldrh    r0, [r6, #0]\n"
"    cmp     r0, r7\n"
"    beq.n   loc_fc1a99f2\n"
"    ldrh.w  r0, [r6, #402]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc1a99f2\n"
"    ldr     r0, [r5, #8]\n"
"    cmp     r0, #1\n"
"    bls.n   loc_fc1a99f2\n"
"    ldr.w   r0, [r6, #220]\n"
"    cbnz    r0, loc_fc1a9a02\n"
"    bl      sub_fc12eae0\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1a9a02\n"
"    bl      sub_fc2793bc\n"
"    b.n     loc_fc1a9a00\n"
"loc_fc1a99f2:\n"
"    movs    r0, #12\n"
"    bl      sub_fc279384\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1a9a02\n"
"    bl      sub_fc0cc742\n"
"loc_fc1a9a00:\n"
"    movs    r4, #1\n"
"loc_fc1a9a02:\n"
"    lsls    r0, r4, #31\n"
"    bne.n   loc_fc1a9ad8\n"
"    mov     r0, r5\n"
"    bl      sub_fc1aa606\n"
"    bl      sub_fc1aa3be\n"
"    mvn.w   r1, #0x1000\n"
"    blx     sub_fc251c1c\n"
"    mov     r0, r5\n"
"    bl      sub_fc333f18\n"
"    mov     r4, r0\n"
"    lsls    r0, r0, #31\n"
"    bne.n   loc_fc1a9ad8\n"
"    bl      sub_fc0ce0b6\n"
"    mov     r0, r5\n"
"    bl      sub_fc33464e\n"
"    ldr.w   r0, [r6, #288]\n"
"    cbnz    r0, loc_fc1a9a48\n"
"    ldrh    r0, [r6, #0]\n"
"    cmp     r0, r7\n"
"    beq.n   loc_fc1a9a48\n"
"    ldrh.w  r0, [r6, #402]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc1a9a48\n"
"    ldr     r0, [r5, #8]\n"
"    cmp     r0, #1\n"
"    bhi.n   loc_fc1a9a4e\n"
"loc_fc1a9a48:\n"
"    movs    r0, #2\n"
"    bl      sub_fc0d0e12\n"
"loc_fc1a9a4e:\n"
"    ldr.w   r0, [r6, #168]\n"
"    cmp     r0, #0\n"
"    beq.n   loc_fc1a9ac2\n"
"    ldrh    r0, [r6, #0]\n"
"    movw    r4, #0x1000\n"
"    cmp     r0, r7\n"
"    beq.n   loc_fc1a9a82\n"
"    ldrh.w  r0, [r6, #402]\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc1a9a82\n"
"    ldr     r0, [r5, #8]\n"
"    cmp     r0, #1\n"
"    bls.n   loc_fc1a9a82\n"
"    bl      sub_fc1aa3be\n"
"    movs    r3, #0xdb\n"
"    movw    r2, #15000\n"
"    mov     r1, r4\n"
"    str     r3, [sp, #0]\n"
"    ldr     r3, =0xfc1a9c54\n" // "SsCaptureCtrl.c"
"    bl      sub_fc279524\n"
"loc_fc1a9a82:\n"
"    movs    r2, #4\n"
"    movw    r0, #0x180\n"
"    add     r1, sp, #4\n"
"    bl      sub_fc2978b4\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1a9a9c\n"
"    movs    r2, #0xdf\n"
"    movs    r0, #0\n"
"    ldr     r1, =0xfc1a9c54\n" // "SsCaptureCtrl.c"
"    blx     sub_fc251d9c\n"
"loc_fc1a9a9c:\n"
"    ldr     r0, [sp, #4]\n"
"    cbnz    r0, loc_fc1a9aac\n"
"    bl      sub_fc1aa3be\n"
"    mov     r1, r4\n"
"    blx     sub_fc251c9c\n"
"    b.n     loc_fc1a9ac2\n"
"loc_fc1a9aac:\n"
"    bl      sub_fc1aa3be\n"
"    mov     r1, r4\n"
"    blx     sub_fc251c1c\n"
"    ldr     r2, =0xfc1a9971\n"
"    mov     r3, r4\n"
"    ldr     r0, [sp, #4]\n"
"    mov     r1, r2\n"
"    bl      sub_fc2a5690\n"
"loc_fc1a9ac2:\n"
"    ldr.w   r0, [r6, #180]\n"
"    cmp     r0, #0\n"
"    mov     r0, r5\n"
"    beq.n   loc_fc1a9ad2\n"
"    bl      sub_fc334dc0\n"
"    b.n     loc_fc1a9ad6\n"
"loc_fc1a9ad2:\n"
"    bl      sub_fc33490e_my\n"         // ->
//"    BL      capt_seq_hook_raw_here \n" // +
"loc_fc1a9ad6:\n"
"    mov     r4, r0\n"
"loc_fc1a9ad8:\n"
"    mov     r2, r5\n"
"    movs    r1, #1\n"
"    mov     r0, r4\n"
"    bl      sub_fc0cc8dc\n"
"    lsls    r0, r4, #31\n"
"    bne.n   loc_fc1a9b10\n"
"    ldr.w   r0, [r6, #392]\n"
"    cmp     r0, #2\n"
"    bne.n   loc_fc1a9afa\n"
"    ldr.w   r0, [r6, #344]\n"
"    cbnz    r0, loc_fc1a9afa\n"
"    mov     r0, r5\n"
"    bl      sub_fc1aa708\n"
"loc_fc1a9afa:\n"
"    movs    r0, #0\n"
"    str     r0, [r6, #40]\n"
"    ldr.w   r0, [r6, #248]\n"
"    cmp     r0, #0\n"
"    beq.n   loc_fc1a9b10\n"
"    mov     r0, r5\n"
"    ldmia.w sp!, {r2, r3, r4, r5, r6, r7, r8, lr}\n"
//"    b.w     loc_fc0cc74e\n"  // - (not recognized automatically yet, transformed into ldr pc)
"    ldr     pc, =0xfc0cc74f\n" // + thumb address must be used
"loc_fc1a9b10:\n"
"    ldmia.w sp!, {r2, r3, r4, r5, r6, r7, r8, pc}\n"
".ltorg\n"
    );
}

// task_DvlpSeq 0xfc1aa80e
void __attribute__((naked,noinline)) developseq_task() {
    asm volatile (
"    push    {r2, r3, r4, r5, r6, lr}\n"
"    ldr     r5, =0x115ac\n"
"loc_fc1aa812:\n"
"    movs    r2, #0\n"
"    ldr     r1, [r5, #0x10]\n"
"    ldr     r0, [r5, #8]\n"
"    blx     sub_fc251bf4\n"
"    ldr     r0, [r5, #4]\n"
"    movs    r2, #0\n"
"    add     r1, sp, #4\n"
"    blx     sub_fc251c84\n"
"    lsls    r0, r0, #0x1f\n"
"    beq.n   loc_fc1aa830\n"
"    movw    r2, #0x196\n"
"    b.n     loc_fc1aa840\n"
"loc_fc1aa830:\n"
"    ldr     r0, [r5, #8]\n"
"    mov     r1, sp\n"
"    blx     sub_fc251b74\n"
"    lsls    r0, r0, #0x1f\n"
"    beq.n   loc_fc1aa84e\n"
"    movw    r2, #0x19c\n"
"loc_fc1aa840:\n"
"    movs    r0, #0\n"
"    ldr     r1, =0xfc1aaaec\n" // "SsDvlpSeq.c"
"    blx     sub_fc251d9c\n"
"    blx     sub_fc251ca4\n"
"    pop     {r2, r3, r4, r5, r6, pc}\n"
"loc_fc1aa84e:\n"
"    movs    r4, #0\n"
"loc_fc1aa850:\n"
"    ldr     r1, [sp, #4]\n"
"    ldr     r0, [r1, #0]\n"
"    cbz     r0, loc_fc1aa88c\n"
"    cmp     r0, #2\n"
"    beq.n   loc_fc1aa894\n"
"    cmp     r0, #3\n"
"    beq.n   loc_fc1aa8a6\n"
"    cmp     r0, #4\n"
"    bne.n   loc_fc1aa86c\n"
"    movs    r2, #0\n"
"    movs    r1, #0xe\n"
"    mov     r0, r2\n"
"    bl      sub_fc0cc8dc\n"
"loc_fc1aa86c:\n" // 4 refs
"    ldr     r6, [sp, #4]\n"
"    ldr     r0, [r6, #4]\n"
"    cbnz    r0, loc_fc1aa87c\n"
"    movs    r2, #0x79\n"
"    movs    r0, #0\n"
"    ldr     r1, =0xfc1aaaec\n" // "SsDvlpSeq.c"
"    blx     sub_fc251d9c\n"
"loc_fc1aa87c:\n"
"    str     r4, [r6, #4]\n"
"    add     r1, sp, #4\n"
"    ldr     r0, [r5, #4]\n"
"    blx     sub_fc251b74\n"
"    lsls    r0, r0, #0x1f\n"
"    beq.n   loc_fc1aa850\n"
"    b.n     loc_fc1aa812\n"
"loc_fc1aa88c:\n"
"    ldr     r0, [r1, #8]\n"
"    bl      sub_fc13f702\n"
"    b.n     loc_fc1aa86c\n"
"loc_fc1aa894:\n"
"    ldr     r0, [r1, #8]\n"
"    movs    r1, #1\n"
"    bl      sub_fc13f718\n"
"    BL      capt_seq_hook_raw_here\n" // +
"    ldr     r0, [sp, #4]\n"
"    ldr     r0, [r0, #8]\n"
"    bl      sub_fc1aac26\n"
"    b.n     loc_fc1aa86c\n"
"loc_fc1aa8a6:\n"
"    bl      sub_fc13e408\n"
"    b.n     loc_fc1aa86c\n"
    );
}


// exp_drv_task 0xfc1e93dc
void __attribute__((naked,noinline)) exp_drv_task() {
    asm volatile (
"    stmdb   sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}\n"
"    sub     sp, #44\n"
"    ldr.w   r9, =0xbba4\n"
"    ldr.w   sl, =0xfffff400\n" // reconstructed, check again in case of problems
"    movs    r0, #0\n"
"    ldr     r6, =0x530e4\n"
"    add.w   r8, sp, #28\n"
"    movw    fp, #3000\n"
"    str     r0, [sp, #12]\n"
"loc_fc1e93f8:\n"
"    ldr.w   r0, [r9, #32]\n"
"    movs    r2, #0\n"
"    add     r1, sp, #40\n"
"    mov     r4, r9\n"
"    blx     sub_fc251c84\n"
"    ldr     r0, [sp, #12]\n"
"    cmp     r0, #1\n"
"    bne.n   loc_fc1e942c\n"
"    ldr     r0, [sp, #40]\n"
"    ldr     r0, [r0, #0]\n"
"    cmp     r0, #20\n"
"loc_fc1e9412:\n" // 2 refs
"    beq.n   loc_fc1e9512\n"
"    cmp     r0, #21\n"
"    beq.n   loc_fc1e9412\n"
"    cmp     r0, #22\n"
"    beq.n   loc_fc1e9412\n"
"    cmp     r0, #23\n"
"    beq.n   loc_fc1e951e\n"
"    cmp     r0, #0x2a\n"
"    beq.n   loc_fc1e94c8\n"
"    movs    r0, #0\n"
"    add     r1, sp, #12\n"
"    bl      sub_fc1e93a0\n"
"loc_fc1e942c:\n"
"    ldr     r0, [sp, #40]\n"
"    ldr     r1, [r0, #0]\n"
"    cmp     r1, #0x30\n"
"    bne.n   loc_fc1e944a\n"
"    bl      sub_fc1ea102\n"
"    ldr.w   r0, [r9, #28]\n"
"    movs    r1, #1\n"
"    blx     sub_fc251c9c\n" // ?? 0x10c5569, SetEventFlag
"    blx     sub_fc251ca4\n" // ?? 0x10c5369, ExitTask
"    add     sp, #44\n"
//"    b.n     loc_fc1e916a\n" // -
"    ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}\n" // + @0xfc1e916a
"loc_fc1e944a:\n"
"    cmp     r1, #0x2f\n"
"    bne.n   loc_fc1e945c\n"
"    add.w   r0, r0, #0xa4\n"
"    ldrd    r2, r1, [r0]\n"
"    mov     r0, r1\n"
"    blx     r2\n"
"    b.n     loc_fc1e985e\n"
"loc_fc1e945c:\n"
"    cmp     r1, #0x28\n"
"    bne.n   loc_fc1e9492\n"
"    ldr     r0, [r4, #28]\n"
"    movs    r1, #0x80\n"
"    blx     sub_fc251c1c\n"
"    ldr     r0, =0xfc1e5445\n" // sub
"    movs    r1, #0x80\n"
"    bl      sub_fc19dc26\n"
"    ldr     r0, [r4, #28]\n"
"    movs    r1, #0x80\n"
"    mov     r2, fp\n"
"    blx     sub_fc251bbc\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1e9484\n"
"    movw    r2, #0x1690\n"
"    b.n     loc_fc1e9510\n"
"loc_fc1e9484:\n" // 6 refs
"    ldr     r1, [sp, #40]\n"
"    add.w   r1, r1, #0xa4\n"
"    ldrd    r1, r0, [r1]\n"
"    blx     r1\n"
"    b.n     loc_fc1e985e\n"
"loc_fc1e9492:\n"
"    cmp     r1, #0x29\n"
"    bne.n   loc_fc1e94c4\n"
"    add     r1, sp, #12\n"
"    bl      sub_fc1e93a0\n"
"    movw    r5, #0x100\n"
"    ldr     r0, [r4, #28]\n"
"    mov     r1, r5\n"
"    blx     sub_fc251c1c\n"
"    ldr     r0, =0xfc1e544f\n" // sub
"    mov     r1, r5\n"
"    bl      sub_fc19e5a6\n"
"    ldr     r0, [r4, #28]\n"
"    mov     r2, fp\n"
"    mov     r1, r5\n"
"    blx     sub_fc251bbc\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1e9484\n"
"    movw    r2, #0x169a\n"
"    b.n     loc_fc1e9510\n"
"loc_fc1e94c4:\n"
"    cmp     r1, #0x2a\n"
"    bne.n   loc_fc1e94d2\n"
"loc_fc1e94c8:\n"
"    ldr     r0, [sp, #40]\n"
"    add     r1, sp, #12\n"
"    bl      sub_fc1e93a0\n"
"    b.n     loc_fc1e9484\n"
"loc_fc1e94d2:\n"
"    cmp     r1, #0x2d\n"
"    bne.n   loc_fc1e94e4\n"
"    bl      sub_fc2a6902\n"
"    bl      sub_fc15b928\n"
"    bl      sub_fc15b60e\n"
"    b.n     loc_fc1e9484\n"
"loc_fc1e94e4:\n"
"    cmp     r1, #0x2e\n"
"    bne.n   loc_fc1e951e\n"
"    ldr     r0, [r4, #28]\n"
"    movs    r1, #4\n"
"    blx     sub_fc251c1c\n"
"    ldr     r1, =0xfc1e5463\n" // sub
"    movs    r2, #4\n"
"    mov     r0, sl\n"
"    bl      sub_fc2a64e4\n"
"    bl      sub_fc2a6670\n"
"    ldr     r0, [r4, #28]\n"
"    movs    r1, #4\n"
"    mov     r2, fp\n"
"    blx     sub_fc251d4c\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc1e9484\n"
"    movw    r2, #0x16c2\n"
"loc_fc1e9510:\n" // 2 refs
"    b.n     loc_fc1e9514\n"
"loc_fc1e9512:\n"
"    b.n     loc_fc1e951e\n"
"loc_fc1e9514:\n"
"    ldr     r1, =0xfc1e5848\n" // "ExpDrv.c"
"    movs    r0, #0\n"
"    blx     sub_fc251d9c\n"
"    b.n     loc_fc1e9484\n"
"loc_fc1e951e:\n" // 3 refs
"    ldr     r0, [sp, #40]\n"
"    movs    r5, #1\n"
"    ldr     r1, [r0, #0]\n"
"    cmp     r1, #18\n"
"    beq.n   loc_fc1e952c\n"
"    cmp     r1, #19\n"
"    bne.n   loc_fc1e956a\n"
"loc_fc1e952c:\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    mov     r4, r8\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r1, r0, r1, lsl #2\n"
"    subs    r1, #8\n"
"    ldmia   r1!, {r2, r3, r7}\n"
"    stmia   r4!, {r2, r3, r7}\n"
"    bl      sub_fc1e7cd4\n"
"    ldr     r0, [sp, #40]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x10]\n"
"    ldr     r1, [r0, #0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"    ldr     r0, [sp, #40]\n"
"    bl      sub_fc1ea2e0\n"
"    ldr     r0, [sp, #40]\n"
"    add.w   r0, r0, #0x94\n"
"    ldr     r1, [r0, #0]\n"
"    ldrd    r3, r2, [r0, #24]\n"
"    b.n     loc_fc1e9780\n"
"loc_fc1e956a:\n"
"    cmp     r1, #20\n"
"    beq.n   loc_fc1e957a\n"
"    cmp     r1, #21\n"
"    beq.n   loc_fc1e957a\n"
"    cmp     r1, #22\n"
"    beq.n   loc_fc1e957a\n"
"    cmp     r1, #23\n"
"    bne.n   loc_fc1e95ea\n"
"loc_fc1e957a:\n" // 3 refs
"    add     r3, sp, #12\n"
"    mov     r2, sp\n"
"    add     r1, sp, #28\n"
"    bl      sub_fc1e7eca\n"
"    cmp     r0, #1\n"
"    mov     r4, r0\n"
"    beq.n   loc_fc1e958e\n"
"    cmp     r4, #5\n"
"    bne.n   loc_fc1e95a2\n"
"loc_fc1e958e:\n"
"    ldr     r0, [sp, #40]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x10]\n"
"    ldr     r1, [r0, #0]\n"
"    mov     r0, sp\n"
"    blx     r7\n"
"    b.n     loc_fc1e95c8\n"
"loc_fc1e95a2:\n"
"    cmp     r4, #2\n"
"    beq.n   loc_fc1e95aa\n"
"    cmp     r4, #6\n"
"    bne.n   loc_fc1e95d4\n"
"loc_fc1e95aa:\n"
"    ldr     r0, [sp, #40]\n"
"    mov     r2, r4\n"
"    mov.w   r1, #1\n"
"    add.w   r0, r0, #0xa4\n"
"    ldrd    r7, r3, [r0]\n"
"    mov     r0, sp\n"
"    blx     r7\n"
"    ldr     r0, [sp, #40]\n"
"    add     r1, sp, #28\n"
"    mov     r2, sp\n"
"    bl      sub_fc1e916e\n"
"loc_fc1e95c8:\n"
"    ldr     r2, [sp, #12]\n"
"    mov     r1, r4\n"
"    ldr     r0, [sp, #40]\n"
"    bl      sub_fc1e9358\n"
"    b.n     loc_fc1e9786\n"
"loc_fc1e95d4:\n"
"    ldr     r0, [sp, #40]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x10]\n"
"    ldr     r1, [r0, #0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    b.n     loc_fc1e9786\n"
"loc_fc1e95ea:\n"
"    cmp     r1, #0x24\n"
"    beq.n   loc_fc1e95f2\n"
"    cmp     r1, #0x25\n"
"    bne.n   loc_fc1e9624\n"
"loc_fc1e95f2:\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    mov     r4, r8\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r1, r0, r1, lsl #2\n"
"    subs    r1, #8\n"
"    ldmia   r1!, {r2, r3, r7}\n"
"    stmia   r4!, {r2, r3, r7}\n"
"    bl      sub_fc1e6e78\n"
"    ldr     r0, [sp, #40]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #16]\n"
"    ldr     r1, [r0, #0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"    ldr     r0, [sp, #40]\n"
"    bl      sub_fc1e7252\n"
"    b.n     loc_fc1e9786\n"
"loc_fc1e9624:\n"
"    adds    r1, r0, #4\n"
"    mov     r4, r8\n"
"    ldmia   r1!, {r2, r3, r7}\n"
"    stmia   r4!, {r2, r3, r7}\n"
"    ldr     r1, [r0, #0]\n"
"    cmp     r1, #40\n"
"    bcs.n   loc_fc1e9662\n"
"    tbb     [pc, r1]\n" // (jumptable: r1, 40 elements)
"branchtable_fc1e9636:\n"
"    .byte ((loc_fc1e965e - branchtable_fc1e9636) / 2)\n" // (case 0)
"    .byte ((loc_fc1e965e - branchtable_fc1e9636) / 2)\n" // (case 1)
"    .byte ((loc_fc1e9664 - branchtable_fc1e9636) / 2)\n" // (case 2)
"    .byte ((loc_fc1e966a - branchtable_fc1e9636) / 2)\n" // (case 3)
"    .byte ((loc_fc1e966a - branchtable_fc1e9636) / 2)\n" // (case 4)
"    .byte ((loc_fc1e966a - branchtable_fc1e9636) / 2)\n" // (case 5)
"    .byte ((loc_fc1e965e - branchtable_fc1e9636) / 2)\n" // (case 6)
"    .byte ((loc_fc1e9664 - branchtable_fc1e9636) / 2)\n" // (case 7)
"    .byte ((loc_fc1e966a - branchtable_fc1e9636) / 2)\n" // (case 8)
"    .byte ((loc_fc1e966a - branchtable_fc1e9636) / 2)\n" // (case 9)
"    .byte ((loc_fc1e967c - branchtable_fc1e9636) / 2)\n" // (case 10)
"    .byte ((loc_fc1e967c - branchtable_fc1e9636) / 2)\n" // (case 11)
"    .byte ((loc_fc1e9764 - branchtable_fc1e9636) / 2)\n" // (case 12)
"    .byte ((loc_fc1e976a - branchtable_fc1e9636) / 2)\n" // (case 13)
"    .byte ((loc_fc1e976a - branchtable_fc1e9636) / 2)\n" // (case 14)
"    .byte ((loc_fc1e976a - branchtable_fc1e9636) / 2)\n" // (case 15)
"    .byte ((loc_fc1e976a - branchtable_fc1e9636) / 2)\n" // (case 16)
"    .byte ((loc_fc1e9770 - branchtable_fc1e9636) / 2)\n" // (case 17)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 18)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 19)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 20)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 21)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 22)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 23)
"    .byte ((loc_fc1e9670 - branchtable_fc1e9636) / 2)\n" // (case 24)
"    .byte ((loc_fc1e9676 - branchtable_fc1e9636) / 2)\n" // (case 25)
"    .byte ((loc_fc1e9676 - branchtable_fc1e9636) / 2)\n" // (case 26)
"    .byte ((loc_fc1e9676 - branchtable_fc1e9636) / 2)\n" // (case 27)
"    .byte ((loc_fc1e9684 - branchtable_fc1e9636) / 2)\n" // (case 28)
"    .byte ((loc_fc1e9684 - branchtable_fc1e9636) / 2)\n" // (case 29)
"    .byte ((loc_fc1e968a - branchtable_fc1e9636) / 2)\n" // (case 30)
"    .byte ((loc_fc1e96b4 - branchtable_fc1e9636) / 2)\n" // (case 31)
"    .byte ((loc_fc1e96de - branchtable_fc1e9636) / 2)\n" // (case 32)
"    .byte ((loc_fc1e9708 - branchtable_fc1e9636) / 2)\n" // (case 33)
"    .byte ((loc_fc1e9732 - branchtable_fc1e9636) / 2)\n" // (case 34)
"    .byte ((loc_fc1e9732 - branchtable_fc1e9636) / 2)\n" // (case 35)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 36)
"    .byte ((loc_fc1e9774 - branchtable_fc1e9636) / 2)\n" // (case 37)
"    .byte ((loc_fc1e9738 - branchtable_fc1e9636) / 2)\n" // (case 38)
"    .byte ((loc_fc1e973e - branchtable_fc1e9636) / 2)\n" // (case 39)
"    .align 1\n"
"loc_fc1e965e:\n" // 3 refs
"    bl      sub_fc1e5920\n"
"loc_fc1e9662:\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9664:\n" // 2 refs
"    bl      sub_fc1e5b8c\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e966a:\n" // 5 refs
"    bl      sub_fc1e5da4\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9670:\n"
"    bl      sub_fc1e6026\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9676:\n" // 3 refs
"    bl      sub_fc1e61f4\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e967c:\n" // 2 refs
"    bl      sub_fc1e6632_my\n" // ->
"    movs    r5, #0\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9684:\n" // 2 refs
"    bl      sub_fc1e672c\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e968a:\n"
"    ldrh    r1, [r0, #4]\n"
"    strh.w  r1, [sp, #28]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #30]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #32]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #34]\n"
"    ldrh    r1, [r0, #12]\n"
"    strh.w  r1, [sp, #36]\n"
"    ldrh    r1, [r6, #10]\n"
"    strh.w  r1, [sp, #38]\n"
"    bl      sub_fc1e6bbe\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e96b4:\n"
"    ldrh    r1, [r0, #4]\n"
"    strh.w  r1, [sp, #28]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #30]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #32]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #34]\n"
"    ldrh    r1, [r6, #8]\n"
"    strh.w  r1, [sp, #36]\n"
"    ldrh    r1, [r6, #10]\n"
"    strh.w  r1, [sp, #38]\n"
"    bl      sub_fc1ea17e\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e96de:\n"
"    ldrh    r1, [r6, #0]\n"
"    strh.w  r1, [sp, #28]\n"
"    ldrh    r1, [r0, #6]\n"
"    strh.w  r1, [sp, #30]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #32]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #34]\n"
"    ldrh    r1, [r6, #8]\n"
"    strh.w  r1, [sp, #36]\n"
"    ldrh    r1, [r6, #10]\n"
"    strh.w  r1, [sp, #38]\n"
"    bl      sub_fc1ea1fa\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9708:\n"
"    ldrh    r1, [r6, #0]\n"
"    strh.w  r1, [sp, #28]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #30]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #32]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #34]\n"
"    ldrh    r1, [r0, #12]\n"
"    strh.w  r1, [sp, #36]\n"
"    ldrh    r1, [r6, #10]\n"
"    strh.w  r1, [sp, #38]\n"
"    bl      sub_fc1ea270\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9732:\n" // 2 refs
"    bl      sub_fc1e6c78\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9738:\n"
"    bl      sub_fc1e731a\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e973e:\n"
"    bl      sub_fc1e7708\n"
"    b.n     loc_fc1e9774\n"
".ltorg\n" //fc1e9744: literal pool
"loc_fc1e9764:\n" // objdump lost sync, reconstructed
"    bl      sub_fc1e78b2\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e976a:\n" // 4 refs
"    bl      sub_fc1e7a26\n"
"    b.n     loc_fc1e9774\n"
"loc_fc1e9770:\n"
"    bl      sub_fc1e7b42\n"
"loc_fc1e9774:\n" // 23 refs
"    ldr     r0, [sp, #40]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #16]\n"
"    ldr     r1, [r0, #0]\n"
"loc_fc1e9780:\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"loc_fc1e9786:\n" // 3 refs
"    ldr     r0, [sp, #40]\n"
"    ldr     r0, [r0, #0]\n"
"    cmp     r0, #16\n"
"    beq.n   loc_fc1e97aa\n"
"    bgt.n   loc_fc1e979e\n"
"    cmp     r0, #1\n"
"    beq.n   loc_fc1e97aa\n"
"    cmp     r0, #4\n"
"    beq.n   loc_fc1e97aa\n"
"    cmp     r0, #14\n"
"    bne.n   loc_fc1e97dc\n"
"    b.n     loc_fc1e97aa\n"
"loc_fc1e979e:\n"
"    cmp     r0, #19\n"
"    beq.n   loc_fc1e97aa\n"
"    cmp     r0, #23\n"
"    beq.n   loc_fc1e97aa\n"
"    cmp     r0, #26\n"
"    bne.n   loc_fc1e97dc\n"
"loc_fc1e97aa:\n" // 6 refs
"    ldrsh.w r0, [r6]\n"
"    mov     r2, sl\n"
"    cmp     r0, sl\n"
"    beq.n   loc_fc1e97bc\n"
"    ldrsh.w r1, [r6, #8]\n"
"    cmp     r1, r2\n"
"    bne.n   loc_fc1e97d4\n"
"loc_fc1e97bc:\n"
"    add     r0, sp, #16\n"
"    bl      sub_fc288822\n"
"    ldrh.w  r0, [sp, #16]\n"
"    strh.w  r0, [sp, #28]\n"
"    ldrh.w  r0, [sp, #24]\n"
"    strh.w  r0, [sp, #36]\n"
"    b.n     loc_fc1e97dc\n"
"loc_fc1e97d4:\n"
"    strh.w  r0, [sp, #28]\n"
"    strh.w  r1, [sp, #36]\n"
"loc_fc1e97dc:\n" // 3 refs
"    cmp     r5, #1\n"
"    ldr     r0, [sp, #40]\n"
"    bne.n   loc_fc1e9814\n"
"    movs    r2, #12\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r4, r0, r1, lsl #2\n"
"    ldr     r0, =0x530e4\n"
"    subs    r4, #8\n"
"    add     r1, sp, #28\n"
"    blx     sub_fc251dbc\n"
"    ldr     r0, =0x530e4\n"
"    movs    r2, #12\n"
"    add     r1, sp, #28\n"
"    adds    r0, #12\n"
"    blx     sub_fc251dbc\n"
"    ldr     r0, =0x530e4\n"
"    movs    r2, #12\n"
"    mov     r1, r4\n"
"    adds    r0, #24\n"
"    blx     sub_fc251dbc\n"
"    b.n     loc_fc1e985e\n"
"loc_fc1e9814:\n"
"    ldr     r0, [r0, #0]\n"
"    mov.w   r3, #1\n"
"    cmp     r0, #11\n"
"    bne.n   loc_fc1e983e\n"
"    movs    r2, #0\n"
"    mov     r1, r3\n"
"    strd    r2, r3, [sp]\n"
"    movs    r0, #0\n"
"    mov     r2, r3\n"
"    bl      sub_fc1e5766\n"
"    movs    r3, #1\n"
"    movs    r2, #0\n"
"    mov     r1, r3\n"
"    movs    r0, #0\n"
"    strd    r2, r3, [sp]\n"
"    mov     r2, r3\n"
"    b.n     loc_fc1e985a\n"
"loc_fc1e983e:\n"
"    movs    r2, #1\n"
"    strd    r2, r3, [sp]\n"
"    mov     r3, r2\n"
"    mov     r1, r2\n"
"    mov     r0, r2\n"
"    bl      sub_fc1e5766\n"
"    movs    r3, #1\n"
"    str     r3, [sp, #0]\n"
"    mov     r2, r3\n"
"    mov     r1, r3\n"
"    mov     r0, r3\n"
"    str     r3, [sp, #4]\n"
"loc_fc1e985a:\n"
"    bl      sub_fc1e58a4\n"
"loc_fc1e985e:\n" // 3 refs
"    ldr     r0, [sp, #40]\n"
"    bl      sub_fc1ea102\n"
"    b.n     loc_fc1e93f8\n"
".ltorg\n"
    );
}

//loc_fc1e6632:
void __attribute__((naked,noinline)) sub_fc1e6632_my() {
asm volatile (
"    stmdb   sp!, {r4, r5, r6, r7, r8, lr}\n"
"    ldr     r7, =0xbba4\n"
"    movs    r1, #0x3e\n"
"    mov     r4, r0\n"
"    ldr     r0, [r7, #28]\n"
"    blx     sub_fc251c1c\n"
"    movs    r2, #0\n"
"    ldrsh.w r0, [r4, #4]\n"
"    movs    r3, #1\n"
"    mov     r1, r2\n"
"    bl      sub_fc1e54a4\n"
"    mov     r6, r0\n"
"    ldrsh.w r0, [r4, #6]\n"
"    bl      sub_fc1e55f6\n"
"    ldrsh.w r0, [r4, #8]\n"
"    bl      sub_fc1e563a\n"
"    ldrsh.w r0, [r4, #10]\n"
"    bl      sub_fc1e567e\n"
"    ldrsh.w r0, [r4, #12]\n"
"    movs    r1, #0\n"
"    bl      sub_fc1e56c2\n"
"    mov     r5, r0\n"
"    ldr     r0, [r4, #0]\n"
"    ldr.w   r8, =0x530fc\n"
"    cmp     r0, #11\n"
"    bne.n   loc_fc1e6686\n"
"    movs    r6, #0\n"
"    mov     r5, r6\n"
"    b.n     loc_fc1e669e\n"
"loc_fc1e6686:\n"
"    cmp     r6, #1\n"
"    bne.n   loc_fc1e669e\n"
"    ldrsh.w r0, [r4, #4]\n"
"    movs    r2, #2\n"
"    ldr     r1, =0xfc1e543b\n" // sub
"    bl      sub_fc19de16\n"
"    strh    r0, [r4, #4]\n"
"    movs    r0, #0\n"
"    str     r0, [r7, #40]\n"
"    b.n     loc_fc1e66a4\n"
"loc_fc1e669e:\n"
"    ldrh.w  r0, [r8]\n"
"    strh    r0, [r4, #4]\n"
"loc_fc1e66a4:\n"
"    cmp     r5, #1\n"
"    bne.n   loc_fc1e66b6\n"
"    ldrsh.w r0, [r4, #12]\n"
"    movs    r2, #32\n"
"    ldr     r1, =0xfc1e548f\n" // sub
"    bl      sub_fc1ea154\n"
"    b.n     loc_fc1e66ba\n"
"loc_fc1e66b6:\n"
"    ldrh.w  r0, [r8, #8]\n"
"loc_fc1e66ba:\n"
"    strh    r0, [r4, #12]\n"
"    ldrsh.w r0, [r4, #6]\n"
"    bl      sub_fc2a66ca_my\n" // ->
"    ldr     pc, =0xfc1e66c5\n" // continue in ROM, thumb
".ltorg\n"
    );
}

//loc_fc2a66ca:
void __attribute__((naked,noinline)) sub_fc2a66ca_my() {
asm volatile (
"    push    {r4, r5, r6, lr}\n"
"    ldr     r5, =0xb7c8\n"
"    mov     r4, r0\n"
"    ldr     r0, [r5, #4]\n"
"    cmp     r0, #1\n"
"    beq.n   loc_fc2a66e2\n"
"    movs    r0, #0\n"
"    movw    r2, #0x154\n"
"    ldr     r1, =0xfc2a6800\n" // "Shutter.c"
"    blx     sub_fc251d9c\n"
"loc_fc2a66e2:\n"
"    ldr     r0, =0xfffff400\n"
"    cmp     r4, r0\n"
"    bne.n   loc_fc2a66ec\n"
"    ldrsh.w r4, [r5, #2]\n"
"loc_fc2a66ec:\n"
"    strh    r4, [r5, #2]\n"
"    cmp     r4, r0\n"
"    bne.n   loc_fc2a66fe\n"
"    movs    r0, #0\n"
"    movw    r2, #0x15a\n"
"    ldr     r1, =0xfc2a6800\n" // "Shutter.c"
"    blx     sub_fc251d9c\n"
"loc_fc2a66fe:\n"
"    mov     r0, r4\n"
//"    bl      sub_fc0a950e\n"  // - _apex2us
"    bl      apex2us\n"         // +

//"    mov     r4, r0\n"        // - removed due to below nullsub
//"    bl      sub_fc0db264\n"  // - nullsub
//"    mov     r0, r4\n"        // - 
"    bl      sub_fc0db7f2\n"
"    lsls    r0, r0, #31\n"
"    beq.n   loc_fc2a6724\n"
"    ldmia.w sp!, {r4, r5, r6, lr}\n"
"    movs    r0, #0\n"
"    movw    r2, #0x15f\n"
"    ldr     r1, =0xfc2a6800\n" // "Shutter.c"
//"    b.w     loc_fc2513cc\n"  // - sub_10c5c3d, DebugAssert
"    ldr     pc, =0xfc2513cd\n" // + replacement for the above b.w instruction, thumb address
"loc_fc2a6724:\n"
"    pop     {r4, r5, r6, pc}\n"
".ltorg\n"
    );
}

