Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/UART_RX_tb_isim_beh.exe -prj C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/UART_RX_tb_beh.prj work.UART_RX_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/RX_SHIFT_REG.v" into library work
Analyzing Verilog file "C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/RX_REMAP.v" into library work
Analyzing Verilog file "C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/RX_DATAPATH.v" into library work
Analyzing Verilog file "C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/RX_Control.v" into library work
Analyzing Verilog file "C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/UART_RX.v" into library work
Analyzing Verilog file "C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/UART_RX_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module RX_CONTROL
Compiling module RX_SHIFT_REG
Compiling module RX_REMAP
Compiling module RX_DATAPATH
Compiling module UART_RX
Compiling module UART_RX_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Charles/Desktop/CECS460/CECS460_SOPC_UART/Project3_UART_RX/UART_RX_tb_isim_beh.exe
Fuse Memory Usage: 28020 KB
Fuse CPU Usage: 312 ms
