INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ipshared/ee05/sim/binadd4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/sim/BCDAWOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_1_0/sim/BCDAWOC_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_2_0/sim/BCDAWOC_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/BCDAWOC/hdl/BCDAWOC_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_xlconstant_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_xlconstant_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/sim/dig_reduce_BCDAWOC_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_reduce_BCDAWOC_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/dig_reduce/sim/dig_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_reduce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/dig_reduce/hdl/dig_reduce_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_reduce_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/sim/mod_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_2' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_3' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/ipshared/ee05/sim/binadd4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/ipshared/ee05/sim/binadd4b.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_binadd4b_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_2' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_3' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_binadd4b_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_6
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_6_xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_xlconstant_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_xlconstant_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/ipshared/2df7/sim/BCDAWOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/ipshared/2df7/sim/BCDAWOC.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_0/sim/dig_reduce_BCDAWOC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_reduce_BCDAWOC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_2' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_3' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/ipshared/ee05/sim/binadd4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/ipshared/ee05/sim/binadd4b.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_binadd4b_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_2' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_3' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_binadd4b_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_6
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_6_xlconstant
WARNING: [VRFC 10-3609] overwriting previous definition of module 'xlconstant_v1_1_6_xlconstant' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_xlconstant_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_xlconstant_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_1/sim/dig_reduce_BCDAWOC_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_reduce_BCDAWOC_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_6
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_6_xlconstant
WARNING: [VRFC 10-3609] overwriting previous definition of module 'xlconstant_v1_1_6_xlconstant' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_xlconstant_0_0/sim/dig_reduce_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_reduce_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_2' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_3' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/ipshared/ee05/sim/binadd4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/ipshared/ee05/sim/binadd4b.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_binadd4b_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_2' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HA_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_HA_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binadd4b_FA_0_3' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_binadd4b_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" into library util_vector_logic_v2_0_1
INFO: [VRFC 10-311] analyzing module util_vector_logic_v2_0_1_util_vector_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'util_vector_logic_v2_0_1_util_vector_logic' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_util_vector_logic_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_util_vector_logic_0_1' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_6
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_6_xlconstant
WARNING: [VRFC 10-3609] overwriting previous definition of module 'xlconstant_v1_1_6_xlconstant' [C:/dsdl/exp1/exp1/exp1.srcs/sources_1/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_xlconstant_0_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BCDAWOC_xlconstant_0_0' [C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/mod_3/ip/mod_3_dig_reduce_0_0/src/dig_reduce_BCDAWOC_0_2/sim/dig_reduce_BCDAWOC_0_2.v" into library xil_defaultlib
