<!DOCTYPE html>
<html lang="en" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Cascade Clocks and Race Condition Handling | Celox</title>
    <meta name="description" content="JIT simulator for Veryl HDL">
    <meta name="generator" content="VitePress v1.6.4">
    <link rel="preload stylesheet" href="/celox/assets/style.CD8aPglk.css" as="style">
    <link rel="preload stylesheet" href="/celox/vp-icons.css" as="style">
    
    <script type="module" src="/celox/assets/app.B4egYOM3.js"></script>
    <link rel="preload" href="/celox/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/celox/assets/chunks/theme.BvEduw-8.js">
    <link rel="modulepreload" href="/celox/assets/chunks/framework.ojwJKwrc.js">
    <link rel="modulepreload" href="/celox/assets/internals_cascade-limitations.md.C574WZFl.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"dark",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-78e6fd13><!--[--><!--]--><!--[--><span tabindex="-1" data-v-1cd3b672></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-1cd3b672>Skip to content</a><!--]--><!----><header class="VPNav" data-v-78e6fd13 data-v-17b4c5ed><div class="VPNavBar" data-v-17b4c5ed data-v-2bc63d22><div class="wrapper" data-v-2bc63d22><div class="container" data-v-2bc63d22><div class="title" data-v-2bc63d22><div class="VPNavBarTitle has-sidebar" data-v-2bc63d22 data-v-7f23c66b><a class="title" href="/celox/" data-v-7f23c66b><!--[--><!--]--><!----><span data-v-7f23c66b>Celox</span><!--[--><!--]--></a></div></div><div class="content" data-v-2bc63d22><div class="content-body" data-v-2bc63d22><!--[--><!--]--><div class="VPNavBarSearch search" data-v-2bc63d22><!----></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-2bc63d22 data-v-30290ed5><span id="main-nav-aria-label" class="visually-hidden" data-v-30290ed5> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/guide/introduction.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Guide</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/api/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>API</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/internals/architecture.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Internals</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/benchmarks/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Benchmarks</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://github.com/celox-sim/celox" target="_blank" rel="noreferrer" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>GitHub</span><!--]--></a><!--]--><!--]--></nav><div class="VPFlyout VPNavBarTranslations translations" data-v-2bc63d22 data-v-7aa4ad2b data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="Change language" data-v-d547690c><span class="text" data-v-d547690c><span class="vpi-languages option-icon" data-v-d547690c></span><!----><span class="vpi-chevron-down text-icon" data-v-d547690c></span></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="items" data-v-7aa4ad2b><p class="title" data-v-7aa4ad2b>English</p><!--[--><div class="VPMenuLink" data-v-7aa4ad2b data-v-54835435><a class="VPLink link" href="/celox/ja/internals/cascade-limitations.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><!--]--><!--]--></div></div></div><div class="VPNavBarAppearance appearance" data-v-2bc63d22 data-v-2b9118fd><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-2b9118fd data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-2bc63d22 data-v-a6c2ce62 data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-2bc63d22 data-v-cb87d0cc data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-d547690c><span class="vpi-more-horizontal icon" data-v-d547690c></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="group translations" data-v-cb87d0cc><p class="trans-title" data-v-cb87d0cc>English</p><!--[--><div class="VPMenuLink" data-v-cb87d0cc data-v-54835435><a class="VPLink link" href="/celox/ja/internals/cascade-limitations.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><div class="group" data-v-cb87d0cc><div class="item appearance" data-v-cb87d0cc><p class="label" data-v-cb87d0cc>Appearance</p><div class="appearance-action" data-v-cb87d0cc><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-cb87d0cc data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div></div></div><div class="group" data-v-cb87d0cc><div class="item social-links" data-v-cb87d0cc><div class="VPSocialLinks social-links-list" data-v-cb87d0cc data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-2bc63d22 data-v-554d65f5><span class="container" data-v-554d65f5><span class="top" data-v-554d65f5></span><span class="middle" data-v-554d65f5></span><span class="bottom" data-v-554d65f5></span></span></button></div></div></div></div><div class="divider" data-v-2bc63d22><div class="divider-line" data-v-2bc63d22></div></div></div><!----></header><div class="VPLocalNav has-sidebar empty" data-v-78e6fd13 data-v-7c6a6c5c><div class="container" data-v-7c6a6c5c><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-7c6a6c5c><span class="vpi-align-left menu-icon" data-v-7c6a6c5c></span><span class="menu-text" data-v-7c6a6c5c>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-7c6a6c5c data-v-7fbe56ad><button data-v-7fbe56ad>Return to top</button><!----></div></div></div><aside class="VPSidebar" data-v-78e6fd13 data-v-03a8afa2><div class="curtain" data-v-03a8afa2></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-03a8afa2><span class="visually-hidden" id="sidebar-aria-label" data-v-03a8afa2> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="no-transition group" data-v-aefa037f><section class="VPSidebarItem level-0 has-active" data-v-aefa037f data-v-3478fe6e><div class="item" role="button" tabindex="0" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><h2 class="text" data-v-3478fe6e>Internals</h2><!----></div><div class="items" data-v-3478fe6e><!--[--><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/architecture.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Architecture</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/ir-reference.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>IR Reference</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/optimizations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Optimizations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/four-state.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>4-State Simulation</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/combinational-analysis.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Combinational Analysis</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/cascade-limitations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Cascade Limitations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/status.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Status</p><!--]--></a><!----></div><!----></div><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-78e6fd13 data-v-b96f5c59><div class="VPDoc has-sidebar has-aside" data-v-b96f5c59 data-v-f11b51ce><!--[--><!--]--><div class="container" data-v-f11b51ce><div class="aside" data-v-f11b51ce><div class="aside-curtain" data-v-f11b51ce></div><div class="aside-container" data-v-f11b51ce><div class="aside-content" data-v-f11b51ce><div class="VPDocAside" data-v-f11b51ce data-v-af4dcdc7><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-af4dcdc7 data-v-a2659a06><div class="content" data-v-a2659a06><div class="outline-marker" data-v-a2659a06></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-a2659a06>On this page</div><ul class="VPDocOutlineItem root" data-v-a2659a06 data-v-acb09b19><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-af4dcdc7></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-f11b51ce><div class="content-container" data-v-f11b51ce><!--[--><!--]--><main class="main" data-v-f11b51ce><div style="position:relative;" class="vp-doc _celox_internals_cascade-limitations" data-v-f11b51ce><div><h1 id="cascade-clocks-and-race-condition-handling" tabindex="-1">Cascade Clocks and Race Condition Handling <a class="header-anchor" href="#cascade-clocks-and-race-condition-handling" aria-label="Permalink to &quot;Cascade Clocks and Race Condition Handling&quot;">​</a></h1><p>This document explains the resolution strategies and implementation details for cascade clocks (chained clocks) and the race conditions they can cause in Celox.</p><h2 id="_1-consistency-guarantees-for-cascade-clocks" tabindex="-1">1. Consistency Guarantees for Cascade Clocks <a class="header-anchor" href="#_1-consistency-guarantees-for-cascade-clocks" aria-label="Permalink to &quot;1. Consistency Guarantees for Cascade Clocks&quot;">​</a></h2><p>The current implementation uses multi-phase evaluation to guarantee logical consistency when multiple clocks (and trigger signals) change at the same simulation time.</p><h3 id="consistency-in-combinational-cascades" tabindex="-1">Consistency in Combinational Cascades <a class="header-anchor" href="#consistency-in-combinational-cascades" aria-label="Permalink to &quot;Consistency in Combinational Cascades&quot;">​</a></h3><p>Even when a change in clock <code>clk</code> drives another clock <code>gclk</code> through a combinational circuit (<code>assign</code>), the FF update timing is properly controlled.</p><div class="language-veryl vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">veryl</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>assign gclk = clk;</span></span>
<span class="line"><span></span></span>
<span class="line"><span>always_ff (clk) {</span></span>
<span class="line"><span>    cnt1 = cnt1 + 1;</span></span>
<span class="line"><span>}</span></span>
<span class="line"><span></span></span>
<span class="line"><span>always_ff (gclk) {</span></span>
<span class="line"><span>    cnt2 = cnt2 + cnt1; // Must correctly reference the &quot;pre-update&quot; value of cnt1</span></span>
<span class="line"><span>}</span></span></code></pre></div><ul><li><strong>Behavior</strong>: <ol><li><strong>Phase 1 (Discovery)</strong>: Detect the edges of <code>clk</code> and <code>gclk</code>. Execute each FF block in <code>eval_only</code> (computation phase) and hold the results in a temporary area (Working Region). At this point, the computation of <code>cnt2</code> uses the value of <code>cnt1</code> from the not-yet-updated Stable region.</li><li><strong>Phase 2 (Apply)</strong>: After all triggered domains have been evaluated, commit the results to the Stable region all at once.</li><li><strong>Phase 3 (Stabilize)</strong>: Re-evaluate combinational circuits based on the updated values.</li></ol></li></ul><p>This guarantees &quot;non-blocking assignment&quot; behavior consistent with physical RTL semantics.</p><h3 id="sequential-cascades-e-g-clock-division" tabindex="-1">Sequential Cascades (e.g., Clock Division) <a class="header-anchor" href="#sequential-cascades-e-g-clock-division" aria-label="Permalink to &quot;Sequential Cascades (e.g., Clock Division)&quot;">​</a></h3><p>When an FF output serves as a trigger for another FF (e.g., a clock divider), the trigger discovery loop handles this correctly.</p><div class="language-veryl vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">veryl</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>always_ff (clk) {</span></span>
<span class="line"><span>    clk_div = ~clk_div;</span></span>
<span class="line"><span>}</span></span>
<span class="line"><span></span></span>
<span class="line"><span>always_ff (clk_div) {</span></span>
<span class="line"><span>    cnt = cnt + 1;</span></span>
<span class="line"><span>}</span></span></code></pre></div><ul><li><strong>Behavior</strong>: <ul><li>When the evaluation of <code>clk</code> causes <code>clk_div</code> to change, the &quot;trigger discovery loop&quot; within the main loop detects this and adds the <code>clk_div</code> domain to the execution list within the same simulation step.</li><li>Thanks to multi-phase evaluation, even though the change in <code>clk_div</code> is visible, the update of <code>cnt</code> is synchronized with the updates of other signals driven by <code>clk</code>.</li></ul></li></ul><h2 id="_2-verified-tests" tabindex="-1">2. Verified Tests <a class="header-anchor" href="#_2-verified-tests" aria-label="Permalink to &quot;2. Verified Tests&quot;">​</a></h2><p>These behaviors are verified in <code>tests/cascade_race.rs</code>, where all tests are confirmed to <strong>PASS</strong>.</p><ul><li><code>test_cascade_race_condition</code>: Verifies prevention of premature value capture in combinational cascades.</li><li><code>test_sequential_cascade_race_condition</code>: Verifies correctness of trigger propagation in sequential cascades (divided clocks).</li></ul><h2 id="_3-implementation-details" tabindex="-1">3. Implementation Details <a class="header-anchor" href="#_3-implementation-details" aria-label="Permalink to &quot;3. Implementation Details&quot;">​</a></h2><ol><li><strong>Working Region (2-Region Memory)</strong>: A Working region was introduced to temporarily hold computation results instead of applying them immediately.</li><li><strong>Split Blocks (eval_only / apply)</strong>: The JIT compiler generates FF blocks split into two execution units: &quot;compute&quot; and &quot;update.&quot;</li><li><strong>Trigger Discovery Loop</strong>: Within a simulation step, evaluation and combinational propagation repeat until no signal change triggers a new domain.</li></ol><h2 id="_4-current-limitations" tabindex="-1">4. Current Limitations <a class="header-anchor" href="#_4-current-limitations" aria-label="Permalink to &quot;4. Current Limitations&quot;">​</a></h2><ul><li><strong>Circular Dependencies (Zero-delay Loop)</strong>: If a combinational loop exists between clocks, it is statically detected and rejected as a <code>CombinationalLoop</code> error at simulator build time (<code>Simulator::builder().build()</code>).</li><li><strong>Single-phase Optimization</strong>: When only a single trigger fires in a simulation step and it is not a cascade target, the eval_only/apply split is skipped and <code>eval_apply_ff_at</code> is used for batch execution as an optimization. This decision is made on a per-step basis, not based on the overall design properties.</li></ul></div></div></main><footer class="VPDocFooter" data-v-f11b51ce data-v-b4c0708c><!--[--><!--]--><!----><nav class="prev-next" aria-labelledby="doc-footer-aria-label" data-v-b4c0708c><span class="visually-hidden" id="doc-footer-aria-label" data-v-b4c0708c>Pager</span><div class="pager" data-v-b4c0708c><a class="VPLink link pager-link prev" href="/celox/internals/combinational-analysis.html" data-v-b4c0708c><!--[--><span class="desc" data-v-b4c0708c>Previous page</span><span class="title" data-v-b4c0708c>Combinational Analysis</span><!--]--></a></div><div class="pager" data-v-b4c0708c><a class="VPLink link pager-link next" href="/celox/internals/status.html" data-v-b4c0708c><!--[--><span class="desc" data-v-b4c0708c>Next page</span><span class="title" data-v-b4c0708c>Status</span><!--]--></a></div></nav></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"api_index.md\":\"hM18XMJy\",\"api_index_classes_simulation.md\":\"BfvmXsUl\",\"api_index_classes_simulationtimeouterror.md\":\"B367UIoB\",\"api_index_classes_simulator.md\":\"Bq79z6Ek\",\"api_index_functions_fourstate.md\":\"B6Nqtw-m\",\"api_index_functions_isfourstatevalue.md\":\"CPEip39Q\",\"api_index_index.md\":\"Cf4tZd4M\",\"api_index_interfaces_eventhandle.md\":\"Cq5VHhQk\",\"api_index_interfaces_fourstatevalue.md\":\"tT8cEFgI\",\"api_index_interfaces_loopbreak.md\":\"DJo00mi9\",\"api_index_interfaces_moduledefinition.md\":\"BQJzq7lz\",\"api_index_interfaces_portinfo.md\":\"Byj-R0Tr\",\"api_index_interfaces_simulatoroptions.md\":\"DnQFEz9y\",\"api_index_interfaces_trueloopspec.md\":\"CTBCXiJC\",\"api_index_variables_x.md\":\"jKOUQVMR\",\"api_matchers_functions_fourstateref.md\":\"rv2T-j8W\",\"api_matchers_functions_setupmatchers.md\":\"D7Fw3Mno\",\"api_matchers_index.md\":\"GOj45ELh\",\"api_matchers_interfaces_fourstateref.md\":\"BEdvse1D\",\"benchmarks_index.md\":\"dBNbvMtb\",\"four_state_test_plan.md\":\"CXicuy-I\",\"guide_four-state.md\":\"B6iIK6AF\",\"guide_getting-started.md\":\"B8pc50-W\",\"guide_introduction.md\":\"CY92ME8Q\",\"guide_type-conversion.md\":\"sLbc0vCh\",\"guide_vite-plugin.md\":\"DuqBj5Xj\",\"guide_writing-tests.md\":\"C0RGmR0p\",\"index.md\":\"wqRbgMYo\",\"internals_architecture.md\":\"00cIHfW1\",\"internals_cascade-limitations.md\":\"C574WZFl\",\"internals_combinational-analysis.md\":\"BWik8bCz\",\"internals_four-state.md\":\"IXE4bhzu\",\"internals_ir-reference.md\":\"Deqwt-jg\",\"internals_optimizations.md\":\"BfDu_kPw\",\"internals_status.md\":\"DfHIKMxH\",\"ja_benchmarks_index.md\":\"CGE9QoPj\",\"ja_guide_four-state.md\":\"CA4NTfa-\",\"ja_guide_getting-started.md\":\"Bu1mZxCe\",\"ja_guide_introduction.md\":\"dS6uHIfS\",\"ja_guide_type-conversion.md\":\"CKsgcrO8\",\"ja_guide_vite-plugin.md\":\"hEJXH7gj\",\"ja_guide_writing-tests.md\":\"dtVMA6Wh\",\"ja_index.md\":\"BzISeC8_\",\"ts_testbench_gap_analysis.md\":\"Drn0aM23\",\"ts_testbench_implementation_plan.md\":\"GRnWceXL\",\"ts_testbench_vision.md\":\"Brj-MiwV\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Celox\",\"description\":\"JIT simulator for Veryl HDL\",\"base\":\"/celox/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":\"dark\",\"themeConfig\":{\"nav\":[{\"text\":\"Guide\",\"link\":\"/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"Internals\",\"link\":\"/internals/architecture\"},{\"text\":\"Benchmarks\",\"link\":\"/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/guide/\":[{\"text\":\"Guide\",\"items\":[{\"text\":\"Introduction\",\"link\":\"/guide/introduction\"},{\"text\":\"Getting Started\",\"link\":\"/guide/getting-started\"},{\"text\":\"Writing Tests\",\"link\":\"/guide/writing-tests\"},{\"text\":\"4-State Simulation\",\"link\":\"/guide/four-state\"},{\"text\":\"Type Conversion\",\"link\":\"/guide/type-conversion\"},{\"text\":\"Vite Plugin\",\"link\":\"/guide/vite-plugin\"},{\"text\":\"Benchmarks\",\"link\":\"/benchmarks/\"}]}],\"/api/\":[{\"text\":\"API Reference\",\"items\":[{\"text\":\"index\",\"link\":\"/api/index/\",\"collapsed\":true,\"items\":[{\"text\":\"Classes\",\"collapsed\":true,\"items\":[{\"text\":\"Simulation\",\"link\":\"/api/index/classes/Simulation.md\"},{\"text\":\"SimulationTimeoutError\",\"link\":\"/api/index/classes/SimulationTimeoutError.md\"},{\"text\":\"Simulator\",\"link\":\"/api/index/classes/Simulator.md\"}]},{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"EventHandle\",\"link\":\"/api/index/interfaces/EventHandle.md\"},{\"text\":\"FourStateValue\",\"link\":\"/api/index/interfaces/FourStateValue.md\"},{\"text\":\"LoopBreak\",\"link\":\"/api/index/interfaces/LoopBreak.md\"},{\"text\":\"ModuleDefinition\",\"link\":\"/api/index/interfaces/ModuleDefinition.md\"},{\"text\":\"PortInfo\",\"link\":\"/api/index/interfaces/PortInfo.md\"},{\"text\":\"SimulatorOptions\",\"link\":\"/api/index/interfaces/SimulatorOptions.md\"},{\"text\":\"TrueLoopSpec\",\"link\":\"/api/index/interfaces/TrueLoopSpec.md\"}]},{\"text\":\"Variables\",\"collapsed\":true,\"items\":[{\"text\":\"X\",\"link\":\"/api/index/variables/X.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"FourState\",\"link\":\"/api/index/functions/FourState.md\"},{\"text\":\"isFourStateValue\",\"link\":\"/api/index/functions/isFourStateValue.md\"}]}]},{\"text\":\"matchers\",\"link\":\"/api/matchers/\",\"collapsed\":true,\"items\":[{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"FourStateRef\",\"link\":\"/api/matchers/interfaces/FourStateRef.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"fourStateRef\",\"link\":\"/api/matchers/functions/fourStateRef.md\"},{\"text\":\"setupMatchers\",\"link\":\"/api/matchers/functions/setupMatchers.md\"}]}]}]}],\"/internals/\":[{\"text\":\"Internals\",\"items\":[{\"text\":\"Architecture\",\"link\":\"/internals/architecture\"},{\"text\":\"IR Reference\",\"link\":\"/internals/ir-reference\"},{\"text\":\"Optimizations\",\"link\":\"/internals/optimizations\"},{\"text\":\"4-State Simulation\",\"link\":\"/internals/four-state\"},{\"text\":\"Combinational Analysis\",\"link\":\"/internals/combinational-analysis\"},{\"text\":\"Cascade Limitations\",\"link\":\"/internals/cascade-limitations\"},{\"text\":\"Status\",\"link\":\"/internals/status\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/celox-sim/celox\"}]},\"locales\":{\"root\":{\"label\":\"English\",\"lang\":\"en\"},\"ja\":{\"label\":\"Japanese\",\"lang\":\"ja\",\"themeConfig\":{\"nav\":[{\"text\":\"ガイド\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"内部構造\",\"link\":\"/internals/architecture\"},{\"text\":\"ベンチマーク\",\"link\":\"/ja/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/ja/guide/\":[{\"text\":\"ガイド\",\"items\":[{\"text\":\"概要\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"はじめる\",\"link\":\"/ja/guide/getting-started\"},{\"text\":\"テストの書き方\",\"link\":\"/ja/guide/writing-tests\"},{\"text\":\"4 値シミュレーション\",\"link\":\"/ja/guide/four-state\"},{\"text\":\"型変換\",\"link\":\"/ja/guide/type-conversion\"},{\"text\":\"Vite プラグイン\",\"link\":\"/ja/guide/vite-plugin\"}]}]}}}},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>