// Seed: 1639034289
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_1 = 0;
  wire id_2;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd73
) (
    output uwire id_0,
    input  wire  id_1,
    input  tri   _id_2
);
  logic [1  +  -1 : id_2] id_4 = -1;
  logic [1 'b0 : 1] id_5, id_6;
  assign id_6[id_2] = 1;
  always @(*);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
