{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:25:40 2016 " "Info: Processing started: Sat Nov 12 14:25:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiningMachine -c LiningMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LiningMachine -c LiningMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LiningMachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LiningMachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LiningMachine " "Info: Found entity 1: LiningMachine" {  } { { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LiningMachine " "Info: Elaborating entity \"LiningMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "REGrs.bdf 1 1 " "Warning: Using design file REGrs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGrs " "Info: Found entity 1: REGrs" {  } { { "REGrs.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/REGrs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGrs REGrs:MAR " "Info: Elaborating entity \"REGrs\" for hierarchy \"REGrs:MAR\"" {  } { { "LiningMachine.bdf" "MAR" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 720 2440 2536 944 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU2.bdf 1 1 " "Warning: Using design file ALU2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Info: Found entity 1: ALU2" {  } { { "ALU2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:inst " "Info: Elaborating entity \"ALU2\" for hierarchy \"ALU2:inst\"" {  } { { "LiningMachine.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 552 1504 1624 968 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Warning: Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector ALU2:inst\|selector:inst24 " "Info: Elaborating entity \"selector\" for hierarchy \"ALU2:inst\|selector:inst24\"" {  } { { "ALU2.bdf" "inst24" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { { 256 992 1088 608 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU2:inst\|74284:inst2 " "Info: Elaborating entity \"74284\" for hierarchy \"ALU2:inst\|74284:inst2\"" {  } { { "ALU2.bdf" "inst2" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { { 280 544 648 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU2:inst\|74284:inst2 " "Info: Elaborated megafunction instantiation \"ALU2:inst\|74284:inst2\"" {  } { { "ALU2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { { 280 544 648 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU2:inst\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"ALU2:inst\|74285:inst1\"" {  } { { "ALU2.bdf" "inst1" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { { 72 560 664 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU2:inst\|74285:inst1 " "Info: Elaborated megafunction instantiation \"ALU2:inst\|74285:inst1\"" {  } { { "ALU2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { { 72 560 664 264 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU1.bdf 1 1 " "Warning: Using design file ALU1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Info: Found entity 1: ALU1" {  } { { "ALU1.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU2:inst\|ALU1:inst " "Info: Elaborating entity \"ALU1\" for hierarchy \"ALU2:inst\|ALU1:inst\"" {  } { { "ALU2.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU2.bdf" { { 488 552 648 904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU2:inst\|ALU1:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU2:inst\|ALU1:inst\|74181:inst\"" {  } { { "ALU1.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU1.bdf" { { 32 480 600 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU2:inst\|ALU1:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU2:inst\|ALU1:inst\|74181:inst\"" {  } { { "ALU1.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/ALU1.bdf" { { 32 480 600 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "RNM.bdf 1 1 " "Warning: Using design file RNM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RNM " "Info: Found entity 1: RNM" {  } { { "RNM.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RNM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNM RNM:inst7 " "Info: Elaborating entity \"RNM\" for hierarchy \"RNM:inst7\"" {  } { { "LiningMachine.bdf" "inst7" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1008 648 744 1296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "RA.bdf 1 1 " "Warning: Using design file RA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RA " "Info: Found entity 1: RA" {  } { { "RA.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA RNM:inst7\|RA:inst3 " "Info: Elaborating entity \"RA\" for hierarchy \"RNM:inst7\|RA:inst3\"" {  } { { "RNM.bdf" "inst3" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RNM.bdf" { { -64 424 520 96 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MA.bdf 1 1 " "Warning: Using design file MA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Info: Found entity 1: MA" {  } { { "MA.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA RNM:inst7\|MA:inst " "Info: Elaborating entity \"MA\" for hierarchy \"RNM:inst7\|MA:inst\"" {  } { { "RNM.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RNM.bdf" { { 96 424 520 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "RB.bdf 1 1 " "Warning: Using design file RB.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Info: Found entity 1: RB" {  } { { "RB.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RNM:inst7\|RB:inst4 " "Info: Elaborating entity \"RB\" for hierarchy \"RNM:inst7\|RB:inst4\"" {  } { { "RNM.bdf" "inst4" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RNM.bdf" { { 256 424 520 448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "PB.bdf 1 1 " "Warning: Using design file PB.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB " "Info: Found entity 1: PB" {  } { { "PB.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB RNM:inst7\|PB:inst2 " "Info: Elaborating entity \"PB\" for hierarchy \"RNM:inst7\|PB:inst2\"" {  } { { "RNM.bdf" "inst2" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RNM.bdf" { { 448 424 520 640 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "JP.bdf 1 1 " "Warning: Using design file JP.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 JP " "Info: Found entity 1: JP" {  } { { "JP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/JP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JP JP:inst5 " "Info: Elaborating entity \"JP\" for hierarchy \"JP:inst5\"" {  } { { "LiningMachine.bdf" "inst5" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1520 384 480 1680 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24DECODER.bdf 1 1 " "Warning: Using design file 24DECODER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24DECODER " "Info: Found entity 1: 24DECODER" {  } { { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24DECODER JP:inst5\|24DECODER:inst1 " "Info: Elaborating entity \"24DECODER\" for hierarchy \"JP:inst5\|24DECODER:inst1\"" {  } { { "JP.bdf" "inst1" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/JP.bdf" { { 280 352 448 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MOD4.bdf 1 1 " "Warning: Using design file MOD4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MOD4 " "Info: Found entity 1: MOD4" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOD4 JP:inst5\|MOD4:inst " "Info: Elaborating entity \"MOD4\" for hierarchy \"JP:inst5\|MOD4:inst\"" {  } { { "JP.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/JP.bdf" { { 280 208 304 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "START.bdf 1 1 " "Warning: Using design file START.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 START " "Info: Found entity 1: START" {  } { { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START START:inst6 " "Info: Elaborating entity \"START\" for hierarchy \"START:inst6\"" {  } { { "LiningMachine.bdf" "inst6" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1520 216 336 1648 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "SIGNAL.bdf 1 1 " "Warning: Using design file SIGNAL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL " "Info: Found entity 1: SIGNAL" {  } { { "SIGNAL.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/SIGNAL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL SIGNAL:inst10 " "Info: Elaborating entity \"SIGNAL\" for hierarchy \"SIGNAL:inst10\"" {  } { { "LiningMachine.bdf" "inst10" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1304 648 760 1528 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "G.bdf 1 1 " "Warning: Using design file G.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Info: Found entity 1: G" {  } { { "G.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/G.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G SIGNAL:inst10\|G:inst " "Info: Elaborating entity \"G\" for hierarchy \"SIGNAL:inst10\|G:inst\"" {  } { { "SIGNAL.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/SIGNAL.bdf" { { 304 360 456 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "WNR.bdf 1 1 " "Warning: Using design file WNR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WNR " "Info: Found entity 1: WNR" {  } { { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WNR SIGNAL:inst10\|WNR:inst2 " "Info: Elaborating entity \"WNR\" for hierarchy \"SIGNAL:inst10\|WNR:inst2\"" {  } { { "SIGNAL.bdf" "inst2" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/SIGNAL.bdf" { { 112 360 472 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "TSG.bdf 1 1 " "Warning: Using design file TSG.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TSG " "Info: Found entity 1: TSG" {  } { { "TSG.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/TSG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSG SIGNAL:inst10\|TSG:inst1 " "Info: Elaborating entity \"TSG\" for hierarchy \"SIGNAL:inst10\|TSG:inst1\"" {  } { { "SIGNAL.bdf" "inst1" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/SIGNAL.bdf" { { 16 360 504 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "416DECODER.bdf 1 1 " "Warning: Using design file 416DECODER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 416DECODER " "Info: Found entity 1: 416DECODER" {  } { { "416DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/416DECODER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "416DECODER 416DECODER:inst1 " "Info: Elaborating entity \"416DECODER\" for hierarchy \"416DECODER:inst1\"" {  } { { "LiningMachine.bdf" "inst1" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1640 1344 1440 1960 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "jicunqi.bdf 1 1 " "Warning: Using design file jicunqi.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jicunqi " "Info: Found entity 1: jicunqi" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jicunqi jicunqi:IR " "Info: Elaborating entity \"jicunqi\" for hierarchy \"jicunqi:IR\"" {  } { { "LiningMachine.bdf" "IR" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 704 2192 2288 896 "IR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "CP.bdf 1 1 " "Warning: Using design file CP.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CP " "Info: Found entity 1: CP" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CP CP:inst3 " "Info: Elaborating entity \"CP\" for hierarchy \"CP:inst3\"" {  } { { "LiningMachine.bdf" "inst3" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1536 648 776 1824 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "PREALU.bdf 1 1 " "Warning: Using design file PREALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PREALU " "Info: Found entity 1: PREALU" {  } { { "PREALU.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREALU PREALU:inst8 " "Info: Elaborating entity \"PREALU\" for hierarchy \"PREALU:inst8\"" {  } { { "LiningMachine.bdf" "inst8" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 608 648 744 896 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "M.bdf 1 1 " "Warning: Using design file M.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M " "Info: Found entity 1: M" {  } { { "M.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/M.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M PREALU:inst8\|M:inst " "Info: Elaborating entity \"M\" for hierarchy \"PREALU:inst8\|M:inst\"" {  } { { "PREALU.bdf" "inst" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { { -40 304 400 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "T4 " "Warning: Pin \"T4\" not connected" {  } { { "M.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/M.bdf" { { 128 24 192 144 "T4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "M.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/M.bdf" { { 120 224 272 152 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "S3.bdf 1 1 " "Warning: Using design file S3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Info: Found entity 1: S3" {  } { { "S3.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 PREALU:inst8\|S3:inst1 " "Info: Elaborating entity \"S3\" for hierarchy \"PREALU:inst8\|S3:inst1\"" {  } { { "PREALU.bdf" "inst1" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { { -40 480 576 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "S2.bdf 1 1 " "Warning: Using design file S2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Info: Found entity 1: S2" {  } { { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 PREALU:inst8\|S2:inst3 " "Info: Elaborating entity \"S2\" for hierarchy \"PREALU:inst8\|S2:inst3\"" {  } { { "PREALU.bdf" "inst3" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { { -40 656 752 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "S1.bdf 1 1 " "Warning: Using design file S1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Info: Found entity 1: S1" {  } { { "S1.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 PREALU:inst8\|S1:inst2 " "Info: Elaborating entity \"S1\" for hierarchy \"PREALU:inst8\|S1:inst2\"" {  } { { "PREALU.bdf" "inst2" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { { -40 832 928 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "T4 " "Warning: Pin \"T4\" not connected" {  } { { "S1.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S1.bdf" { { 128 8 176 144 "T4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "S0.bdf 1 1 " "Warning: Using design file S0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S0 " "Info: Found entity 1: S0" {  } { { "S0.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0 PREALU:inst8\|S0:inst4 " "Info: Elaborating entity \"S0\" for hierarchy \"PREALU:inst8\|S0:inst4\"" {  } { { "PREALU.bdf" "inst4" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { { -40 1008 1104 248 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "T3 " "Warning: Pin \"T3\" not connected" {  } { { "S0.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S0.bdf" { { 168 16 184 184 "T3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "T2 " "Warning: Pin \"T2\" not connected" {  } { { "S0.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S0.bdf" { { 208 16 184 224 "T2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "CN.bdf 1 1 " "Warning: Using design file CN.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CN " "Info: Found entity 1: CN" {  } { { "CN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CN PREALU:inst8\|CN:inst5 " "Info: Elaborating entity \"CN\" for hierarchy \"PREALU:inst8\|CN:inst5\"" {  } { { "PREALU.bdf" "inst5" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/PREALU.bdf" { { -40 1184 1280 248 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "T4 " "Warning: Pin \"T4\" not connected" {  } { { "CN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CN.bdf" { { 128 32 200 144 "T4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "OR " "Warning: Pin \"OR\" not connected" {  } { { "CN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CN.bdf" { { 520 32 200 536 "OR" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "AND " "Warning: Pin \"AND\" not connected" {  } { { "CN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CN.bdf" { { 488 32 200 504 "AND" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "NOT " "Warning: Pin \"NOT\" not connected" {  } { { "CN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CN.bdf" { { 552 32 200 568 "NOT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MULCAN.bdf 1 1 " "Warning: Using design file MULCAN.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MULCAN " "Info: Found entity 1: MULCAN" {  } { { "MULCAN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MULCAN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULCAN MULCAN:inst2 " "Info: Elaborating entity \"MULCAN\" for hierarchy \"MULCAN:inst2\"" {  } { { "LiningMachine.bdf" "inst2" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 904 648 776 1000 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "74125.bdf 1 1 " "Warning: Using design file 74125.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 74125 " "Info: Found entity 1: 74125" {  } { { "74125.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/74125.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74125 74125:inst4 " "Info: Elaborating entity \"74125\" for hierarchy \"74125:inst4\"" {  } { { "LiningMachine.bdf" "inst4" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 472 2888 2984 664 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RNM:inst7\|RB:inst4\|inst8~1 " "Warning: Found clock multiplexer RNM:inst7\|RB:inst4\|inst8~1" {  } { { "RB.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RB.bdf" { { 136 440 504 184 "inst8" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Info: Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Info: Implemented 214 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:25:43 2016 " "Info: Processing ended: Sat Nov 12 14:25:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:25:44 2016 " "Info: Processing started: Sat Nov 12 14:25:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "LiningMachine EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"LiningMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst2  " "Info: Automatically promoted node CP:inst3\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst3  " "Info: Automatically promoted node CP:inst3\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 80 800 864 128 "inst3" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst4  " "Info: Automatically promoted node CP:inst3\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 168 800 864 216 "inst4" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst6  " "Info: Automatically promoted node CP:inst3\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 344 800 864 392 "inst6" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst5  " "Info: Automatically promoted node CP:inst3\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 248 800 864 296 "inst5" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.410 ns register register " "Info: Estimated most critical path is register to register delay of 11.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst16 1 REG LAB_X24_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y11; Fanout = 1; REG Node = 'jicunqi:R0\|inst16'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.370 ns) 0.635 ns selector:A\|inst23 2 COMB LAB_X24_Y11 20 " "Info: 2: + IC(0.265 ns) + CELL(0.370 ns) = 0.635 ns; Loc. = LAB_X24_Y11; Fanout = 20; COMB Node = 'selector:A\|inst23'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { jicunqi:R0|inst16 selector:A|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.650 ns) 2.552 ns ALU2:inst\|74284:inst2\|72~59 3 COMB LAB_X28_Y9 5 " "Info: 3: + IC(1.267 ns) + CELL(0.650 ns) = 2.552 ns; Loc. = LAB_X28_Y9; Fanout = 5; COMB Node = 'ALU2:inst\|74284:inst2\|72~59'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { selector:A|inst23 ALU2:inst|74284:inst2|72~59 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 1912 368 432 1952 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.206 ns) 4.838 ns ALU2:inst\|74284:inst2\|99~77 4 COMB LAB_X21_Y10 2 " "Info: 4: + IC(2.080 ns) + CELL(0.206 ns) = 4.838 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU2:inst\|74284:inst2\|99~77'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { ALU2:inst|74284:inst2|72~59 ALU2:inst|74284:inst2|99~77 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 5.649 ns ALU2:inst\|74284:inst2\|99~78 5 COMB LAB_X21_Y10 1 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 5.649 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|99~78'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|99~77 ALU2:inst|74284:inst2|99~78 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 6.460 ns ALU2:inst\|74284:inst2\|98 6 COMB LAB_X21_Y10 1 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 6.460 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|98'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|99~78 ALU2:inst|74284:inst2|98 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 704 1032 1096 744 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 7.271 ns ALU2:inst\|74284:inst2\|107~265 7 COMB LAB_X21_Y10 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 7.271 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|107~265'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|98 ALU2:inst|74284:inst2|107~265 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 1304 1328 1392 1344 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 8.081 ns ALU2:inst\|74284:inst2\|109 8 COMB LAB_X21_Y10 1 " "Info: 8: + IC(0.187 ns) + CELL(0.623 ns) = 8.081 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|109'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU2:inst|74284:inst2|107~265 ALU2:inst|74284:inst2|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 8.891 ns ALU2:inst\|selector:inst24\|inst19~189 9 COMB LAB_X21_Y10 6 " "Info: 9: + IC(0.160 ns) + CELL(0.650 ns) = 8.891 ns; Loc. = LAB_X21_Y10; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst19~189'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU2:inst|74284:inst2|109 ALU2:inst|selector:inst24|inst19~189 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -32 568 632 16 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.108 ns) 11.410 ns jicunqi:R1\|inst12 10 REG LAB_X8_Y12 1 " "Info: 10: + IC(2.411 ns) + CELL(0.108 ns) = 11.410 ns; Loc. = LAB_X8_Y12; Fanout = 1; REG Node = 'jicunqi:R1\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { ALU2:inst|selector:inst24|inst19~189 jicunqi:R1|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.807 ns ( 33.37 % ) " "Info: Total cell delay = 3.807 ns ( 33.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.603 ns ( 66.63 % ) " "Info: Total interconnect delay = 7.603 ns ( 66.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { jicunqi:R0|inst16 selector:A|inst23 ALU2:inst|74284:inst2|72~59 ALU2:inst|74284:inst2|99~77 ALU2:inst|74284:inst2|99~78 ALU2:inst|74284:inst2|98 ALU2:inst|74284:inst2|107~265 ALU2:inst|74284:inst2|109 ALU2:inst|selector:inst24|inst19~189 jicunqi:R1|inst12 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D7 0 " "Info: Pin \"RAM-D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D6 0 " "Info: Pin \"RAM-D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D5 0 " "Info: Pin \"RAM-D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D4 0 " "Info: Pin \"RAM-D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D3 0 " "Info: Pin \"RAM-D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D2 0 " "Info: Pin \"RAM-D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D1 0 " "Info: Pin \"RAM-D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D0 0 " "Info: Pin \"RAM-D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A7 0 " "Info: Pin \"RAM-A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A6 0 " "Info: Pin \"RAM-A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A5 0 " "Info: Pin \"RAM-A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A4 0 " "Info: Pin \"RAM-A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A3 0 " "Info: Pin \"RAM-A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A2 0 " "Info: Pin \"RAM-A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A1 0 " "Info: Pin \"RAM-A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A0 0 " "Info: Pin \"RAM-A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r00 0 " "Info: Pin \"r00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r01 0 " "Info: Pin \"r01\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r02 0 " "Info: Pin \"r02\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r03 0 " "Info: Pin \"r03\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r04 0 " "Info: Pin \"r04\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r05 0 " "Info: Pin \"r05\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r06 0 " "Info: Pin \"r06\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r07 0 " "Info: Pin \"r07\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SIGNAL:inst10\|WNR:inst2\|inst13~20 " "Info: Following pins have the same output enable: SIGNAL:inst10\|WNR:inst2\|inst13~20" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D7 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D7 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D7 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D7" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 456 944 1120 472 "RAM-D7" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D6 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D6 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D6 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D6" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 472 944 1120 488 "RAM-D6" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D5 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D5 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D5 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D5" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 488 944 1120 504 "RAM-D5" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D4 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D4 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D4 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D4" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 504 944 1120 520 "RAM-D4" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D3 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D3 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D3 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D3" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 520 944 1120 536 "RAM-D3" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D2 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D2 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D2 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D2" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 536 944 1120 552 "RAM-D2" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D1 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D1 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D1 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D1" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 552 944 1120 568 "RAM-D1" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D0 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D0 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D0 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D0" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 568 944 1120 584 "RAM-D0" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:25:46 2016 " "Info: Processing ended: Sat Nov 12 14:25:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:25:47 2016 " "Info: Processing started: Sat Nov 12 14:25:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:25:48 2016 " "Info: Processing ended: Sat Nov 12 14:25:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:25:49 2016 " "Info: Processing started: Sat Nov 12 14:25:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "STEP " "Info: Assuming node \"STEP\" is an undefined clock" {  } { { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "STAND " "Info: Assuming node \"STAND\" is an undefined clock" {  } { { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1592 -8 160 1608 "STAND" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "STAND" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ON " "Info: Assuming node \"ON\" is an undefined clock" {  } { { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1544 -8 160 1560 "ON" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ON" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst4~121 " "Info: Detected gated clock \"CP:inst3\|inst4~121\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 168 800 864 216 "inst4" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst4~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "416DECODER:inst1\|inst10~23 " "Info: Detected gated clock \"416DECODER:inst1\|inst10~23\" as buffer" {  } { { "416DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/416DECODER.bdf" { { 96 840 904 176 "inst10" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "416DECODER:inst1\|inst10~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "SIGNAL:inst10\|WNR:inst2\|inst12~17 " "Info: Detected gated clock \"SIGNAL:inst10\|WNR:inst2\|inst12~17\" as buffer" {  } { { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 136 368 432 184 "inst12" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIGNAL:inst10\|WNR:inst2\|inst12~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst3 " "Info: Detected gated clock \"CP:inst3\|inst3\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 80 800 864 128 "inst3" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst4 " "Info: Detected gated clock \"CP:inst3\|inst4\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 168 800 864 216 "inst4" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RNM:inst7\|RB:inst4\|inst8~20 " "Info: Detected gated clock \"RNM:inst7\|RB:inst4\|inst8~20\" as buffer" {  } { { "RB.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RB.bdf" { { 136 440 504 184 "inst8" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RNM:inst7\|RB:inst4\|inst8~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst2 " "Info: Detected gated clock \"CP:inst3\|inst2\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst5 " "Info: Detected gated clock \"CP:inst3\|inst5\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 248 800 864 296 "inst5" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RNM:inst7\|RB:inst4\|inst8~21 " "Info: Detected gated clock \"RNM:inst7\|RB:inst4\|inst8~21\" as buffer" {  } { { "RB.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/RB.bdf" { { 136 440 504 184 "inst8" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RNM:inst7\|RB:inst4\|inst8~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START:inst6\|inst1 " "Info: Detected ripple clock \"START:inst6\|inst1\" as buffer" {  } { { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "START:inst6\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "jicunqi:IR\|inst12 " "Info: Detected ripple clock \"jicunqi:IR\|inst12\" as buffer" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "jicunqi:IR\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "jicunqi:IR\|inst11 " "Info: Detected ripple clock \"jicunqi:IR\|inst11\" as buffer" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "jicunqi:IR\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "jicunqi:IR\|inst10 " "Info: Detected ripple clock \"jicunqi:IR\|inst10\" as buffer" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "jicunqi:IR\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START:inst6\|inst17~22 " "Info: Detected gated clock \"START:inst6\|inst17~22\" as buffer" {  } { { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "START:inst6\|inst17~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "SIGNAL:inst10\|G:inst\|inst~17 " "Info: Detected gated clock \"SIGNAL:inst10\|G:inst\|inst~17\" as buffer" {  } { { "G.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/G.bdf" { { 160 376 440 208 "inst" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIGNAL:inst10\|G:inst\|inst~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "JP:inst5\|MOD4:inst\|inst5 " "Info: Detected ripple clock \"JP:inst5\|MOD4:inst\|inst5\" as buffer" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP:inst5\|MOD4:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "JP:inst5\|MOD4:inst\|inst4 " "Info: Detected ripple clock \"JP:inst5\|MOD4:inst\|inst4\" as buffer" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP:inst5\|MOD4:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "SIGNAL:inst10\|WNR:inst2\|inst11~39 " "Info: Detected gated clock \"SIGNAL:inst10\|WNR:inst2\|inst11~39\" as buffer" {  } { { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 272 288 352 320 "inst11" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIGNAL:inst10\|WNR:inst2\|inst11~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "416DECODER:inst1\|inst11~24 " "Info: Detected gated clock \"416DECODER:inst1\|inst11~24\" as buffer" {  } { { "416DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/416DECODER.bdf" { { 176 840 904 256 "inst11" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "416DECODER:inst1\|inst11~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "JP:inst5\|24DECODER:inst1\|inst7~35 " "Info: Detected gated clock \"JP:inst5\|24DECODER:inst1\|inst7~35\" as buffer" {  } { { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP:inst5\|24DECODER:inst1\|inst7~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "JP:inst5\|inst21 " "Info: Detected ripple clock \"JP:inst5\|inst21\" as buffer" {  } { { "JP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/JP.bdf" { { 248 792 856 328 "inst21" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP:inst5\|inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "jicunqi:IR\|inst13 " "Info: Detected ripple clock \"jicunqi:IR\|inst13\" as buffer" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 264 544 608 344 "inst13" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "jicunqi:IR\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START:inst6\|inst17 " "Info: Detected gated clock \"START:inst6\|inst17\" as buffer" {  } { { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "START:inst6\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "JP:inst5\|24DECODER:inst1\|inst7 " "Info: Detected gated clock \"JP:inst5\|24DECODER:inst1\|inst7\" as buffer" {  } { { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP:inst5\|24DECODER:inst1\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "PREALU:inst8\|S3:inst1\|inst13~469 " "Info: Detected gated clock \"PREALU:inst8\|S3:inst1\|inst13~469\" as buffer" {  } { { "S3.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S3.bdf" { { 192 680 744 240 "inst13" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PREALU:inst8\|S3:inst1\|inst13~469" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst3~49 " "Info: Detected gated clock \"CP:inst3\|inst3~49\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 80 800 864 128 "inst3" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst3~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "CP:inst3\|inst6 " "Info: Detected gated clock \"CP:inst3\|inst6\" as buffer" {  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 344 800 864 392 "inst6" "" } } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STEP register JP:inst5\|MOD4:inst\|inst5 register jicunqi:R0\|inst11 32.33 MHz 30.93 ns Internal " "Info: Clock \"STEP\" has Internal fmax of 32.33 MHz between source register \"JP:inst5\|MOD4:inst\|inst5\" and destination register \"jicunqi:R0\|inst11\" (period= 30.93 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.086 ns + Longest register register " "Info: + Longest register to register delay is 16.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JP:inst5\|MOD4:inst\|inst5 1 REG LCFF_X29_Y6_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.206 ns) 2.144 ns JP:inst5\|24DECODER:inst1\|inst7~35 2 COMB LCCOMB_X28_Y9_N14 3 " "Info: 2: + IC(1.938 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 3; COMB Node = 'JP:inst5\|24DECODER:inst1\|inst7~35'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 } "NODE_NAME" } } { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 3.840 ns PREALU:inst8\|S2:inst3\|inst16~434 3 COMB LCCOMB_X24_Y8_N0 1 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 3.840 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~434'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.403 ns PREALU:inst8\|S2:inst3\|inst16~435 4 COMB LCCOMB_X24_Y8_N26 1 " "Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 4.403 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 1; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~435'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 5.393 ns PREALU:inst8\|S2:inst3\|inst16~436 5 COMB LCCOMB_X24_Y8_N30 8 " "Info: 5: + IC(0.366 ns) + CELL(0.624 ns) = 5.393 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 8; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~436'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.624 ns) 7.571 ns ALU2:inst\|ALU1:inst\|74181:inst23\|43 6 COMB LCCOMB_X25_Y10_N30 3 " "Info: 6: + IC(1.554 ns) + CELL(0.624 ns) = 7.571 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|43'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.650 ns) 9.278 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~82 7 COMB LCCOMB_X28_Y10_N20 3 " "Info: 7: + IC(1.057 ns) + CELL(0.650 ns) = 9.278 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 10.039 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~83 8 COMB LCCOMB_X28_Y10_N6 3 " "Info: 8: + IC(0.395 ns) + CELL(0.366 ns) = 10.039 ns; Loc. = LCCOMB_X28_Y10_N6; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~83'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.612 ns ALU2:inst\|ALU1:inst\|74181:inst\|74~58 9 COMB LCCOMB_X28_Y10_N0 2 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.612 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|74~58'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 11.195 ns ALU2:inst\|ALU1:inst\|74181:inst\|82 10 COMB LCCOMB_X28_Y10_N28 1 " "Info: 10: + IC(0.377 ns) + CELL(0.206 ns) = 11.195 ns; Loc. = LCCOMB_X28_Y10_N28; Fanout = 1; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.370 ns) 13.740 ns ALU2:inst\|selector:inst24\|inst18~2829 11 COMB LCCOMB_X18_Y9_N26 6 " "Info: 11: + IC(2.175 ns) + CELL(0.370 ns) = 13.740 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~2829'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.460 ns) 16.086 ns jicunqi:R0\|inst11 12 REG LCFF_X24_Y11_N5 1 " "Info: 12: + IC(1.886 ns) + CELL(0.460 ns) = 16.086 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.124 ns ( 25.64 % ) " "Info: Total cell delay = 4.124 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.962 ns ( 74.36 % ) " "Info: Total interconnect delay = 11.962 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.086 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.086 ns" { JP:inst5|MOD4:inst|inst5 {} JP:inst5|24DECODER:inst1|inst7~35 {} PREALU:inst8|S2:inst3|inst16~434 {} PREALU:inst8|S2:inst3|inst16~435 {} PREALU:inst8|S2:inst3|inst16~436 {} ALU2:inst|ALU1:inst|74181:inst23|43 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 1.938ns 1.490ns 0.357ns 0.366ns 1.554ns 1.057ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.624ns 0.650ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.885 ns - Smallest " "Info: - Smallest clock skew is 0.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 9.731 ns + Shortest register " "Info: + Shortest clock path from clock \"STEP\" to destination register is 9.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STEP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'STEP'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.427 ns START:inst6\|inst1 2 REG LCFF_X29_Y6_N5 1 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.427 ns; Loc. = LCFF_X29_Y6_N5; Fanout = 1; REG Node = 'START:inst6\|inst1'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { STEP START:inst6|inst1 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.237 ns START:inst6\|inst17~22 3 COMB LCCOMB_X29_Y6_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { START:inst6|inst1 START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.977 ns START:inst6\|inst17 4 COMB LCCOMB_X29_Y6_N0 6 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 5.580 ns CP:inst3\|inst2 5 COMB LCCOMB_X29_Y6_N28 1 " "Info: 5: + IC(0.401 ns) + CELL(0.202 ns) = 5.580 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START:inst6|inst17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 8.177 ns CP:inst3\|inst2~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.597 ns) + CELL(0.000 ns) = 8.177 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 9.731 ns jicunqi:R0\|inst11 7 REG LCFF_X24_Y11_N5 1 " "Info: 7: + IC(0.888 ns) + CELL(0.666 ns) = 9.731 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.728 ns ( 38.31 % ) " "Info: Total cell delay = 3.728 ns ( 38.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.003 ns ( 61.69 % ) " "Info: Total interconnect delay = 6.003 ns ( 61.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 8.846 ns - Longest register " "Info: - Longest clock path from clock \"STEP\" to source register is 8.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STEP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'STEP'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.427 ns START:inst6\|inst1 2 REG LCFF_X29_Y6_N5 1 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.427 ns; Loc. = LCFF_X29_Y6_N5; Fanout = 1; REG Node = 'START:inst6\|inst1'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { STEP START:inst6|inst1 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.237 ns START:inst6\|inst17~22 3 COMB LCCOMB_X29_Y6_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { START:inst6|inst1 START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.977 ns START:inst6\|inst17 4 COMB LCCOMB_X29_Y6_N0 6 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 7.001 ns JP:inst5\|MOD4:inst\|inst4 5 REG LCFF_X28_Y9_N9 15 " "Info: 5: + IC(1.054 ns) + CELL(0.970 ns) = 7.001 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.666 ns) 8.846 ns JP:inst5\|MOD4:inst\|inst5 6 REG LCFF_X29_Y6_N25 14 " "Info: 6: + IC(1.179 ns) + CELL(0.666 ns) = 8.846 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.496 ns ( 50.83 % ) " "Info: Total cell delay = 4.496 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 49.17 % ) " "Info: Total interconnect delay = 4.350 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.846 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.846 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.846 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.846 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.086 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.086 ns" { JP:inst5|MOD4:inst|inst5 {} JP:inst5|24DECODER:inst1|inst7~35 {} PREALU:inst8|S2:inst3|inst16~434 {} PREALU:inst8|S2:inst3|inst16~435 {} PREALU:inst8|S2:inst3|inst16~436 {} ALU2:inst|ALU1:inst|74181:inst23|43 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 1.938ns 1.490ns 0.357ns 0.366ns 1.554ns 1.057ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.624ns 0.650ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.846 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.846 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STAND register JP:inst5\|MOD4:inst\|inst5 register jicunqi:R0\|inst11 32.33 MHz 30.93 ns Internal " "Info: Clock \"STAND\" has Internal fmax of 32.33 MHz between source register \"JP:inst5\|MOD4:inst\|inst5\" and destination register \"jicunqi:R0\|inst11\" (period= 30.93 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.086 ns + Longest register register " "Info: + Longest register to register delay is 16.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JP:inst5\|MOD4:inst\|inst5 1 REG LCFF_X29_Y6_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.206 ns) 2.144 ns JP:inst5\|24DECODER:inst1\|inst7~35 2 COMB LCCOMB_X28_Y9_N14 3 " "Info: 2: + IC(1.938 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 3; COMB Node = 'JP:inst5\|24DECODER:inst1\|inst7~35'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 } "NODE_NAME" } } { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 3.840 ns PREALU:inst8\|S2:inst3\|inst16~434 3 COMB LCCOMB_X24_Y8_N0 1 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 3.840 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~434'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.403 ns PREALU:inst8\|S2:inst3\|inst16~435 4 COMB LCCOMB_X24_Y8_N26 1 " "Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 4.403 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 1; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~435'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 5.393 ns PREALU:inst8\|S2:inst3\|inst16~436 5 COMB LCCOMB_X24_Y8_N30 8 " "Info: 5: + IC(0.366 ns) + CELL(0.624 ns) = 5.393 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 8; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~436'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.624 ns) 7.571 ns ALU2:inst\|ALU1:inst\|74181:inst23\|43 6 COMB LCCOMB_X25_Y10_N30 3 " "Info: 6: + IC(1.554 ns) + CELL(0.624 ns) = 7.571 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|43'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.650 ns) 9.278 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~82 7 COMB LCCOMB_X28_Y10_N20 3 " "Info: 7: + IC(1.057 ns) + CELL(0.650 ns) = 9.278 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 10.039 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~83 8 COMB LCCOMB_X28_Y10_N6 3 " "Info: 8: + IC(0.395 ns) + CELL(0.366 ns) = 10.039 ns; Loc. = LCCOMB_X28_Y10_N6; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~83'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.612 ns ALU2:inst\|ALU1:inst\|74181:inst\|74~58 9 COMB LCCOMB_X28_Y10_N0 2 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.612 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|74~58'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 11.195 ns ALU2:inst\|ALU1:inst\|74181:inst\|82 10 COMB LCCOMB_X28_Y10_N28 1 " "Info: 10: + IC(0.377 ns) + CELL(0.206 ns) = 11.195 ns; Loc. = LCCOMB_X28_Y10_N28; Fanout = 1; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.370 ns) 13.740 ns ALU2:inst\|selector:inst24\|inst18~2829 11 COMB LCCOMB_X18_Y9_N26 6 " "Info: 11: + IC(2.175 ns) + CELL(0.370 ns) = 13.740 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~2829'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.460 ns) 16.086 ns jicunqi:R0\|inst11 12 REG LCFF_X24_Y11_N5 1 " "Info: 12: + IC(1.886 ns) + CELL(0.460 ns) = 16.086 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.124 ns ( 25.64 % ) " "Info: Total cell delay = 4.124 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.962 ns ( 74.36 % ) " "Info: Total interconnect delay = 11.962 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.086 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.086 ns" { JP:inst5|MOD4:inst|inst5 {} JP:inst5|24DECODER:inst1|inst7~35 {} PREALU:inst8|S2:inst3|inst16~434 {} PREALU:inst8|S2:inst3|inst16~435 {} PREALU:inst8|S2:inst3|inst16~436 {} ALU2:inst|ALU1:inst|74181:inst23|43 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 1.938ns 1.490ns 0.357ns 0.366ns 1.554ns 1.057ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.624ns 0.650ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.885 ns - Smallest " "Info: - Smallest clock skew is 0.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STAND destination 8.635 ns + Shortest register " "Info: + Shortest clock path from clock \"STAND\" to destination register is 8.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STAND 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'STAND'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAND } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1592 -8 160 1608 "STAND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 3.141 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 3.141 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { STAND START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.881 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.484 ns CP:inst3\|inst2 4 COMB LCCOMB_X29_Y6_N28 1 " "Info: 4: + IC(0.401 ns) + CELL(0.202 ns) = 4.484 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START:inst6|inst17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 7.081 ns CP:inst3\|inst2~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.597 ns) + CELL(0.000 ns) = 7.081 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 8.635 ns jicunqi:R0\|inst11 6 REG LCFF_X24_Y11_N5 1 " "Info: 6: + IC(0.888 ns) + CELL(0.666 ns) = 8.635 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.012 ns ( 34.88 % ) " "Info: Total cell delay = 3.012 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.623 ns ( 65.12 % ) " "Info: Total interconnect delay = 5.623 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STAND source 7.750 ns - Longest register " "Info: - Longest clock path from clock \"STAND\" to source register is 7.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STAND 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'STAND'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAND } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1592 -8 160 1608 "STAND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 3.141 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 3.141 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { STAND START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.881 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 5.905 ns JP:inst5\|MOD4:inst\|inst4 4 REG LCFF_X28_Y9_N9 15 " "Info: 4: + IC(1.054 ns) + CELL(0.970 ns) = 5.905 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.666 ns) 7.750 ns JP:inst5\|MOD4:inst\|inst5 5 REG LCFF_X29_Y6_N25 14 " "Info: 5: + IC(1.179 ns) + CELL(0.666 ns) = 7.750 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.780 ns ( 48.77 % ) " "Info: Total cell delay = 3.780 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 51.23 % ) " "Info: Total interconnect delay = 3.970 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns 1.179ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns 1.179ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.086 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.086 ns" { JP:inst5|MOD4:inst|inst5 {} JP:inst5|24DECODER:inst1|inst7~35 {} PREALU:inst8|S2:inst3|inst16~434 {} PREALU:inst8|S2:inst3|inst16~435 {} PREALU:inst8|S2:inst3|inst16~436 {} ALU2:inst|ALU1:inst|74181:inst23|43 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 1.938ns 1.490ns 0.357ns 0.366ns 1.554ns 1.057ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.624ns 0.650ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns 1.179ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ON register JP:inst5\|MOD4:inst\|inst5 register jicunqi:R0\|inst11 32.33 MHz 30.93 ns Internal " "Info: Clock \"ON\" has Internal fmax of 32.33 MHz between source register \"JP:inst5\|MOD4:inst\|inst5\" and destination register \"jicunqi:R0\|inst11\" (period= 30.93 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.086 ns + Longest register register " "Info: + Longest register to register delay is 16.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JP:inst5\|MOD4:inst\|inst5 1 REG LCFF_X29_Y6_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.206 ns) 2.144 ns JP:inst5\|24DECODER:inst1\|inst7~35 2 COMB LCCOMB_X28_Y9_N14 3 " "Info: 2: + IC(1.938 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 3; COMB Node = 'JP:inst5\|24DECODER:inst1\|inst7~35'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 } "NODE_NAME" } } { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 3.840 ns PREALU:inst8\|S2:inst3\|inst16~434 3 COMB LCCOMB_X24_Y8_N0 1 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 3.840 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~434'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.403 ns PREALU:inst8\|S2:inst3\|inst16~435 4 COMB LCCOMB_X24_Y8_N26 1 " "Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 4.403 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 1; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~435'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 5.393 ns PREALU:inst8\|S2:inst3\|inst16~436 5 COMB LCCOMB_X24_Y8_N30 8 " "Info: 5: + IC(0.366 ns) + CELL(0.624 ns) = 5.393 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 8; COMB Node = 'PREALU:inst8\|S2:inst3\|inst16~436'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/S2.bdf" { { 144 960 1024 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.624 ns) 7.571 ns ALU2:inst\|ALU1:inst\|74181:inst23\|43 6 COMB LCCOMB_X25_Y10_N30 3 " "Info: 6: + IC(1.554 ns) + CELL(0.624 ns) = 7.571 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|43'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.650 ns) 9.278 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~82 7 COMB LCCOMB_X28_Y10_N20 3 " "Info: 7: + IC(1.057 ns) + CELL(0.650 ns) = 9.278 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 10.039 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~83 8 COMB LCCOMB_X28_Y10_N6 3 " "Info: 8: + IC(0.395 ns) + CELL(0.366 ns) = 10.039 ns; Loc. = LCCOMB_X28_Y10_N6; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~83'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.612 ns ALU2:inst\|ALU1:inst\|74181:inst\|74~58 9 COMB LCCOMB_X28_Y10_N0 2 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.612 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|74~58'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 11.195 ns ALU2:inst\|ALU1:inst\|74181:inst\|82 10 COMB LCCOMB_X28_Y10_N28 1 " "Info: 10: + IC(0.377 ns) + CELL(0.206 ns) = 11.195 ns; Loc. = LCCOMB_X28_Y10_N28; Fanout = 1; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.370 ns) 13.740 ns ALU2:inst\|selector:inst24\|inst18~2829 11 COMB LCCOMB_X18_Y9_N26 6 " "Info: 11: + IC(2.175 ns) + CELL(0.370 ns) = 13.740 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~2829'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.460 ns) 16.086 ns jicunqi:R0\|inst11 12 REG LCFF_X24_Y11_N5 1 " "Info: 12: + IC(1.886 ns) + CELL(0.460 ns) = 16.086 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.124 ns ( 25.64 % ) " "Info: Total cell delay = 4.124 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.962 ns ( 74.36 % ) " "Info: Total interconnect delay = 11.962 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.086 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.086 ns" { JP:inst5|MOD4:inst|inst5 {} JP:inst5|24DECODER:inst1|inst7~35 {} PREALU:inst8|S2:inst3|inst16~434 {} PREALU:inst8|S2:inst3|inst16~435 {} PREALU:inst8|S2:inst3|inst16~436 {} ALU2:inst|ALU1:inst|74181:inst23|43 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 1.938ns 1.490ns 0.357ns 0.366ns 1.554ns 1.057ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.624ns 0.650ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.885 ns - Smallest " "Info: - Smallest clock skew is 0.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON destination 9.587 ns + Shortest register " "Info: + Shortest clock path from clock \"ON\" to destination register is 9.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1544 -8 160 1560 "ON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(0.650 ns) 4.093 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(2.469 ns) + CELL(0.650 ns) = 4.093 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { ON START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.833 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 4.833 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 5.436 ns CP:inst3\|inst2 4 COMB LCCOMB_X29_Y6_N28 1 " "Info: 4: + IC(0.401 ns) + CELL(0.202 ns) = 5.436 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START:inst6|inst17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 8.033 ns CP:inst3\|inst2~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.597 ns) + CELL(0.000 ns) = 8.033 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 9.587 ns jicunqi:R0\|inst11 6 REG LCFF_X24_Y11_N5 1 " "Info: 6: + IC(0.888 ns) + CELL(0.666 ns) = 9.587 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.862 ns ( 29.85 % ) " "Info: Total cell delay = 2.862 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.725 ns ( 70.15 % ) " "Info: Total interconnect delay = 6.725 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.587 ns" { ON START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.587 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON source 8.702 ns - Longest register " "Info: - Longest clock path from clock \"ON\" to source register is 8.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1544 -8 160 1560 "ON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(0.650 ns) 4.093 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(2.469 ns) + CELL(0.650 ns) = 4.093 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { ON START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.833 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 4.833 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 6.857 ns JP:inst5\|MOD4:inst\|inst4 4 REG LCFF_X28_Y9_N9 15 " "Info: 4: + IC(1.054 ns) + CELL(0.970 ns) = 6.857 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.666 ns) 8.702 ns JP:inst5\|MOD4:inst\|inst5 5 REG LCFF_X29_Y6_N25 14 " "Info: 5: + IC(1.179 ns) + CELL(0.666 ns) = 8.702 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 41.71 % ) " "Info: Total cell delay = 3.630 ns ( 41.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.072 ns ( 58.29 % ) " "Info: Total interconnect delay = 5.072 ns ( 58.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.702 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.702 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns 1.179ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.587 ns" { ON START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.587 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.702 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.702 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns 1.179ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.086 ns" { JP:inst5|MOD4:inst|inst5 JP:inst5|24DECODER:inst1|inst7~35 PREALU:inst8|S2:inst3|inst16~434 PREALU:inst8|S2:inst3|inst16~435 PREALU:inst8|S2:inst3|inst16~436 ALU2:inst|ALU1:inst|74181:inst23|43 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.086 ns" { JP:inst5|MOD4:inst|inst5 {} JP:inst5|24DECODER:inst1|inst7~35 {} PREALU:inst8|S2:inst3|inst16~434 {} PREALU:inst8|S2:inst3|inst16~435 {} PREALU:inst8|S2:inst3|inst16~436 {} ALU2:inst|ALU1:inst|74181:inst23|43 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 1.938ns 1.490ns 0.357ns 0.366ns 1.554ns 1.057ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.624ns 0.650ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.587 ns" { ON START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.587 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.702 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.702 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns 1.179ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "STEP 66 " "Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock \"STEP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "JP:inst5\|MOD4:inst\|inst4 jicunqi:R0\|inst12 STEP 3.652 ns " "Info: Found hold time violation between source  pin or register \"JP:inst5\|MOD4:inst\|inst4\" and destination pin or register \"jicunqi:R0\|inst12\" for clock \"STEP\" (Hold time is 3.652 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.720 ns + Largest " "Info: + Largest clock skew is 8.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 15.417 ns + Longest register " "Info: + Longest clock path from clock \"STEP\" to destination register is 15.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STEP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'STEP'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.427 ns START:inst6\|inst1 2 REG LCFF_X29_Y6_N5 1 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.427 ns; Loc. = LCFF_X29_Y6_N5; Fanout = 1; REG Node = 'START:inst6\|inst1'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { STEP START:inst6|inst1 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.237 ns START:inst6\|inst17~22 3 COMB LCCOMB_X29_Y6_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { START:inst6|inst1 START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.977 ns START:inst6\|inst17 4 COMB LCCOMB_X29_Y6_N0 6 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 7.001 ns JP:inst5\|MOD4:inst\|inst4 5 REG LCFF_X28_Y9_N9 15 " "Info: 5: + IC(1.054 ns) + CELL(0.970 ns) = 7.001 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.970 ns) 9.150 ns JP:inst5\|MOD4:inst\|inst5 6 REG LCFF_X29_Y6_N25 14 " "Info: 6: + IC(1.179 ns) + CELL(0.970 ns) = 9.150 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.650 ns) 10.307 ns SIGNAL:inst10\|WNR:inst2\|inst12~17 7 COMB LCCOMB_X29_Y6_N26 1 " "Info: 7: + IC(0.507 ns) + CELL(0.650 ns) = 10.307 ns; Loc. = LCCOMB_X29_Y6_N26; Fanout = 1; COMB Node = 'SIGNAL:inst10\|WNR:inst2\|inst12~17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 } "NODE_NAME" } } { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 136 368 432 184 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 11.288 ns CP:inst3\|inst2 8 COMB LCCOMB_X29_Y6_N28 1 " "Info: 8: + IC(0.365 ns) + CELL(0.616 ns) = 11.288 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 13.885 ns CP:inst3\|inst2~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(2.597 ns) + CELL(0.000 ns) = 13.885 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.666 ns) 15.417 ns jicunqi:R0\|inst12 10 REG LCFF_X21_Y10_N11 1 " "Info: 10: + IC(0.866 ns) + CELL(0.666 ns) = 15.417 ns; Loc. = LCFF_X21_Y10_N11; Fanout = 1; REG Node = 'jicunqi:R0\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.732 ns ( 43.67 % ) " "Info: Total cell delay = 6.732 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.685 ns ( 56.33 % ) " "Info: Total interconnect delay = 8.685 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.417 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.417 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 6.697 ns - Shortest register " "Info: - Shortest clock path from clock \"STEP\" to source register is 6.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STEP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'STEP'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.427 ns START:inst6\|inst1 2 REG LCFF_X29_Y6_N5 1 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.427 ns; Loc. = LCFF_X29_Y6_N5; Fanout = 1; REG Node = 'START:inst6\|inst1'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { STEP START:inst6|inst1 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.237 ns START:inst6\|inst17~22 3 COMB LCCOMB_X29_Y6_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { START:inst6|inst1 START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.977 ns START:inst6\|inst17 4 COMB LCCOMB_X29_Y6_N0 6 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.666 ns) 6.697 ns JP:inst5\|MOD4:inst\|inst4 5 REG LCFF_X28_Y9_N9 15 " "Info: 5: + IC(1.054 ns) + CELL(0.666 ns) = 6.697 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.526 ns ( 52.65 % ) " "Info: Total cell delay = 3.526 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 47.35 % ) " "Info: Total interconnect delay = 3.171 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.417 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.417 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns - Shortest register register " "Info: - Shortest register to register delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JP:inst5\|MOD4:inst\|inst4 1 REG LCFF_X28_Y9_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns JP:inst5\|24DECODER:inst1\|inst7 2 COMB LCCOMB_X28_Y9_N6 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X28_Y9_N6; Fanout = 17; COMB Node = 'JP:inst5\|24DECODER:inst1\|inst7'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 } "NODE_NAME" } } { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 2.129 ns MULCAN:inst2\|inst~14 3 COMB LCCOMB_X25_Y9_N22 9 " "Info: 3: + IC(1.105 ns) + CELL(0.206 ns) = 2.129 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 9; COMB Node = 'MULCAN:inst2\|inst~14'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 } "NODE_NAME" } } { "MULCAN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MULCAN.bdf" { { 232 424 488 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.615 ns) 4.228 ns ALU2:inst\|selector:inst24\|inst19~189 4 COMB LCCOMB_X21_Y10_N8 6 " "Info: 4: + IC(1.484 ns) + CELL(0.615 ns) = 4.228 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst19~189'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -32 568 632 16 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.460 ns) 5.070 ns jicunqi:R0\|inst12 5 REG LCFF_X21_Y10_N11 1 " "Info: 5: + IC(0.382 ns) + CELL(0.460 ns) = 5.070 ns; Loc. = LCFF_X21_Y10_N11; Fanout = 1; REG Node = 'jicunqi:R0\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 32.56 % ) " "Info: Total cell delay = 1.651 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.419 ns ( 67.44 % ) " "Info: Total interconnect delay = 3.419 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { JP:inst5|MOD4:inst|inst4 {} JP:inst5|24DECODER:inst1|inst7 {} MULCAN:inst2|inst~14 {} ALU2:inst|selector:inst24|inst19~189 {} jicunqi:R0|inst12 {} } { 0.000ns 0.448ns 1.105ns 1.484ns 0.382ns } { 0.000ns 0.370ns 0.206ns 0.615ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.417 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.417 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { JP:inst5|MOD4:inst|inst4 {} JP:inst5|24DECODER:inst1|inst7 {} MULCAN:inst2|inst~14 {} ALU2:inst|selector:inst24|inst19~189 {} jicunqi:R0|inst12 {} } { 0.000ns 0.448ns 1.105ns 1.484ns 0.382ns } { 0.000ns 0.370ns 0.206ns 0.615ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "STAND 66 " "Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock \"STAND\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "JP:inst5\|MOD4:inst\|inst4 jicunqi:R0\|inst12 STAND 3.652 ns " "Info: Found hold time violation between source  pin or register \"JP:inst5\|MOD4:inst\|inst4\" and destination pin or register \"jicunqi:R0\|inst12\" for clock \"STAND\" (Hold time is 3.652 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.720 ns + Largest " "Info: + Largest clock skew is 8.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STAND destination 14.321 ns + Longest register " "Info: + Longest clock path from clock \"STAND\" to destination register is 14.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STAND 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'STAND'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAND } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1592 -8 160 1608 "STAND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 3.141 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 3.141 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { STAND START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.881 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 5.905 ns JP:inst5\|MOD4:inst\|inst4 4 REG LCFF_X28_Y9_N9 15 " "Info: 4: + IC(1.054 ns) + CELL(0.970 ns) = 5.905 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.970 ns) 8.054 ns JP:inst5\|MOD4:inst\|inst5 5 REG LCFF_X29_Y6_N25 14 " "Info: 5: + IC(1.179 ns) + CELL(0.970 ns) = 8.054 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.650 ns) 9.211 ns SIGNAL:inst10\|WNR:inst2\|inst12~17 6 COMB LCCOMB_X29_Y6_N26 1 " "Info: 6: + IC(0.507 ns) + CELL(0.650 ns) = 9.211 ns; Loc. = LCCOMB_X29_Y6_N26; Fanout = 1; COMB Node = 'SIGNAL:inst10\|WNR:inst2\|inst12~17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 } "NODE_NAME" } } { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 136 368 432 184 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 10.192 ns CP:inst3\|inst2 7 COMB LCCOMB_X29_Y6_N28 1 " "Info: 7: + IC(0.365 ns) + CELL(0.616 ns) = 10.192 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 12.789 ns CP:inst3\|inst2~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.597 ns) + CELL(0.000 ns) = 12.789 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.666 ns) 14.321 ns jicunqi:R0\|inst12 9 REG LCFF_X21_Y10_N11 1 " "Info: 9: + IC(0.866 ns) + CELL(0.666 ns) = 14.321 ns; Loc. = LCFF_X21_Y10_N11; Fanout = 1; REG Node = 'jicunqi:R0\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.016 ns ( 42.01 % ) " "Info: Total cell delay = 6.016 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.305 ns ( 57.99 % ) " "Info: Total interconnect delay = 8.305 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.321 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.321 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STAND source 5.601 ns - Shortest register " "Info: - Shortest clock path from clock \"STAND\" to source register is 5.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STAND 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'STAND'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAND } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1592 -8 160 1608 "STAND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 3.141 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 3.141 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { STAND START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.881 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.666 ns) 5.601 ns JP:inst5\|MOD4:inst\|inst4 4 REG LCFF_X28_Y9_N9 15 " "Info: 4: + IC(1.054 ns) + CELL(0.666 ns) = 5.601 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 50.17 % ) " "Info: Total cell delay = 2.810 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.791 ns ( 49.83 % ) " "Info: Total interconnect delay = 2.791 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.601 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.601 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.321 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.321 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.601 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.601 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns - Shortest register register " "Info: - Shortest register to register delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JP:inst5\|MOD4:inst\|inst4 1 REG LCFF_X28_Y9_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns JP:inst5\|24DECODER:inst1\|inst7 2 COMB LCCOMB_X28_Y9_N6 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X28_Y9_N6; Fanout = 17; COMB Node = 'JP:inst5\|24DECODER:inst1\|inst7'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 } "NODE_NAME" } } { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 2.129 ns MULCAN:inst2\|inst~14 3 COMB LCCOMB_X25_Y9_N22 9 " "Info: 3: + IC(1.105 ns) + CELL(0.206 ns) = 2.129 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 9; COMB Node = 'MULCAN:inst2\|inst~14'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 } "NODE_NAME" } } { "MULCAN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MULCAN.bdf" { { 232 424 488 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.615 ns) 4.228 ns ALU2:inst\|selector:inst24\|inst19~189 4 COMB LCCOMB_X21_Y10_N8 6 " "Info: 4: + IC(1.484 ns) + CELL(0.615 ns) = 4.228 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst19~189'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -32 568 632 16 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.460 ns) 5.070 ns jicunqi:R0\|inst12 5 REG LCFF_X21_Y10_N11 1 " "Info: 5: + IC(0.382 ns) + CELL(0.460 ns) = 5.070 ns; Loc. = LCFF_X21_Y10_N11; Fanout = 1; REG Node = 'jicunqi:R0\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 32.56 % ) " "Info: Total cell delay = 1.651 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.419 ns ( 67.44 % ) " "Info: Total interconnect delay = 3.419 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { JP:inst5|MOD4:inst|inst4 {} JP:inst5|24DECODER:inst1|inst7 {} MULCAN:inst2|inst~14 {} ALU2:inst|selector:inst24|inst19~189 {} jicunqi:R0|inst12 {} } { 0.000ns 0.448ns 1.105ns 1.484ns 0.382ns } { 0.000ns 0.370ns 0.206ns 0.615ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.321 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.321 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.601 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.601 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 1.054ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { JP:inst5|MOD4:inst|inst4 {} JP:inst5|24DECODER:inst1|inst7 {} MULCAN:inst2|inst~14 {} ALU2:inst|selector:inst24|inst19~189 {} jicunqi:R0|inst12 {} } { 0.000ns 0.448ns 1.105ns 1.484ns 0.382ns } { 0.000ns 0.370ns 0.206ns 0.615ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ON 66 " "Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock \"ON\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "JP:inst5\|MOD4:inst\|inst4 jicunqi:R0\|inst12 ON 3.652 ns " "Info: Found hold time violation between source  pin or register \"JP:inst5\|MOD4:inst\|inst4\" and destination pin or register \"jicunqi:R0\|inst12\" for clock \"ON\" (Hold time is 3.652 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.720 ns + Largest " "Info: + Largest clock skew is 8.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON destination 15.273 ns + Longest register " "Info: + Longest clock path from clock \"ON\" to destination register is 15.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1544 -8 160 1560 "ON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(0.650 ns) 4.093 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(2.469 ns) + CELL(0.650 ns) = 4.093 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { ON START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.833 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 4.833 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 6.857 ns JP:inst5\|MOD4:inst\|inst4 4 REG LCFF_X28_Y9_N9 15 " "Info: 4: + IC(1.054 ns) + CELL(0.970 ns) = 6.857 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.970 ns) 9.006 ns JP:inst5\|MOD4:inst\|inst5 5 REG LCFF_X29_Y6_N25 14 " "Info: 5: + IC(1.179 ns) + CELL(0.970 ns) = 9.006 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.650 ns) 10.163 ns SIGNAL:inst10\|WNR:inst2\|inst12~17 6 COMB LCCOMB_X29_Y6_N26 1 " "Info: 6: + IC(0.507 ns) + CELL(0.650 ns) = 10.163 ns; Loc. = LCCOMB_X29_Y6_N26; Fanout = 1; COMB Node = 'SIGNAL:inst10\|WNR:inst2\|inst12~17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 } "NODE_NAME" } } { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 136 368 432 184 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 11.144 ns CP:inst3\|inst2 7 COMB LCCOMB_X29_Y6_N28 1 " "Info: 7: + IC(0.365 ns) + CELL(0.616 ns) = 11.144 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 13.741 ns CP:inst3\|inst2~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.597 ns) + CELL(0.000 ns) = 13.741 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.666 ns) 15.273 ns jicunqi:R0\|inst12 9 REG LCFF_X21_Y10_N11 1 " "Info: 9: + IC(0.866 ns) + CELL(0.666 ns) = 15.273 ns; Loc. = LCFF_X21_Y10_N11; Fanout = 1; REG Node = 'jicunqi:R0\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.866 ns ( 38.41 % ) " "Info: Total cell delay = 5.866 ns ( 38.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.407 ns ( 61.59 % ) " "Info: Total interconnect delay = 9.407 ns ( 61.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.273 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.273 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON source 6.553 ns - Shortest register " "Info: - Shortest clock path from clock \"ON\" to source register is 6.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1544 -8 160 1560 "ON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(0.650 ns) 4.093 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(2.469 ns) + CELL(0.650 ns) = 4.093 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { ON START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.833 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 4.833 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.666 ns) 6.553 ns JP:inst5\|MOD4:inst\|inst4 4 REG LCFF_X28_Y9_N9 15 " "Info: 4: + IC(1.054 ns) + CELL(0.666 ns) = 6.553 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 40.59 % ) " "Info: Total cell delay = 2.660 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 59.41 % ) " "Info: Total interconnect delay = 3.893 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.273 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.273 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns - Shortest register register " "Info: - Shortest register to register delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JP:inst5\|MOD4:inst\|inst4 1 REG LCFF_X28_Y9_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns JP:inst5\|24DECODER:inst1\|inst7 2 COMB LCCOMB_X28_Y9_N6 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X28_Y9_N6; Fanout = 17; COMB Node = 'JP:inst5\|24DECODER:inst1\|inst7'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 } "NODE_NAME" } } { "24DECODER.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/24DECODER.bdf" { { 232 496 560 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 2.129 ns MULCAN:inst2\|inst~14 3 COMB LCCOMB_X25_Y9_N22 9 " "Info: 3: + IC(1.105 ns) + CELL(0.206 ns) = 2.129 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 9; COMB Node = 'MULCAN:inst2\|inst~14'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 } "NODE_NAME" } } { "MULCAN.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MULCAN.bdf" { { 232 424 488 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.615 ns) 4.228 ns ALU2:inst\|selector:inst24\|inst19~189 4 COMB LCCOMB_X21_Y10_N8 6 " "Info: 4: + IC(1.484 ns) + CELL(0.615 ns) = 4.228 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst19~189'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -32 568 632 16 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.460 ns) 5.070 ns jicunqi:R0\|inst12 5 REG LCFF_X21_Y10_N11 1 " "Info: 5: + IC(0.382 ns) + CELL(0.460 ns) = 5.070 ns; Loc. = LCFF_X21_Y10_N11; Fanout = 1; REG Node = 'jicunqi:R0\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 32.56 % ) " "Info: Total cell delay = 1.651 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.419 ns ( 67.44 % ) " "Info: Total interconnect delay = 3.419 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { JP:inst5|MOD4:inst|inst4 {} JP:inst5|24DECODER:inst1|inst7 {} MULCAN:inst2|inst~14 {} ALU2:inst|selector:inst24|inst19~189 {} jicunqi:R0|inst12 {} } { 0.000ns 0.448ns 1.105ns 1.484ns 0.382ns } { 0.000ns 0.370ns 0.206ns 0.615ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.273 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.273 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst12 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { ON START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { ON {} ON~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} } { 0.000ns 0.000ns 2.469ns 0.370ns 1.054ns } { 0.000ns 0.974ns 0.650ns 0.370ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|24DECODER:inst1|inst7 MULCAN:inst2|inst~14 ALU2:inst|selector:inst24|inst19~189 jicunqi:R0|inst12 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { JP:inst5|MOD4:inst|inst4 {} JP:inst5|24DECODER:inst1|inst7 {} MULCAN:inst2|inst~14 {} ALU2:inst|selector:inst24|inst19~189 {} jicunqi:R0|inst12 {} } { 0.000ns 0.448ns 1.105ns 1.484ns 0.382ns } { 0.000ns 0.370ns 0.206ns 0.615ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "jicunqi:R0\|inst11 RAM-D0 STAND 10.137 ns register " "Info: tsu for register \"jicunqi:R0\|inst11\" (data pin = \"RAM-D0\", clock pin = \"STAND\") is 10.137 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.812 ns + Longest pin register " "Info: + Longest pin to register delay is 18.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM-D0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAM-D0'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D0 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 568 944 1120 584 "RAM-D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns RAM-D0~0 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'RAM-D0~0'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { RAM-D0 RAM-D0~0 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 568 944 1120 584 "RAM-D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.949 ns) + CELL(0.650 ns) 8.583 ns selector:A\|inst25 3 COMB LCCOMB_X21_Y10_N20 22 " "Info: 3: + IC(6.949 ns) + CELL(0.650 ns) = 8.583 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 22; COMB Node = 'selector:A\|inst25'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.599 ns" { RAM-D0~0 selector:A|inst25 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 312 568 632 360 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 10.226 ns ALU2:inst\|ALU1:inst\|74181:inst23\|46~36 4 COMB LCCOMB_X28_Y10_N24 2 " "Info: 4: + IC(1.437 ns) + CELL(0.206 ns) = 10.226 ns; Loc. = LCCOMB_X28_Y10_N24; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|46~36'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 10.987 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X28_Y10_N2 2 " "Info: 5: + IC(0.391 ns) + CELL(0.370 ns) = 10.987 ns; Loc. = LCCOMB_X28_Y10_N2; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~81'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.624 ns) 12.004 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~82 6 COMB LCCOMB_X28_Y10_N20 3 " "Info: 6: + IC(0.393 ns) + CELL(0.624 ns) = 12.004 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 12.765 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~83 7 COMB LCCOMB_X28_Y10_N6 3 " "Info: 7: + IC(0.395 ns) + CELL(0.366 ns) = 12.765 ns; Loc. = LCCOMB_X28_Y10_N6; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~83'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 13.338 ns ALU2:inst\|ALU1:inst\|74181:inst\|74~58 8 COMB LCCOMB_X28_Y10_N0 2 " "Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 13.338 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|74~58'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 13.921 ns ALU2:inst\|ALU1:inst\|74181:inst\|82 9 COMB LCCOMB_X28_Y10_N28 1 " "Info: 9: + IC(0.377 ns) + CELL(0.206 ns) = 13.921 ns; Loc. = LCCOMB_X28_Y10_N28; Fanout = 1; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.370 ns) 16.466 ns ALU2:inst\|selector:inst24\|inst18~2829 10 COMB LCCOMB_X18_Y9_N26 6 " "Info: 10: + IC(2.175 ns) + CELL(0.370 ns) = 16.466 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~2829'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.460 ns) 18.812 ns jicunqi:R0\|inst11 11 REG LCFF_X24_Y11_N5 1 " "Info: 11: + IC(1.886 ns) + CELL(0.460 ns) = 18.812 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.442 ns ( 23.61 % ) " "Info: Total cell delay = 4.442 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.370 ns ( 76.39 % ) " "Info: Total interconnect delay = 14.370 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "18.812 ns" { RAM-D0 RAM-D0~0 selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "18.812 ns" { RAM-D0 {} RAM-D0~0 {} selector:A|inst25 {} ALU2:inst|ALU1:inst|74181:inst23|46~36 {} ALU2:inst|ALU1:inst|74181:inst23|78~81 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 6.949ns 1.437ns 0.391ns 0.393ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.984ns 0.650ns 0.206ns 0.370ns 0.624ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STAND destination 8.635 ns - Shortest register " "Info: - Shortest clock path from clock \"STAND\" to destination register is 8.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STAND 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'STAND'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAND } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1592 -8 160 1608 "STAND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 3.141 ns START:inst6\|inst17~22 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 3.141 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { STAND START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.881 ns START:inst6\|inst17 3 COMB LCCOMB_X29_Y6_N0 6 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.484 ns CP:inst3\|inst2 4 COMB LCCOMB_X29_Y6_N28 1 " "Info: 4: + IC(0.401 ns) + CELL(0.202 ns) = 4.484 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START:inst6|inst17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 7.081 ns CP:inst3\|inst2~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.597 ns) + CELL(0.000 ns) = 7.081 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 8.635 ns jicunqi:R0\|inst11 6 REG LCFF_X24_Y11_N5 1 " "Info: 6: + IC(0.888 ns) + CELL(0.666 ns) = 8.635 ns; Loc. = LCFF_X24_Y11_N5; Fanout = 1; REG Node = 'jicunqi:R0\|inst11'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 88 544 608 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.012 ns ( 34.88 % ) " "Info: Total cell delay = 3.012 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.623 ns ( 65.12 % ) " "Info: Total interconnect delay = 5.623 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "18.812 ns" { RAM-D0 RAM-D0~0 selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "18.812 ns" { RAM-D0 {} RAM-D0~0 {} selector:A|inst25 {} ALU2:inst|ALU1:inst|74181:inst23|46~36 {} ALU2:inst|ALU1:inst|74181:inst23|78~81 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 6.949ns 1.437ns 0.391ns 0.393ns 0.395ns 0.367ns 0.377ns 2.175ns 1.886ns } { 0.000ns 0.984ns 0.650ns 0.206ns 0.370ns 0.624ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { STAND START:inst6|inst17~22 START:inst6|inst17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst11 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { STAND {} STAND~combout {} START:inst6|inst17~22 {} START:inst6|inst17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst11 {} } { 0.000ns 0.000ns 1.367ns 0.370ns 0.401ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "STEP RAM-D6 jicunqi:R0\|inst17 30.557 ns register " "Info: tco from clock \"STEP\" to destination pin \"RAM-D6\" through register \"jicunqi:R0\|inst17\" is 30.557 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 15.417 ns + Longest register " "Info: + Longest clock path from clock \"STEP\" to source register is 15.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STEP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'STEP'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.427 ns START:inst6\|inst1 2 REG LCFF_X29_Y6_N5 1 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.427 ns; Loc. = LCFF_X29_Y6_N5; Fanout = 1; REG Node = 'START:inst6\|inst1'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { STEP START:inst6|inst1 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.237 ns START:inst6\|inst17~22 3 COMB LCCOMB_X29_Y6_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { START:inst6|inst1 START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.977 ns START:inst6\|inst17 4 COMB LCCOMB_X29_Y6_N0 6 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 7.001 ns JP:inst5\|MOD4:inst\|inst4 5 REG LCFF_X28_Y9_N9 15 " "Info: 5: + IC(1.054 ns) + CELL(0.970 ns) = 7.001 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.970 ns) 9.150 ns JP:inst5\|MOD4:inst\|inst5 6 REG LCFF_X29_Y6_N25 14 " "Info: 6: + IC(1.179 ns) + CELL(0.970 ns) = 9.150 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.650 ns) 10.307 ns SIGNAL:inst10\|WNR:inst2\|inst12~17 7 COMB LCCOMB_X29_Y6_N26 1 " "Info: 7: + IC(0.507 ns) + CELL(0.650 ns) = 10.307 ns; Loc. = LCCOMB_X29_Y6_N26; Fanout = 1; COMB Node = 'SIGNAL:inst10\|WNR:inst2\|inst12~17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 } "NODE_NAME" } } { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 136 368 432 184 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 11.288 ns CP:inst3\|inst2 8 COMB LCCOMB_X29_Y6_N28 1 " "Info: 8: + IC(0.365 ns) + CELL(0.616 ns) = 11.288 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 13.885 ns CP:inst3\|inst2~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(2.597 ns) + CELL(0.000 ns) = 13.885 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.666 ns) 15.417 ns jicunqi:R0\|inst17 10 REG LCFF_X21_Y10_N21 1 " "Info: 10: + IC(0.866 ns) + CELL(0.666 ns) = 15.417 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 1; REG Node = 'jicunqi:R0\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst17 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 576 584 648 656 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.732 ns ( 43.67 % ) " "Info: Total cell delay = 6.732 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.685 ns ( 56.33 % ) " "Info: Total interconnect delay = 8.685 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.417 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst17 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.417 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst17 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 576 584 648 656 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.836 ns + Longest register pin " "Info: + Longest register to pin delay is 14.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst17 1 REG LCFF_X21_Y10_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 1; REG Node = 'jicunqi:R0\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst17 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 576 584 648 656 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns selector:A\|inst25 2 COMB LCCOMB_X21_Y10_N20 22 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 22; COMB Node = 'selector:A\|inst25'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { jicunqi:R0|inst17 selector:A|inst25 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 312 568 632 360 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 2.036 ns ALU2:inst\|ALU1:inst\|74181:inst23\|46~36 3 COMB LCCOMB_X28_Y10_N24 2 " "Info: 3: + IC(1.437 ns) + CELL(0.206 ns) = 2.036 ns; Loc. = LCCOMB_X28_Y10_N24; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|46~36'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 2.797 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~81 4 COMB LCCOMB_X28_Y10_N2 2 " "Info: 4: + IC(0.391 ns) + CELL(0.370 ns) = 2.797 ns; Loc. = LCCOMB_X28_Y10_N2; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~81'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.624 ns) 3.814 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~82 5 COMB LCCOMB_X28_Y10_N20 3 " "Info: 5: + IC(0.393 ns) + CELL(0.624 ns) = 3.814 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 4.575 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~83 6 COMB LCCOMB_X28_Y10_N6 3 " "Info: 6: + IC(0.395 ns) + CELL(0.366 ns) = 4.575 ns; Loc. = LCCOMB_X28_Y10_N6; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~83'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 5.148 ns ALU2:inst\|ALU1:inst\|74181:inst\|74~58 7 COMB LCCOMB_X28_Y10_N0 2 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 5.148 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|74~58'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 5.731 ns ALU2:inst\|ALU1:inst\|74181:inst\|82 8 COMB LCCOMB_X28_Y10_N28 1 " "Info: 8: + IC(0.377 ns) + CELL(0.206 ns) = 5.731 ns; Loc. = LCCOMB_X28_Y10_N28; Fanout = 1; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.370 ns) 8.276 ns ALU2:inst\|selector:inst24\|inst18~2829 9 COMB LCCOMB_X18_Y9_N26 6 " "Info: 9: + IC(2.175 ns) + CELL(0.370 ns) = 8.276 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~2829'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.274 ns) + CELL(3.286 ns) 14.836 ns RAM-D6 10 PIN PIN_200 0 " "Info: 10: + IC(3.274 ns) + CELL(3.286 ns) = 14.836 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'RAM-D6'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.560 ns" { ALU2:inst|selector:inst24|inst18~2829 RAM-D6 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 472 944 1120 488 "RAM-D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.027 ns ( 40.62 % ) " "Info: Total cell delay = 6.027 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.809 ns ( 59.38 % ) " "Info: Total interconnect delay = 8.809 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.836 ns" { jicunqi:R0|inst17 selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 RAM-D6 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.836 ns" { jicunqi:R0|inst17 {} selector:A|inst25 {} ALU2:inst|ALU1:inst|74181:inst23|46~36 {} ALU2:inst|ALU1:inst|74181:inst23|78~81 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} RAM-D6 {} } { 0.000ns 0.000ns 1.437ns 0.391ns 0.393ns 0.395ns 0.367ns 0.377ns 2.175ns 3.274ns } { 0.000ns 0.393ns 0.206ns 0.370ns 0.624ns 0.366ns 0.206ns 0.206ns 0.370ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.417 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst17 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.417 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst17 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.866ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.836 ns" { jicunqi:R0|inst17 selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 RAM-D6 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.836 ns" { jicunqi:R0|inst17 {} selector:A|inst25 {} ALU2:inst|ALU1:inst|74181:inst23|46~36 {} ALU2:inst|ALU1:inst|74181:inst23|78~81 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} RAM-D6 {} } { 0.000ns 0.000ns 1.437ns 0.391ns 0.393ns 0.395ns 0.367ns 0.377ns 2.175ns 3.274ns } { 0.000ns 0.393ns 0.206ns 0.370ns 0.624ns 0.366ns 0.206ns 0.206ns 0.370ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAM-D0 RAM-D6 23.026 ns Longest " "Info: Longest tpd from source pin \"RAM-D0\" to destination pin \"RAM-D6\" is 23.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM-D0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAM-D0'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D0 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 568 944 1120 584 "RAM-D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns RAM-D0~0 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'RAM-D0~0'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { RAM-D0 RAM-D0~0 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 568 944 1120 584 "RAM-D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.949 ns) + CELL(0.650 ns) 8.583 ns selector:A\|inst25 3 COMB LCCOMB_X21_Y10_N20 22 " "Info: 3: + IC(6.949 ns) + CELL(0.650 ns) = 8.583 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 22; COMB Node = 'selector:A\|inst25'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.599 ns" { RAM-D0~0 selector:A|inst25 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 312 568 632 360 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 10.226 ns ALU2:inst\|ALU1:inst\|74181:inst23\|46~36 4 COMB LCCOMB_X28_Y10_N24 2 " "Info: 4: + IC(1.437 ns) + CELL(0.206 ns) = 10.226 ns; Loc. = LCCOMB_X28_Y10_N24; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|46~36'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 10.987 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X28_Y10_N2 2 " "Info: 5: + IC(0.391 ns) + CELL(0.370 ns) = 10.987 ns; Loc. = LCCOMB_X28_Y10_N2; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~81'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.624 ns) 12.004 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~82 6 COMB LCCOMB_X28_Y10_N20 3 " "Info: 6: + IC(0.393 ns) + CELL(0.624 ns) = 12.004 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 12.765 ns ALU2:inst\|ALU1:inst\|74181:inst23\|78~83 7 COMB LCCOMB_X28_Y10_N6 3 " "Info: 7: + IC(0.395 ns) + CELL(0.366 ns) = 12.765 ns; Loc. = LCCOMB_X28_Y10_N6; Fanout = 3; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst23\|78~83'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 13.338 ns ALU2:inst\|ALU1:inst\|74181:inst\|74~58 8 COMB LCCOMB_X28_Y10_N0 2 " "Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 13.338 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 2; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|74~58'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 13.921 ns ALU2:inst\|ALU1:inst\|74181:inst\|82 9 COMB LCCOMB_X28_Y10_N28 1 " "Info: 9: + IC(0.377 ns) + CELL(0.206 ns) = 13.921 ns; Loc. = LCCOMB_X28_Y10_N28; Fanout = 1; COMB Node = 'ALU2:inst\|ALU1:inst\|74181:inst\|82'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.370 ns) 16.466 ns ALU2:inst\|selector:inst24\|inst18~2829 10 COMB LCCOMB_X18_Y9_N26 6 " "Info: 10: + IC(2.175 ns) + CELL(0.370 ns) = 16.466 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~2829'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.274 ns) + CELL(3.286 ns) 23.026 ns RAM-D6 11 PIN PIN_200 0 " "Info: 11: + IC(3.274 ns) + CELL(3.286 ns) = 23.026 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'RAM-D6'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.560 ns" { ALU2:inst|selector:inst24|inst18~2829 RAM-D6 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 472 944 1120 488 "RAM-D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.268 ns ( 31.56 % ) " "Info: Total cell delay = 7.268 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.758 ns ( 68.44 % ) " "Info: Total interconnect delay = 15.758 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "23.026 ns" { RAM-D0 RAM-D0~0 selector:A|inst25 ALU2:inst|ALU1:inst|74181:inst23|46~36 ALU2:inst|ALU1:inst|74181:inst23|78~81 ALU2:inst|ALU1:inst|74181:inst23|78~82 ALU2:inst|ALU1:inst|74181:inst23|78~83 ALU2:inst|ALU1:inst|74181:inst|74~58 ALU2:inst|ALU1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~2829 RAM-D6 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "23.026 ns" { RAM-D0 {} RAM-D0~0 {} selector:A|inst25 {} ALU2:inst|ALU1:inst|74181:inst23|46~36 {} ALU2:inst|ALU1:inst|74181:inst23|78~81 {} ALU2:inst|ALU1:inst|74181:inst23|78~82 {} ALU2:inst|ALU1:inst|74181:inst23|78~83 {} ALU2:inst|ALU1:inst|74181:inst|74~58 {} ALU2:inst|ALU1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~2829 {} RAM-D6 {} } { 0.000ns 0.000ns 6.949ns 1.437ns 0.391ns 0.393ns 0.395ns 0.367ns 0.377ns 2.175ns 3.274ns } { 0.000ns 0.984ns 0.650ns 0.206ns 0.370ns 0.624ns 0.366ns 0.206ns 0.206ns 0.370ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "jicunqi:R0\|inst14 RAM-D3 STEP 3.723 ns register " "Info: th for register \"jicunqi:R0\|inst14\" (data pin = \"RAM-D3\", clock pin = \"STEP\") is 3.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 15.439 ns + Longest register " "Info: + Longest clock path from clock \"STEP\" to destination register is 15.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns STEP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'STEP'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 1560 -8 160 1576 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.427 ns START:inst6\|inst1 2 REG LCFF_X29_Y6_N5 1 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.427 ns; Loc. = LCFF_X29_Y6_N5; Fanout = 1; REG Node = 'START:inst6\|inst1'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { STEP START:inst6|inst1 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.237 ns START:inst6\|inst17~22 3 COMB LCCOMB_X29_Y6_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'START:inst6\|inst17~22'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { START:inst6|inst1 START:inst6|inst17~22 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.977 ns START:inst6\|inst17 4 COMB LCCOMB_X29_Y6_N0 6 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 6; COMB Node = 'START:inst6\|inst17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { START:inst6|inst17~22 START:inst6|inst17 } "NODE_NAME" } } { "START.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/START.bdf" { { 216 888 952 264 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.970 ns) 7.001 ns JP:inst5\|MOD4:inst\|inst4 5 REG LCFF_X28_Y9_N9 15 " "Info: 5: + IC(1.054 ns) + CELL(0.970 ns) = 7.001 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 15; REG Node = 'JP:inst5\|MOD4:inst\|inst4'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { START:inst6|inst17 JP:inst5|MOD4:inst|inst4 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 320 384 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.970 ns) 9.150 ns JP:inst5\|MOD4:inst\|inst5 6 REG LCFF_X29_Y6_N25 14 " "Info: 6: + IC(1.179 ns) + CELL(0.970 ns) = 9.150 ns; Loc. = LCFF_X29_Y6_N25; Fanout = 14; REG Node = 'JP:inst5\|MOD4:inst\|inst5'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 } "NODE_NAME" } } { "MOD4.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/MOD4.bdf" { { 264 552 616 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.650 ns) 10.307 ns SIGNAL:inst10\|WNR:inst2\|inst12~17 7 COMB LCCOMB_X29_Y6_N26 1 " "Info: 7: + IC(0.507 ns) + CELL(0.650 ns) = 10.307 ns; Loc. = LCCOMB_X29_Y6_N26; Fanout = 1; COMB Node = 'SIGNAL:inst10\|WNR:inst2\|inst12~17'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 } "NODE_NAME" } } { "WNR.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/WNR.bdf" { { 136 368 432 184 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 11.288 ns CP:inst3\|inst2 8 COMB LCCOMB_X29_Y6_N28 1 " "Info: 8: + IC(0.365 ns) + CELL(0.616 ns) = 11.288 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 1; COMB Node = 'CP:inst3\|inst2'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.000 ns) 13.885 ns CP:inst3\|inst2~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(2.597 ns) + CELL(0.000 ns) = 13.885 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP:inst3\|inst2~clkctrl'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { CP:inst3|inst2 CP:inst3|inst2~clkctrl } "NODE_NAME" } } { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 15.439 ns jicunqi:R0\|inst14 10 REG LCFF_X24_Y11_N21 1 " "Info: 10: + IC(0.888 ns) + CELL(0.666 ns) = 15.439 ns; Loc. = LCFF_X24_Y11_N21; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP:inst3|inst2~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.732 ns ( 43.60 % ) " "Info: Total cell delay = 6.732 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.707 ns ( 56.40 % ) " "Info: Total interconnect delay = 8.707 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.439 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.439 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.022 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM-D3 1 PIN PIN_197 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_197; Fanout = 1; PIN Node = 'RAM-D3'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D3 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 520 944 1120 536 "RAM-D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns RAM-D3~0 2 COMB IOC_X5_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X5_Y19_N0; Fanout = 1; COMB Node = 'RAM-D3~0'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { RAM-D3 RAM-D3~0 } "NODE_NAME" } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 520 944 1120 536 "RAM-D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.432 ns) + CELL(0.650 ns) 9.056 ns selector:A\|inst21 3 COMB LCCOMB_X24_Y11_N20 11 " "Info: 3: + IC(7.432 ns) + CELL(0.650 ns) = 9.056 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 11; COMB Node = 'selector:A\|inst21'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.082 ns" { RAM-D3~0 selector:A|inst21 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.651 ns) 10.131 ns ALU2:inst\|74285:inst1\|66~34 4 COMB LCCOMB_X24_Y11_N12 1 " "Info: 4: + IC(0.424 ns) + CELL(0.651 ns) = 10.131 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 1; COMB Node = 'ALU2:inst\|74285:inst1\|66~34'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { selector:A|inst21 ALU2:inst|74285:inst1|66~34 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74285.bdf" { { 1408 936 1000 1448 "66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.650 ns) 11.177 ns ALU2:inst\|selector:inst24\|inst21~150 5 COMB LCCOMB_X24_Y11_N8 5 " "Info: 5: + IC(0.396 ns) + CELL(0.650 ns) = 11.177 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 5; COMB Node = 'ALU2:inst\|selector:inst24\|inst21~150'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { ALU2:inst|74285:inst1|66~34 ALU2:inst|selector:inst24|inst21~150 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.460 ns) 12.022 ns jicunqi:R0\|inst14 6 REG LCFF_X24_Y11_N21 1 " "Info: 6: + IC(0.385 ns) + CELL(0.460 ns) = 12.022 ns; Loc. = LCFF_X24_Y11_N21; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { ALU2:inst|selector:inst24|inst21~150 jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 28.16 % ) " "Info: Total cell delay = 3.385 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.637 ns ( 71.84 % ) " "Info: Total interconnect delay = 8.637 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.022 ns" { RAM-D3 RAM-D3~0 selector:A|inst21 ALU2:inst|74285:inst1|66~34 ALU2:inst|selector:inst24|inst21~150 jicunqi:R0|inst14 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.022 ns" { RAM-D3 {} RAM-D3~0 {} selector:A|inst21 {} ALU2:inst|74285:inst1|66~34 {} ALU2:inst|selector:inst24|inst21~150 {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 7.432ns 0.424ns 0.396ns 0.385ns } { 0.000ns 0.974ns 0.650ns 0.651ns 0.650ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.439 ns" { STEP START:inst6|inst1 START:inst6|inst17~22 START:inst6|inst17 JP:inst5|MOD4:inst|inst4 JP:inst5|MOD4:inst|inst5 SIGNAL:inst10|WNR:inst2|inst12~17 CP:inst3|inst2 CP:inst3|inst2~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.439 ns" { STEP {} STEP~combout {} START:inst6|inst1 {} START:inst6|inst17~22 {} START:inst6|inst17 {} JP:inst5|MOD4:inst|inst4 {} JP:inst5|MOD4:inst|inst5 {} SIGNAL:inst10|WNR:inst2|inst12~17 {} CP:inst3|inst2 {} CP:inst3|inst2~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.307ns 0.440ns 0.370ns 1.054ns 1.179ns 0.507ns 0.365ns 2.597ns 0.888ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.370ns 0.970ns 0.970ns 0.650ns 0.616ns 0.000ns 0.666ns } "" } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.022 ns" { RAM-D3 RAM-D3~0 selector:A|inst21 ALU2:inst|74285:inst1|66~34 ALU2:inst|selector:inst24|inst21~150 jicunqi:R0|inst14 } "NODE_NAME" } } { "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.022 ns" { RAM-D3 {} RAM-D3~0 {} selector:A|inst21 {} ALU2:inst|74285:inst1|66~34 {} ALU2:inst|selector:inst24|inst21~150 {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 7.432ns 0.424ns 0.396ns 0.385ns } { 0.000ns 0.974ns 0.650ns 0.651ns 0.650ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:25:49 2016 " "Info: Processing ended: Sat Nov 12 14:25:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Info: Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
