// Seed: 1992242156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  tri  id_4;
  assign id_1 = 1 == id_1;
  initial disable id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  for (id_6 = id_1; 1; id_4 = id_6) begin : LABEL_0
    assign id_5 = id_6 / id_1;
  end
  always @(1) id_2 <= 1;
endmodule
