// Seed: 793341205
module module_0 ();
  generate
    assign id_1 = -1;
    begin : LABEL_0
      assign id_2 = 1;
      wire id_3;
    end
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    output logic id_4,
    output logic id_5
);
  tri id_7;
  assign id_3 = id_2;
  reg id_8, id_9;
  tri0 id_10;
  wire id_11;
  final begin : LABEL_0
    id_4 <= -1;
    id_5 <= 1;
    id_4 = id_7 + -1;
    $display(-1, id_10);
    id_9 = ~id_2;
    id_8 <= -1;
  end
  module_0 modCall_1 ();
endmodule
