<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Apr 10 23:19:18 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     alu_fetch
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \ALU_imp/substract_N_988]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \ALU_imp/control[3]_derived_24]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_0]
            72 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i5  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i7  (to clk_0 +)

   Delay:                   4.626ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      4.626ns data_path temp_control_FSM_i5 to display_i0_i7 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.228ns

 Path Details: temp_control_FSM_i5 to display_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i5 (from clk_0)
Route        10   e 1.388                                  temp_control[3]
LUT4        ---     0.448              A to Z              i12332_2_lut
Route         7   e 1.255                                  n14145
MOFX0       ---     0.344             C0 to Z              i2448
Route         1   e 0.788                                  n4383
                  --------
                    4.626  (25.8% logic, 74.2% route), 3 logic levels.


Passed:  The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i5  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i6  (to clk_0 +)

   Delay:                   4.626ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      4.626ns data_path temp_control_FSM_i5 to display_i0_i6 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.228ns

 Path Details: temp_control_FSM_i5 to display_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i5 (from clk_0)
Route        10   e 1.388                                  temp_control[3]
LUT4        ---     0.448              A to Z              i12332_2_lut
Route         7   e 1.255                                  n14145
MOFX0       ---     0.344             C0 to Z              i2446
Route         1   e 0.788                                  n4381
                  --------
                    4.626  (25.8% logic, 74.2% route), 3 logic levels.


Passed:  The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i5  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i5  (to clk_0 +)

   Delay:                   4.626ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      4.626ns data_path temp_control_FSM_i5 to display_i0_i5 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.228ns

 Path Details: temp_control_FSM_i5 to display_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i5 (from clk_0)
Route        10   e 1.388                                  temp_control[3]
LUT4        ---     0.448              A to Z              i12332_2_lut
Route         7   e 1.255                                  n14145
MOFX0       ---     0.344             C0 to Z              i2444
Route         1   e 0.788                                  n4379
                  --------
                    4.626  (25.8% logic, 74.2% route), 3 logic levels.

Report: 4.772 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            2051 items scored, 1828 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.121ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             execute_instruction_i0_i0  (from clk +)
   Destination:    FD1P3IX    CD             Rdisplay_i0_i1  (to clk +)

   Delay:                   8.975ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

      8.975ns data_path execute_instruction_i0_i0 to Rdisplay_i0_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.121ns

 Path Details: execute_instruction_i0_i0 to Rdisplay_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              execute_instruction_i0_i0 (from clk)
Route        16   e 1.564                                  execute_instruction[0]
LUT4        ---     0.448              A to Z              i1_2_lut_rep_297
Route         5   e 1.174                                  n14819
LUT4        ---     0.448              C to Z              instruction[0]_bdd_4_lut_4_lut
Route         1   e 0.020                                  n14391
MUXL5       ---     0.212           ALUT to Z              i12394
Route         1   e 0.788                                  n14393
LUT4        ---     0.448              B to Z              i1_4_lut_4_lut
Route        15   e 1.513                                  clk_enable_98
LUT4        ---     0.448              C to Z              i5695_2_lut_3_lut
Route        14   e 1.509                                  n7648
                  --------
                    8.975  (26.8% logic, 73.2% route), 6 logic levels.


Error:  The following path violates requirements by 4.121ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             execute_instruction_i0_i0  (from clk +)
   Destination:    FD1P3IX    CD             Rdisplay_i0_i2  (to clk +)

   Delay:                   8.975ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

      8.975ns data_path execute_instruction_i0_i0 to Rdisplay_i0_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.121ns

 Path Details: execute_instruction_i0_i0 to Rdisplay_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              execute_instruction_i0_i0 (from clk)
Route        16   e 1.564                                  execute_instruction[0]
LUT4        ---     0.448              A to Z              i1_2_lut_rep_297
Route         5   e 1.174                                  n14819
LUT4        ---     0.448              C to Z              instruction[0]_bdd_4_lut_4_lut
Route         1   e 0.020                                  n14391
MUXL5       ---     0.212           ALUT to Z              i12394
Route         1   e 0.788                                  n14393
LUT4        ---     0.448              B to Z              i1_4_lut_4_lut
Route        15   e 1.513                                  clk_enable_98
LUT4        ---     0.448              C to Z              i5695_2_lut_3_lut
Route        14   e 1.509                                  n7648
                  --------
                    8.975  (26.8% logic, 73.2% route), 6 logic levels.


Error:  The following path violates requirements by 4.121ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             execute_instruction_i0_i0  (from clk +)
   Destination:    FD1P3IX    CD             Rdisplay_i0_i3  (to clk +)

   Delay:                   8.975ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

      8.975ns data_path execute_instruction_i0_i0 to Rdisplay_i0_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.121ns

 Path Details: execute_instruction_i0_i0 to Rdisplay_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              execute_instruction_i0_i0 (from clk)
Route        16   e 1.564                                  execute_instruction[0]
LUT4        ---     0.448              A to Z              i1_2_lut_rep_297
Route         5   e 1.174                                  n14819
LUT4        ---     0.448              C to Z              instruction[0]_bdd_4_lut_4_lut
Route         1   e 0.020                                  n14391
MUXL5       ---     0.212           ALUT to Z              i12394
Route         1   e 0.788                                  n14393
LUT4        ---     0.448              B to Z              i1_4_lut_4_lut
Route        15   e 1.513                                  clk_enable_98
LUT4        ---     0.448              C to Z              i5695_2_lut_3_lut
Route        14   e 1.509                                  n7648
                  --------
                    8.975  (26.8% logic, 73.2% route), 6 logic levels.

Warning: 9.121 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \ALU_imp/substract_N_988]|            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets                          |             |             |
\ALU_imp/control[3]_derived_24]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_0]                   |     5.000 ns|     4.772 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|     9.121 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_98                           |      15|     322|     17.61%
                                        |        |        |
n15220                                  |      40|     280|     15.32%
                                        |        |        |
clk_enable_142                          |      26|     260|     14.22%
                                        |        |        |
n14393                                  |       1|     224|     12.25%
                                        |        |        |
n11278                                  |       2|     190|     10.39%
                                        |        |        |
n13042                                  |       1|     190|     10.39%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1828  Score: 2391884

Constraints cover  3226 paths, 579 nets, and 1737 connections (49.8% coverage)


Peak memory: 131170304 bytes, TRCE: 520192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
