CLK set to 0.70
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.70
0.70
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3b_mac";
part3b_mac
#set TOP_MOD_NAME "part3_mac";
set SRC_FILE "part3b_mac.sv";
part3b_mac.sv
#set SRC_FILE "part3_mac.sv";
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3b_mac.sv
Compiling source file ./part3b_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3b_mac.sv:39: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3b_mac line 44 in file
		'./part3b_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       fwd_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3b_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3b_mac'
 Implement Synthetic for 'part3b_mac'.
  Processing 'part3b_mac_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'part3b_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3b_mac_DW02_mult_3_stage_J1_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.78
  Critical path length = 0.78
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1485.3      0.17       4.2       7.8                           32038.2598
    0:00:04    1484.3      0.17       4.2       7.8                           32009.5547
    0:00:04    1484.3      0.17       4.2       7.8                           32009.5547
    0:00:04    1484.8      0.16       4.0       7.8                           32030.7539
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'part3b_mac_DW01_add_1'
    0:00:05    1392.5      0.14       3.4       0.0                           28155.4570



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1392.5      0.14       3.4       0.0                           28155.4570
    0:00:05    1392.5      0.14       3.4       0.0                           28155.4570
    0:00:05    1392.5      0.14       3.4       0.0                           28155.4570
    0:00:05    1392.5      0.14       3.4       0.0                           28155.4570
    0:00:06    1398.6      0.14       3.4       0.0                           28333.3418
    0:00:06    1398.6      0.14       3.4       0.0                           28333.3418
    0:00:06    1398.6      0.14       3.4       0.0                           28333.3418
    0:00:06    1398.6      0.14       3.4       0.0                           28333.3418
    0:00:07    1398.6      0.14       3.4       0.0                           28333.3418
    0:00:07    1398.6      0.14       3.4       0.0                           28333.3418
    0:00:08    1428.2      0.13       3.1       0.0                           29288.3789
    0:00:08    1428.2      0.13       3.1       0.0                           29288.3789
    0:00:09    1428.7      0.13       3.1       0.0                           29302.7324

  Beginning Delay Optimization
  ----------------------------
    0:00:09    1430.3      0.13       3.1       0.0                           29367.4297
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:09    1438.8      0.13       3.0       0.0                           29637.5664
    0:00:10    1473.9      0.09       2.2       0.0 f_reg[10]/D               30464.4844
    0:00:10    1474.7      0.09       2.2       0.0                           30481.8770
    0:00:10    1475.2      0.09       2.2       0.0                           30482.3223

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    1475.2      0.09       2.2       0.0                           30482.3223
    0:00:11    1477.9      0.09       2.2       0.0                           30490.8086


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    1477.9      0.09       2.2       0.0                           30490.8086
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:11    1494.4      0.06       1.4       0.0                           30554.4023
    0:00:12    1495.2      0.06       1.4       0.0                           30577.8066
    0:00:12    1495.2      0.06       1.4       0.0                           30577.8066
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:12    1495.5      0.06       1.4       0.0                           30622.8320
    0:00:13    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:13    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:13    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:13    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:13    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:13    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:14    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:14    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:14    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:14    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:14    1496.0      0.06       1.4       0.0                           30644.0332

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14    1496.0      0.06       1.4       0.0                           30644.0332
    0:00:14    1489.6      0.06       1.4       0.0                           30358.7578
    0:00:14    1482.2      0.06       1.4       0.0                           30154.7734
    0:00:14    1482.2      0.06       1.4       0.0                           30154.7734
    0:00:14    1482.7      0.06       1.4       0.0                           30200.9727
    0:00:14    1482.7      0.06       1.4       0.0                           30200.9727
    0:00:17    1483.2      0.06       1.4       0.0                           30222.1719
    0:00:17    1482.9      0.06       1.4       0.0                           30190.3262
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:11:52 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           538
Number of cells:                          460
Number of combinational cells:            394
Number of sequential cells:                65
Number of macros/black boxes:               0
Number of buf/inv:                         86
Number of references:                      28

Combinational area:                812.896001
Buf/Inv area:                       73.948000
Noncombinational area:             670.053977
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1482.949977
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:11:52 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3b_mac             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.4465 mW   (86%)
  Net Switching Power  = 237.5797 uW   (14%)
                         ---------
Total Dynamic Power    =   1.6841 mW  (100%)

Cell Leakage Power     =  31.2295 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2797e+03           66.3644        1.1605e+04        1.3576e+03  (  79.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    166.8445          171.2153        1.9625e+04          357.6846  (  20.85%)
--------------------------------------------------------------------------------------------------
Total          1.4465e+03 uW       237.5798 uW     3.1229e+04 nW     1.7153e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:11:52 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: mult_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3b_mac         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_in_reg[7]/CK (DFF_X1)               0.00       0.00 r
  mult_in_reg[7]/Q (DFF_X1)                0.08       0.08 f
  U201/ZN (AND2_X1)                        0.04       0.12 f
  U202/ZN (NOR2_X1)                        0.04       0.17 r
  U206/ZN (NAND2_X1)                       0.03       0.19 f
  U212/ZN (OAI21_X1)                       0.07       0.26 r
  U336/ZN (AOI21_X1)                       0.04       0.30 f
  U339/ZN (OAI21_X1)                       0.06       0.36 r
  U342/ZN (AOI21_X1)                       0.04       0.39 f
  U345/ZN (XNOR2_X1)                       0.06       0.45 f
  U354/ZN (NOR3_X1)                        0.06       0.51 r
  U390/ZN (NAND4_X1)                       0.05       0.56 f
  U160/ZN (NAND3_X1)                       0.04       0.60 r
  U166/ZN (AND2_X2)                        0.06       0.66 r
  U411/ZN (NAND2_X1)                       0.04       0.70 f
  U414/ZN (NAND2_X1)                       0.03       0.72 r
  f_reg[5]/D (DFF_X1)                      0.01       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    0.70       0.70
  clock network delay (ideal)              0.00       0.70
  f_reg[5]/CK (DFF_X1)                     0.00       0.70 r
  library setup time                      -0.03       0.67
  data required time                                  0.67
  -----------------------------------------------------------
  data required time                                  0.67
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
CLK set to 0.71
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.71
0.71
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3b_mac";
part3b_mac
#set TOP_MOD_NAME "part3_mac";
set SRC_FILE "part3b_mac.sv";
part3b_mac.sv
#set SRC_FILE "part3_mac.sv";
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3b_mac.sv
Compiling source file ./part3b_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3b_mac.sv:39: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3b_mac line 44 in file
		'./part3b_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       fwd_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3b_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3b_mac'
 Implement Synthetic for 'part3b_mac'.
  Processing 'part3b_mac_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'part3b_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3b_mac_DW02_mult_3_stage_J1_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.80
  Critical path length = 0.80
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1512.5      0.27       5.4       7.8                           33310.6602
    0:00:04    1512.5      0.27       5.4       7.8                           33310.6602
    0:00:04    1512.5      0.27       5.4       7.8                           33310.6602
    0:00:04    1508.5      0.27       5.4       7.8                           33159.3320
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'part3b_mac_DW01_add_1'
    0:00:06    1422.3      0.11       2.1       0.0                           28808.4766



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1422.3      0.11       2.1       0.0                           28808.4766
    0:00:06    1422.3      0.11       2.1       0.0                           28808.4766
    0:00:06    1427.1      0.11       2.0       0.0                           29015.5137
    0:00:06    1427.1      0.11       2.0       0.0                           29015.5137
    0:00:07    1427.6      0.11       2.0       0.0                           29029.8672
    0:00:07    1427.6      0.11       2.0       0.0                           29029.8672
    0:00:07    1427.6      0.11       2.0       0.0                           29029.8672
    0:00:07    1427.6      0.11       2.0       0.0                           29029.8672
    0:00:07    1427.6      0.11       2.0       0.0                           29029.8672
    0:00:07    1427.6      0.11       2.0       0.0                           29029.8672
    0:00:08    1445.2      0.09       1.8       0.0                           29638.3418
    0:00:08    1445.2      0.09       1.8       0.0                           29638.3418
    0:00:08    1451.6      0.09       1.7       0.0                           29780.4531

  Beginning Delay Optimization
  ----------------------------
    0:00:08    1454.2      0.08       1.8       0.0                           29873.8574
    0:00:10    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:10    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:10    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:10    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:10    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:10    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:11    1466.5      0.08       1.7       0.0                           30299.3086
    0:00:11    1497.3      0.03       0.4       0.0 f_reg[19]/D               31021.6426
    0:00:11    1496.8      0.03       0.4       0.0                           30999.3340
    0:00:12    1511.9      0.03       0.4       0.0                           31386.4062

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    1511.9      0.03       0.4       0.0                           31386.4062
    0:00:12    1512.5      0.03       0.4       0.0                           31328.7031


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    1495.7      0.02       0.1       0.0                           30957.9668
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1464.9      0.02       0.1       0.0                           29840.9492
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    1490.1      0.00       0.0       0.0                           30693.5371
    0:00:13    1468.1      0.00       0.0       0.0                           29882.3867
    0:00:13    1468.1      0.00       0.0       0.0                           29882.3867
    0:00:13    1468.1      0.00       0.0       0.0                           29882.3867
    0:00:13    1468.1      0.00       0.0       0.0                           29882.3867
    0:00:13    1462.5      0.00       0.0       0.0                           29723.4961
    0:00:13    1462.5      0.00       0.0       0.0                           29723.4961
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:09 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           524
Number of cells:                          448
Number of combinational cells:            382
Number of sequential cells:                65
Number of macros/black boxes:               0
Number of buf/inv:                         79
Number of references:                      26

Combinational area:                792.148001
Buf/Inv area:                       67.830001
Noncombinational area:             670.319976
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1462.467978
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:09 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3b_mac             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.4208 mW   (86%)
  Net Switching Power  = 235.8406 uW   (14%)
                         ---------
Total Dynamic Power    =   1.6566 mW  (100%)

Cell Leakage Power     =  30.4822 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2596e+03           64.9218        1.1582e+04        1.3361e+03  (  79.19%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    161.2186          170.9189        1.8900e+04          351.0373  (  20.81%)
--------------------------------------------------------------------------------------------------
Total          1.4208e+03 uW       235.8407 uW     3.0482e+04 nW     1.6871e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:09 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: multinstance/mult_x_1/clk_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_in_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3b_mac         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multinstance/mult_x_1/clk_r_REG6_S2/CK (DFF_X1)         0.00       0.00 r
  multinstance/mult_x_1/clk_r_REG6_S2/QN (DFF_X1)         0.06       0.06 f
  multinstance/U61/ZN (OR2_X1)                            0.06       0.12 f
  multinstance/U62/ZN (NAND2_X1)                          0.04       0.16 r
  multinstance/U34/ZN (OAI21_X1)                          0.03       0.19 f
  multinstance/U33/ZN (AOI21_X1)                          0.08       0.27 r
  multinstance/U71/ZN (NAND2_X1)                          0.05       0.31 f
  multinstance/U75/ZN (NAND3_X1)                          0.04       0.35 r
  multinstance/U76/ZN (NAND2_X1)                          0.03       0.38 f
  multinstance/U78/ZN (NAND3_X1)                          0.04       0.41 r
  multinstance/U38/ZN (NAND2_X1)                          0.03       0.44 f
  multinstance/U36/ZN (NAND2_X1)                          0.04       0.48 r
  multinstance/U35/ZN (NAND2_X1)                          0.03       0.51 f
  multinstance/U82/ZN (NAND3_X1)                          0.04       0.56 r
  multinstance/U83/Z (XOR2_X1)                            0.07       0.62 r
  multinstance/PRODUCT[18] (part3b_mac_DW02_mult_3_stage_J1_0)
                                                          0.00       0.62 r
  U472/ZN (AND2_X1)                                       0.04       0.67 r
  mult_in_reg[18]/D (DFFRS_X1)                            0.01       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.71       0.71
  clock network delay (ideal)                             0.00       0.71
  mult_in_reg[18]/CK (DFFRS_X1)                           0.00       0.71 r
  library setup time                                     -0.03       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
CLK set to 0.72
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.72
0.72
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3b_mac";
part3b_mac
#set TOP_MOD_NAME "part3_mac";
set SRC_FILE "part3b_mac.sv";
part3b_mac.sv
#set SRC_FILE "part3_mac.sv";
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3b_mac.sv
Compiling source file ./part3b_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3b_mac.sv:39: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3b_mac line 44 in file
		'./part3b_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       fwd_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3b_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3b_mac'
 Implement Synthetic for 'part3b_mac'.
  Processing 'part3b_mac_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'part3b_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3b_mac_DW02_mult_3_stage_J1_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.80
  Critical path length = 0.80
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1508.0      0.16       3.9      11.1                           32757.4141
    0:00:04    1507.4      0.16       3.9      11.1                           32743.0605
    0:00:04    1507.4      0.16       3.9      11.1                           32743.0605
    0:00:04    1508.0      0.16       3.9      11.1                           32764.2598
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'part3b_mac_DW01_add_1'
    0:00:06    1434.8      0.06       0.8       0.0                           29095.6270



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1434.8      0.06       0.8       0.0                           29095.6270
    0:00:06    1434.8      0.06       0.8       0.0                           29095.6270
    0:00:06    1435.3      0.06       0.9       0.0                           29124.3340
    0:00:06    1435.3      0.06       0.9       0.0                           29124.3340
    0:00:06    1468.6      0.05       0.7       0.0                           30087.1191
    0:00:06    1468.6      0.05       0.7       0.0                           30087.1191
    0:00:06    1468.6      0.05       0.7       0.0                           30087.1191
    0:00:06    1468.6      0.05       0.7       0.0                           30087.1191
    0:00:07    1468.6      0.05       0.7       0.0                           30087.1191
    0:00:07    1468.6      0.05       0.7       0.0                           30087.1191
    0:00:07    1504.0      0.03       0.7       0.0                           31340.3125
    0:00:07    1504.0      0.03       0.7       0.0                           31340.3125
    0:00:07    1504.0      0.03       0.7       0.0                           31340.3125

  Beginning Delay Optimization
  ----------------------------
    0:00:07    1504.0      0.03       0.6       0.0                           31340.3125
    0:00:09    1502.9      0.03       0.6       0.0                           31303.6504
    0:00:09    1502.9      0.03       0.6       0.0                           31303.6504
    0:00:10    1503.7      0.03       0.6       0.0                           31201.5098
    0:00:10    1504.2      0.03       0.6       0.0                           31215.8633
    0:00:12    1505.3      0.03       0.5       0.0                           31249.9180
    0:00:12    1505.3      0.03       0.5       0.0                           31249.9180
    0:00:12    1505.3      0.03       0.5       0.0                           31249.9180
    0:00:12    1521.8      0.00       0.0       0.0                           31661.9414
    0:00:12    1521.8      0.00       0.0       0.0                           31661.9414

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    1521.8      0.00       0.0       0.0                           31661.9414
    0:00:13    1521.8      0.00       0.0       0.0                           31661.9414


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    1505.0      0.00       0.0       0.0                           31267.2012
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    1457.7      0.00       0.0       0.0                           29627.3027
    0:00:13    1455.0      0.00       0.0       0.0                           29465.9824
    0:00:13    1455.0      0.00       0.0       0.0                           29465.9824
    0:00:13    1455.0      0.00       0.0       0.0                           29465.9824
    0:00:13    1455.0      0.00       0.0       0.0                           29465.9824
    0:00:13    1450.5      0.00       0.0       0.0                           29374.9277
    0:00:13    1450.5      0.00       0.0       0.0                           29374.9277
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:26 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           500
Number of cells:                          437
Number of combinational cells:            371
Number of sequential cells:                65
Number of macros/black boxes:               0
Number of buf/inv:                         81
Number of references:                      23

Combinational area:                776.188003
Buf/Inv area:                       71.554001
Noncombinational area:             674.309976
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1450.497979
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:26 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3b_mac             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.4156 mW   (86%)
  Net Switching Power  = 226.7125 uW   (14%)
                         ---------
Total Dynamic Power    =   1.6423 mW  (100%)

Cell Leakage Power     =  29.9948 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2583e+03           61.6333        1.1673e+04        1.3316e+03  (  79.62%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    157.3472          165.0791        1.8322e+04          340.7482  (  20.38%)
--------------------------------------------------------------------------------------------------
Total          1.4156e+03 uW       226.7124 uW     2.9995e+04 nW     1.6723e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:26 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: mult_in_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3b_mac         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_in_reg[1]/CK (DFF_X1)               0.00       0.00 r
  mult_in_reg[1]/Q (DFF_X1)                0.10       0.10 r
  U177/ZN (NOR2_X1)                        0.03       0.13 f
  U179/ZN (OAI21_X1)                       0.05       0.18 r
  U184/ZN (AOI21_X1)                       0.04       0.22 f
  U199/ZN (OAI21_X1)                       0.07       0.29 r
  U265/ZN (AOI21_X1)                       0.04       0.34 f
  U268/ZN (OAI21_X1)                       0.06       0.40 r
  U426/ZN (AOI21_X1)                       0.04       0.43 f
  U428/ZN (XNOR2_X1)                       0.06       0.49 f
  U434/ZN (NOR2_X1)                        0.04       0.52 r
  U435/ZN (AND2_X1)                        0.04       0.57 r
  U436/ZN (NAND4_X1)                       0.04       0.61 f
  U439/ZN (NAND2_X1)                       0.03       0.64 r
  U442/ZN (OAI22_X1)                       0.03       0.67 f
  f_reg[19]/D (DFF_X1)                     0.01       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    0.72       0.72
  clock network delay (ideal)              0.00       0.72
  f_reg[19]/CK (DFF_X1)                    0.00       0.72 r
  library setup time                      -0.04       0.68
  data required time                                  0.68
  -----------------------------------------------------------
  data required time                                  0.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
CLK set to 0.73
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.73
0.73
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3b_mac";
part3b_mac
#set TOP_MOD_NAME "part3_mac";
set SRC_FILE "part3b_mac.sv";
part3b_mac.sv
#set SRC_FILE "part3_mac.sv";
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3b_mac.sv
Compiling source file ./part3b_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3b_mac.sv:39: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3b_mac line 44 in file
		'./part3b_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       fwd_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3b_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3b_mac'
 Implement Synthetic for 'part3b_mac'.
  Processing 'part3b_mac_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'part3b_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3b_mac_DW02_mult_3_stage_J1_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.81
  Critical path length = 0.81
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1488.8      0.14       3.4       7.8                           32076.3809
    0:00:04    1488.3      0.14       3.4       7.8                           32062.0273
    0:00:04    1488.3      0.14       3.4       7.8                           32062.0273
    0:00:04    1488.5      0.14       3.4       7.8                           32065.0664
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'part3b_mac_DW01_add_1'
    0:00:05    1398.1      0.08       1.3       0.0                           28201.3438



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1398.1      0.08       1.3       0.0                           28201.3438
    0:00:05    1398.1      0.08       1.3       0.0                           28201.3438
    0:00:05    1400.0      0.08       1.3       0.0                           28291.1875
    0:00:05    1400.0      0.08       1.3       0.0                           28291.1875
    0:00:06    1419.4      0.07       1.3       0.0                           28887.0527
    0:00:06    1419.4      0.07       1.3       0.0                           28887.0527
    0:00:06    1419.4      0.07       1.3       0.0                           28887.0527
    0:00:06    1419.4      0.07       1.3       0.0                           28887.0527
    0:00:06    1419.4      0.07       1.3       0.0                           28887.0527
    0:00:06    1419.4      0.07       1.3       0.0                           28887.0527
    0:00:08    1446.0      0.05       0.5       0.0                           29771.9082
    0:00:08    1446.0      0.05       0.5       0.0                           29771.9082
    0:00:09    1457.1      0.06       0.6       0.0                           30069.8164

  Beginning Delay Optimization
  ----------------------------
    0:00:09    1459.8      0.05       0.5       0.0                           30141.5820
    0:00:11    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:11    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:12    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:12    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:14    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:14    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:14    1460.3      0.05       0.5       0.0                           30162.7812
    0:00:15    1477.9      0.01       0.0       0.0                           30554.8945
    0:00:15    1477.9      0.01       0.0       0.0                           30554.8945

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15    1477.9      0.01       0.0       0.0                           30554.8945
    0:00:15    1478.7      0.01       0.0       0.0                           30524.4844


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15    1477.9      0.00       0.0       0.0                           30509.5586
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:15    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:15    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:15    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16    1435.6      0.00       0.0       0.0                           29122.5391
    0:00:16    1433.7      0.00       0.0       0.0                           28973.9199
    0:00:16    1433.7      0.00       0.0       0.0                           28973.9199
    0:00:16    1433.7      0.00       0.0       0.0                           28973.9199
    0:00:16    1433.7      0.00       0.0       0.0                           28973.9199
    0:00:16    1430.3      0.00       0.0       0.0                           28862.3535
    0:00:16    1430.3      0.00       0.0       0.0                           28862.3535
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:46 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           500
Number of cells:                          428
Number of combinational cells:            362
Number of sequential cells:                65
Number of macros/black boxes:               0
Number of buf/inv:                         76
Number of references:                      24

Combinational area:                761.558003
Buf/Inv area:                       66.234001
Noncombinational area:             668.723977
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1430.281980
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:46 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3b_mac             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.3745 mW   (86%)
  Net Switching Power  = 219.7576 uW   (14%)
                         ---------
Total Dynamic Power    =   1.5943 mW  (100%)

Cell Leakage Power     =  29.5825 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2229e+03           63.1400        1.1528e+04        1.2976e+03  (  79.91%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    151.6359          156.6177        1.8055e+04          326.3084  (  20.09%)
--------------------------------------------------------------------------------------------------
Total          1.3745e+03 uW       219.7576 uW     2.9582e+04 nW     1.6239e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:46 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: mult_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3b_mac         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_in_reg[7]/CK (DFF_X1)               0.00       0.00 r
  mult_in_reg[7]/QN (DFF_X1)               0.08       0.08 f
  U198/ZN (NOR2_X1)                        0.06       0.14 r
  U199/ZN (NOR2_X1)                        0.03       0.17 f
  U208/ZN (AOI21_X1)                       0.06       0.23 r
  U298/ZN (OAI21_X1)                       0.04       0.26 f
  U299/ZN (INV_X1)                         0.05       0.31 r
  U312/ZN (OAI21_X1)                       0.04       0.35 f
  U315/ZN (XNOR2_X1)                       0.06       0.41 f
  U401/ZN (INV_X1)                         0.03       0.44 r
  U415/ZN (NAND3_X1)                       0.03       0.47 f
  U420/ZN (NOR2_X1)                        0.04       0.50 r
  U421/ZN (NAND3_X1)                       0.03       0.54 f
  U436/ZN (OAI21_X1)                       0.04       0.58 r
  U439/ZN (AOI21_X1)                       0.03       0.61 f
  U440/ZN (AOI21_X1)                       0.05       0.66 r
  U441/ZN (INV_X1)                         0.02       0.68 f
  f_reg[19]/D (DFF_X1)                     0.01       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    0.73       0.73
  clock network delay (ideal)              0.00       0.73
  f_reg[19]/CK (DFF_X1)                    0.00       0.73 r
  library setup time                      -0.04       0.69
  data required time                                  0.69
  -----------------------------------------------------------
  data required time                                  0.69
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
CLK set to 0.74
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.74
0.74
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3b_mac";
part3b_mac
#set TOP_MOD_NAME "part3_mac";
set SRC_FILE "part3b_mac.sv";
part3b_mac.sv
#set SRC_FILE "part3_mac.sv";
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3b_mac.sv
Compiling source file ./part3b_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3b_mac.sv:39: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3b_mac line 44 in file
		'./part3b_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       fwd_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3b_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3b_mac'
 Implement Synthetic for 'part3b_mac'.
  Processing 'part3b_mac_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'part3b_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3b_mac_DW02_mult_3_stage_J1_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.80
  Critical path length = 0.80
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1479.8      0.12       2.6       7.8                           31709.9688
    0:00:04    1479.2      0.12       2.6       7.8                           31695.6152
    0:00:04    1479.2      0.12       2.6       7.8                           31695.6152
    0:00:04    1479.2      0.11       2.4       7.8                           31695.6152
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'part3b_mac_DW01_add_1'
    0:00:05    1414.6      0.07       1.1       0.0                           28675.6660



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1414.6      0.07       1.1       0.0                           28675.6660
    0:00:05    1414.6      0.07       1.1       0.0                           28675.6660
    0:00:05    1419.9      0.07       1.2       0.0                           28911.4102
    0:00:05    1419.9      0.07       1.2       0.0                           28911.4102
    0:00:06    1452.6      0.05       0.9       0.0                           29996.5859
    0:00:06    1452.6      0.05       0.9       0.0                           29996.5859
    0:00:06    1453.4      0.05       0.9       0.0                           30023.4180
    0:00:06    1453.4      0.05       0.9       0.0                           30023.4180
    0:00:06    1453.4      0.05       0.9       0.0                           30023.4180
    0:00:06    1453.4      0.05       0.9       0.0                           30023.4180
    0:00:06    1454.0      0.04       0.8       0.0                           30012.4141
    0:00:06    1454.0      0.04       0.8       0.0                           30012.4141
    0:00:07    1454.0      0.04       0.8       0.0                           30012.4141

  Beginning Delay Optimization
  ----------------------------
    0:00:07    1455.0      0.04       0.8       0.0                           30041.1211
    0:00:07    1455.8      0.04       0.8       0.0                           30072.2500
    0:00:07    1455.8      0.04       0.8       0.0                           30072.2500
    0:00:08    1455.8      0.04       0.8       0.0                           30072.2500
    0:00:08    1456.9      0.04       0.7       0.0                           30100.9570
    0:00:08    1455.6      0.04       0.7       0.0                           30056.7324
    0:00:08    1455.6      0.04       0.7       0.0                           30056.7324
    0:00:08    1455.6      0.04       0.7       0.0                           30056.7324
    0:00:08    1469.6      0.02       0.3       0.0                           30461.8496
    0:00:09    1470.2      0.02       0.3       0.0                           30476.2031

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1470.2      0.02       0.3       0.0                           30476.2031
    0:00:09    1469.4      0.02       0.3       0.0                           30307.0312


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1463.0      0.01       0.2       0.0                           30171.5352
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1431.3      0.00       0.0       0.0                           29000.0645
    0:00:09    1426.0      0.00       0.0       0.0                           28753.0938
    0:00:09    1426.0      0.00       0.0       0.0                           28753.0938
    0:00:09    1426.0      0.00       0.0       0.0                           28753.0938
    0:00:09    1426.0      0.00       0.0       0.0                           28753.0938
    0:00:09    1425.2      0.00       0.0       0.0                           28741.8789
    0:00:09    1425.2      0.00       0.0       0.0                           28741.8789
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:59 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           469
Number of cells:                          396
Number of combinational cells:            330
Number of sequential cells:                65
Number of macros/black boxes:               0
Number of buf/inv:                         65
Number of references:                      27

Combinational area:                752.780003
Buf/Inv area:                       60.116001
Noncombinational area:             672.447977
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1425.227980
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:59 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3b_mac             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.3596 mW   (86%)
  Net Switching Power  = 217.1358 uW   (14%)
                         ---------
Total Dynamic Power    =   1.5768 mW  (100%)

Cell Leakage Power     =  29.5302 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2083e+03           61.7910        1.1625e+04        1.2817e+03  (  79.79%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    151.3708          155.3448        1.7905e+04          324.6206  (  20.21%)
--------------------------------------------------------------------------------------------------
Total          1.3596e+03 uW       217.1358 uW     2.9530e+04 nW     1.6063e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:12:59 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: f_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3b_mac         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  f_reg[3]/CK (DFF_X1)                     0.00       0.00 r
  f_reg[3]/Q (DFF_X1)                      0.08       0.08 f
  U184/ZN (NOR2_X1)                        0.05       0.13 r
  U192/ZN (OAI21_X1)                       0.03       0.16 f
  U193/ZN (AOI21_X1)                       0.06       0.23 r
  U208/ZN (OAI21_X1)                       0.04       0.26 f
  U146/ZN (AOI21_X1)                       0.05       0.32 r
  U143/Z (BUF_X1)                          0.05       0.37 r
  U262/ZN (OAI21_X1)                       0.03       0.40 f
  U264/ZN (XNOR2_X1)                       0.06       0.46 f
  U300/ZN (NOR3_X1)                        0.04       0.50 r
  U301/ZN (AND3_X1)                        0.05       0.56 r
  U329/ZN (NAND3_X1)                       0.03       0.59 f
  U337/ZN (NAND2_X1)                       0.03       0.62 r
  U365/ZN (AOI211_X1)                      0.03       0.64 f
  U366/ZN (INV_X1)                         0.03       0.67 r
  U369/ZN (NAND2_X1)                       0.02       0.69 f
  f_reg[19]/D (DFFRS_X1)                   0.01       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    0.74       0.74
  clock network delay (ideal)              0.00       0.74
  f_reg[19]/CK (DFFRS_X1)                  0.00       0.74 r
  library setup time                      -0.04       0.70
  data required time                                  0.70
  -----------------------------------------------------------
  data required time                                  0.70
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
CLK set to 0.5
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.5
0.5
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3b_mac";
part3b_mac
#set TOP_MOD_NAME "part3_mac";
set SRC_FILE "part3b_mac.sv";
part3b_mac.sv
#set SRC_FILE "part3_mac.sv";
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3b_mac.sv
Compiling source file ./part3b_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3b_mac.sv:39: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3b_mac line 44 in file
		'./part3b_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       fwd_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3b_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3b_mac'
 Implement Synthetic for 'part3b_mac'.
  Processing 'part3b_mac_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'part3b_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell multinstance (design part3b_mac_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3b_mac_DW02_mult_3_stage_J1_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.74
  Critical path length = 0.74
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1507.2      0.30      13.9       0.0                           33339.7266
    0:00:04    1507.2      0.30      13.9       0.0                           33339.7266
    0:00:04    1507.2      0.30      13.9       0.0                           33339.7266
    0:00:04    1504.0      0.30      13.9       0.0                           33223.9453
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'part3b_mac_DW01_add_3'
    0:00:06    1384.5      0.29      13.5       0.0                           28459.0312



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1384.5      0.29      13.5       0.0                           28459.0312
    0:00:06    1384.5      0.29      13.5       0.0                           28459.0312
    0:00:06    1384.5      0.29      13.5       0.0                           28459.0312
    0:00:06    1384.5      0.29      13.5       0.0                           28459.0312
    0:00:06    1399.2      0.28      13.4       0.0                           28908.6445
    0:00:06    1399.2      0.28      13.4       0.0                           28908.6445
    0:00:06    1399.2      0.28      13.4       0.0                           28908.6445
    0:00:06    1399.2      0.28      13.4       0.0                           28908.6445
    0:00:07    1399.2      0.28      13.4       0.0                           28908.6445
    0:00:07    1399.2      0.28      13.4       0.0                           28908.6445
    0:00:07    1397.3      0.28      13.3       0.0                           28813.0312
    0:00:07    1397.3      0.28      13.3       0.0                           28813.0312
    0:00:07    1397.3      0.28      13.3       0.0                           28813.0312

  Beginning Delay Optimization
  ----------------------------
    0:00:07    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:07    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:07    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:08    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:08    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:08    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:08    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:08    1400.5      0.28      13.3       0.0                           29028.9785
    0:00:09    1443.3      0.22      11.5       0.0 f_reg[9]/D                30112.0703
    0:00:09    1444.1      0.22      11.5       0.0                           30133.5098
    0:00:09    1444.1      0.22      11.5       0.0                           30133.5098

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1444.1      0.22      11.5       0.0                           30133.5098
    0:00:09    1443.8      0.22      11.5       0.0                           30097.1465


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1442.8      0.22      11.3       0.0                           30082.7988
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10    1474.2      0.17       8.0       0.0 multinstance/clk_r_REG4_S2/D 30883.0293
    0:00:10    1474.4      0.17       7.9       0.0                           30898.0684
    0:00:10    1474.7      0.17       8.0       0.0                           30928.5059
    0:00:10    1474.7      0.17       8.0       0.0                           30928.5059
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1475.5      0.17       8.0       0.0                           30987.4434
    0:00:11    1478.2      0.17       8.0       0.0                           31106.0215
    0:00:11    1478.2      0.17       8.0       0.0                           31106.0215
    0:00:11    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:11    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:11    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:11    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:11    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:11    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:12    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:12    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:12    1480.0      0.17       8.0       0.0                           31164.4023

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    1480.0      0.17       8.0       0.0                           31164.4023
    0:00:12    1467.5      0.17       8.3       0.0                           30330.5020
    0:00:12    1467.5      0.17       8.3       0.0                           30330.5020
    0:00:12    1467.5      0.17       8.3       0.0                           30330.5020
    0:00:12    1468.1      0.17       8.1       0.0                           30442.9219
    0:00:12    1461.9      0.17       8.2       0.0                           30251.3965
    0:00:12    1461.9      0.17       8.2       0.0                           30251.3965
    0:00:12    1460.1      0.17       8.0       0.0                           30206.7070
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:13:16 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           500
Number of cells:                          426
Number of combinational cells:            360
Number of sequential cells:                65
Number of macros/black boxes:               0
Number of buf/inv:                         79
Number of references:                      26

Combinational area:                828.058002
Buf/Inv area:                       83.258000
Noncombinational area:             632.015977
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1460.073979
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:13:16 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3b_mac             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.9358 mW   (85%)
  Net Switching Power  = 342.6893 uW   (15%)
                         ---------
Total Dynamic Power    =   2.2785 mW  (100%)

Cell Leakage Power     =  31.3375 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.6939e+03           83.5991        1.0990e+04        1.7885e+03  (  77.43%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    241.8544          259.0902        2.0347e+04          521.2921  (  22.57%)
--------------------------------------------------------------------------------------------------
Total          1.9358e+03 uW       342.6893 uW     3.1337e+04 nW     2.3098e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3b_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 22:13:16 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: multinstance/mult_x_1/clk_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_in_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3b_mac         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multinstance/mult_x_1/clk_r_REG5_S2/CK (DFF_X1)         0.00       0.00 r
  multinstance/mult_x_1/clk_r_REG5_S2/QN (DFF_X1)         0.06       0.06 r
  multinstance/U70/ZN (OR2_X1)                            0.04       0.11 r
  multinstance/U77/ZN (NAND3_X1)                          0.04       0.15 f
  multinstance/U102/ZN (NAND2_X1)                         0.03       0.18 r
  multinstance/U104/ZN (NAND3_X1)                         0.04       0.22 f
  multinstance/U105/ZN (NAND2_X1)                         0.04       0.26 r
  multinstance/U114/ZN (NAND3_X1)                         0.04       0.29 f
  multinstance/U115/ZN (NAND2_X1)                         0.04       0.33 r
  multinstance/U303/ZN (NAND3_X1)                         0.04       0.37 f
  multinstance/U304/ZN (NAND2_X1)                         0.04       0.40 r
  multinstance/U306/ZN (NAND3_X1)                         0.04       0.44 f
  multinstance/U307/ZN (NAND2_X1)                         0.03       0.48 r
  multinstance/U360/ZN (NAND3_X1)                         0.04       0.52 f
  multinstance/U361/ZN (NAND2_X1)                         0.03       0.55 r
  multinstance/U363/ZN (AND3_X1)                          0.05       0.60 r
  multinstance/PRODUCT[19] (part3b_mac_DW02_mult_3_stage_J1_0)
                                                          0.00       0.60 r
  U187/ZN (AND2_X1)                                       0.04       0.63 r
  mult_in_reg[19]/D (DFF_X2)                              0.01       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  mult_in_reg[19]/CK (DFF_X2)                             0.00       0.50 r
  library setup time                                     -0.03       0.47
  data required time                                                 0.47
  --------------------------------------------------------------------------
  data required time                                                 0.47
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
