

================================================================
== Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_30_2'
================================================================
* Date:           Thu Feb 27 20:11:22 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        4|       40|  40.000 ns|  0.400 us|    3|   39|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_30_2  |        2|       38|         2|          2|          1|  1 ~ 19|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     69|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     73|    -|
|Register         |        -|   -|     96|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     96|    142|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_140_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln30_fu_119_p2  |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln47_fu_130_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  69|          45|          40|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_1_fu_48                |   9|          2|   32|         64|
    |M_address0_local         |  14|          3|    5|         15|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_44                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   47|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_1_fu_48                    |  32|   0|   32|          0|
    |A_2_reg_174                  |  32|   0|   32|          0|
    |M_addr_1_reg_188             |   5|   0|    5|          0|
    |M_addr_reg_183               |   5|   0|    5|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |j_1_reg_169                  |   6|   0|    6|          0|
    |j_fu_44                      |   6|   0|    6|          0|
    |zext_ln21_cast_reg_164       |   5|   0|   64|         59|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  96|   0|  155|         59|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_30_2|  return value|
|zext_ln21_1  |   in|    5|     ap_none|                           zext_ln21_1|        scalar|
|A            |   in|   32|     ap_none|                                     A|        scalar|
|M_address0   |  out|    5|   ap_memory|                                     M|         array|
|M_ce0        |  out|    1|   ap_memory|                                     M|         array|
|M_we0        |  out|    1|   ap_memory|                                     M|         array|
|M_d0         |  out|   32|   ap_memory|                                     M|         array|
|M_q0         |   in|   32|   ap_memory|                                     M|         array|
|M_address1   |  out|    5|   ap_memory|                                     M|         array|
|M_ce1        |  out|    1|   ap_memory|                                     M|         array|
|M_we1        |  out|    1|   ap_memory|                                     M|         array|
|M_d1         |  out|   32|   ap_memory|                                     M|         array|
|zext_ln21    |   in|    5|     ap_none|                             zext_ln21|        scalar|
+-------------+-----+-----+------------+--------------------------------------+--------------+

