
*** Running vivado
    with args -log BD_swerv_wrapper_verilog_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_swerv_wrapper_verilog_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BD_swerv_wrapper_verilog_0_0.tcl -notrace
Command: synth_design -top BD_swerv_wrapper_verilog_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BD_swerv_wrapper_verilog_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28224
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_swerv_wrapper_verilog_0_0' [c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.gen/sources_1/bd/BD/ip/BD_swerv_wrapper_verilog_0_0/synth/BD_swerv_wrapper_verilog_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper_verilog' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_verilog.v:21]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper_dmi' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv:26]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'swerv' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:23]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvoclkhdr' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (1#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:184]
INFO: [Synth 8-6157] synthesizing module 'dbg' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv:24]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (2#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (4#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (4#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (4#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffsc' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:59]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffsc' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:59]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized4' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized4' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized5' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized5' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga' (6#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'dbg' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ifu' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv:22]
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter IDWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ifu_ifc_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized6' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized6' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'ifu_ifc_ctl' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifu_bp_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv:27]
	Parameter PC4 bound to: 4 - type: integer 
	Parameter BOFF bound to: 3 - type: integer 
	Parameter CALL bound to: 2 - type: integer 
	Parameter RET bound to: 1 - type: integer 
	Parameter BV bound to: 0 - type: integer 
	Parameter LRU_SIZE bound to: 4 - type: integer 
	Parameter NUM_BHT_LOOP bound to: 16 - type: integer 
	Parameter NUM_BHT_LOOP_INNER_HI bound to: 7 - type: integer 
	Parameter NUM_BHT_LOOP_OUTER_LO bound to: 4 - type: integer 
	Parameter BHT_NO_ADDR_MATCH bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized7' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized7' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized2' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:99]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga' (9#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:99]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_addr_hash' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_addr_hash' (10#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:416]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (10#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv:1075]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized8' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (10#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized8' (10#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized3' (10#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvbradder' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:281]
INFO: [Synth 8-6155] done synthesizing module 'rvbradder' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:281]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_tag_hash' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:396]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_tag_hash' (12#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:396]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized10' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized10' (12#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_ghr_hash' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:431]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_ghr_hash' (13#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:431]
INFO: [Synth 8-6155] done synthesizing module 'ifu_bp_ctl' (14#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ifu_aln_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv:21]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter MHI bound to: 50 - type: integer 
	Parameter MSIZE bound to: 51 - type: integer 
	Parameter BRDATA_SIZE bound to: 64 - type: integer 
	Parameter BRDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rveven_paritycheck' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:479]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritycheck' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:479]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized4' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized9' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized11' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized11' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized9' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized4' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized5' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized10' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized12' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized12' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized10' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized5' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized13' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized13' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized6' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized11' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized11' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized6' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized7' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized12' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized14' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized14' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized12' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized7' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'ifu_compress_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_compress_ctl' (16#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_aln_ctl' (17#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ifu_mem_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:24]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_OF_BEATS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rveven_paritygen' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:470]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritygen' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:470]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:99]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized0' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:99]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:99]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized1' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:99]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized0' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized1' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized2' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized15' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized15' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized13' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized13' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized3' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized16' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized16' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized8' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized14' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized14' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized8' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized9' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized15' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized17' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized17' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized15' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized9' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'ifu_mem_ctl' (19#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'dec' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv:30]
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dec_ib_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv:16]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized10' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized16' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized18' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized18' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized16' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized10' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized11' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized17' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized19' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized19' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized17' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized11' (20#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'dec_ib_ctl' (21#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_decode_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv:17]
	Parameter NBLOAD_SIZE bound to: 8 - type: integer 
	Parameter NBLOAD_SIZE_MSB bound to: 7 - type: integer 
	Parameter NBLOAD_TAG_MSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized20' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized20' (21#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dec_dec_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv:2497]
INFO: [Synth 8-6155] done synthesizing module 'dec_dec_ctl' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv:2497]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized12' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized18' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized21' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized21' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized18' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized12' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized13' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized19' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized22' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized22' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized19' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized13' (22#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'dec_decode_ctl' (23#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'dec_tlu_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'dec_timer_ctl' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv:2644]
INFO: [Synth 8-6155] done synthesizing module 'dec_timer_ctl' (24#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv:2644]
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:236]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:236]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized23' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized23' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized24' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized24' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized25' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized25' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized26' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized26' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized14' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized20' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized27' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized20' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized14' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized21' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized15' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized28' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized22' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized16' (25#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:203]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_REGION bound to: 4'b1111 
	Parameter PIC_REGION bound to: 4'b1111 
	Parameter ICCM_REGION bound to: 4'b1110 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIC_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TIMER bound to: 8 - type: integer 
	Parameter TIMER_LOG2 bound to: 3 - type: integer 
	Parameter TIMER_MAX bound to: 3'sb111 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_LEVELS bound to: 4 - type: integer 
	Parameter INTPRIORITY_BASE_ADDR bound to: -267649024 - type: integer 
	Parameter INTPEND_BASE_ADDR bound to: -267644928 - type: integer 
	Parameter INTENABLE_BASE_ADDR bound to: -267640832 - type: integer 
	Parameter EXT_INTR_PIC_CONFIG bound to: -267636736 - type: integer 
	Parameter EXT_INTR_GW_CONFIG bound to: -267632640 - type: integer 
	Parameter EXT_INTR_GW_CLEAR bound to: -267628544 - type: integer 
	Parameter INTPEND_SIZE bound to: 32 - type: integer 
	Parameter INT_GRPS bound to: 1 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter GW_CONFIG bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DEPTH_PTR bound to: 2 - type: integer 
	Parameter NACK_COUNT bound to: 7 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter DCCM_INDEX_BITS bound to: 11 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter TOP_BITS bound to: 0 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter NUM_SUBBANKS bound to: 4 - type: integer 
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1015.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1015.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1015.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1110.027 ; gain = 94.707
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/dbg/axi_bready_ff' (rvdffs) to 'inst/swerv_eh1_2/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'inst/swerv_eh1_2/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga__parameterized0) to 'inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 9     
	   3 Input    6 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 5     
	  14 Input    4 Bit       Adders := 1     
	  11 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 13    
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 53    
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 5     
	               16 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 9     
	               68 Bit    Registers := 4     
	               67 Bit    Registers := 5     
	               64 Bit    Registers := 17    
	               63 Bit    Registers := 2     
	               51 Bit    Registers := 3     
	               39 Bit    Registers := 11    
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 165   
	               31 Bit    Registers := 34    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 60    
	                3 Bit    Registers := 121   
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 634   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit	(2048 X 39 bit)          RAMs := 8     
	               8K Bit	(256 X 34 bit)          RAMs := 16    
	               1K Bit	(64 X 21 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 6     
	   2 Input   74 Bit        Muxes := 9     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   67 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 37    
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   37 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 5     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 297   
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 57    
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 44    
	   5 Input   26 Bit        Muxes := 8     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 20    
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 141   
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 31    
	   2 Input    4 Bit        Muxes := 126   
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 180   
	   7 Input    3 Bit        Muxes := 8     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 475   
	   8 Input    2 Bit        Muxes := 2     
	  26 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1200  
	   6 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_csr_rdaddr_d[11] in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_csr_rdaddr_d[10] in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_csr_rdaddr_d[9] in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_csr_rdaddr_d[8] in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_csr_rdaddr_d[7] in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_csr_rdaddr_d[3] in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module dec_timer_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized12__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized12__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized12__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized12__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized2__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized2__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized2__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized2__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized10__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized11__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized10__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized11__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized11__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized10__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized10__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_size[1] in module dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_size[0] in module dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[31] in module dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[30] in module dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[29] in module dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[28] in module dec_ib_ctl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'decode/freeze_before_ff/dout_reg[0]' (FDC) to 'decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlu/\mip_ff/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arf/\bankid_ff/dffs/dout_reg[0] )
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc1_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_busm_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[19] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[18] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[15] driven by constant 0
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\dma_ok_prev_ff/dout_reg[0] )
INFO: [Synth 8-3886] merging instance 'ifu/ifc/fbwrite_ff/dout_reg[3]' (FDC) to 'ifu/ifc/fbwrite_ff/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[4]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[5]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[6]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/ifu_pmu_sigs_ff/dout_reg[4]' (FDC) to 'ifu/mem_ctl/act_miss_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/dma_ok_prev_ff/dout_reg[0]' (FDC) to 'ifu/mem_ctl/sbiccm_err_ff/dout_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\sbiccm_err_ff/dout_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv:108]
DSP Report: Generating DSP prod_e2, operation Mode is: A*B.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: Generating DSP prod_e2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: Generating DSP prod_e2, operation Mode is: A*B.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: Generating DSP prod_e2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
DSP Report: operator prod_e2 is absorbed into DSP prod_e2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:08:29 . Memory (MB): peak = 1152.645 ; gain = 137.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:24 ; elapsed = 00:10:41 . Memory (MB): peak = 1152.645 ; gain = 137.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dout_reg[7]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/dout_reg[19]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/lsu_idle_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/freeze_e4_ff/dout_reg[0]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[3]' (FDCE) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[2]' (FDCE) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc4ff/dout_reg[15]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc5ff/dout_reg[15]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[3]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[3]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[71]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[71]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[31]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[2]'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:45 ; elapsed = 00:11:18 . Memory (MB): peak = 1152.645 ; gain = 137.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:07 ; elapsed = 00:11:41 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:08 ; elapsed = 00:11:43 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:24 ; elapsed = 00:12:02 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:27 ; elapsed = 00:12:06 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:32 ; elapsed = 00:12:12 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:33 ; elapsed = 00:12:14 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   630|
|2     |DSP48E1  |     4|
|3     |LUT1     |   190|
|4     |LUT2     |  1235|
|5     |LUT3     |  3895|
|6     |LUT4     |  4905|
|7     |LUT5     |  5879|
|8     |LUT6     | 15415|
|9     |MUXF7    |   346|
|10    |MUXF8    |    28|
|11    |RAMB18E1 |    28|
|12    |RAMB36E1 |    16|
|13    |FDCE     | 13144|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+---------------------------------+------+
|      |Instance                                                              |Module                           |Cells |
+------+----------------------------------------------------------------------+---------------------------------+------+
|1     |top                                                                   |                                 | 45715|
|2     |  inst                                                                |swerv_wrapper_verilog            | 45715|
|3     |    swerv_eh1_2                                                       |swerv_wrapper_dmi                | 45715|
|4     |      mem                                                             |mem                              |  1017|
|5     |        \Gen_dccm_enable.dccm                                         |lsu_dccm_mem                     |   108|
|6     |          dccm_rd_data_hiff                                           |rvdffe__parameterized23          |    39|
|7     |            \genblock.dff                                             |rvdffs__parameterized31_3221     |    39|
|8     |              dffs                                                    |rvdff__parameterized24_3222      |    39|
|9     |          dccm_rd_data_loff                                           |rvdffe__parameterized23_3208     |    39|
|10    |            \genblock.dff                                             |rvdffs__parameterized31          |    39|
|11    |              dffs                                                    |rvdff__parameterized24_3220      |    39|
|12    |          \mem_bank[0].dccm_bank                                      |ram_2048x39                      |     3|
|13    |          \mem_bank[1].dccm_bank                                      |ram_2048x39_3209                 |     3|
|14    |          \mem_bank[2].dccm_bank                                      |ram_2048x39_3210                 |     3|
|15    |          \mem_bank[3].dccm_bank                                      |ram_2048x39_3211                 |     3|
|16    |          \mem_bank[4].dccm_bank                                      |ram_2048x39_3212                 |     3|
|17    |          \mem_bank[5].dccm_bank                                      |ram_2048x39_3213                 |     3|
|18    |          \mem_bank[6].dccm_bank                                      |ram_2048x39_3214                 |     3|
|19    |          \mem_bank[7].dccm_bank                                      |ram_2048x39_3215                 |     3|
|20    |          rd_addr_hi_ff                                               |rvdffs__parameterized1_3216      |     3|
|21    |            dffs                                                      |rvdff__parameterized1_3219       |     3|
|22    |          rd_addr_lo_ff                                               |rvdffs__parameterized1_3217      |     3|
|23    |            dffs                                                      |rvdff__parameterized1_3218       |     3|
|24    |        icm                                                           |ifu_ic_mem                       |   538|
|25    |          ic_data_inst                                                |IC_DATA                          |   406|
|26    |            \WAYS[0].SUBBANKS[0].ic_bank_sb_way_data                  |ram_256x34                       |     1|
|27    |            \WAYS[0].SUBBANKS[1].ic_bank_sb_way_data                  |ram_256x34_3191                  |     1|
|28    |            \WAYS[0].SUBBANKS[2].ic_bank_sb_way_data                  |ram_256x34_3192                  |     1|
|29    |            \WAYS[0].SUBBANKS[3].ic_bank_sb_way_data                  |ram_256x34_3193                  |     1|
|30    |            \WAYS[1].SUBBANKS[0].ic_bank_sb_way_data                  |ram_256x34_3194                  |     1|
|31    |            \WAYS[1].SUBBANKS[1].ic_bank_sb_way_data                  |ram_256x34_3195                  |     1|
|32    |            \WAYS[1].SUBBANKS[2].ic_bank_sb_way_data                  |ram_256x34_3196                  |     1|
|33    |            \WAYS[1].SUBBANKS[3].ic_bank_sb_way_data                  |ram_256x34_3197                  |     1|
|34    |            \WAYS[2].SUBBANKS[0].ic_bank_sb_way_data                  |ram_256x34_3198                  |     1|
|35    |            \WAYS[2].SUBBANKS[1].ic_bank_sb_way_data                  |ram_256x34_3199                  |     1|
|36    |            \WAYS[2].SUBBANKS[2].ic_bank_sb_way_data                  |ram_256x34_3200                  |     1|
|37    |            \WAYS[2].SUBBANKS[3].ic_bank_sb_way_data                  |ram_256x34_3201                  |     1|
|38    |            \WAYS[3].SUBBANKS[0].ic_bank_sb_way_data                  |ram_256x34_3202                  |     1|
|39    |            \WAYS[3].SUBBANKS[1].ic_bank_sb_way_data                  |ram_256x34_3203                  |     1|
|40    |            \WAYS[3].SUBBANKS[2].ic_bank_sb_way_data                  |ram_256x34_3204                  |     1|
|41    |            \WAYS[3].SUBBANKS[3].ic_bank_sb_way_data                  |ram_256x34_3205                  |     1|
|42    |            bank_adr_ff                                               |rvdff__parameterized3_3206       |     4|
|43    |            debug_rd_wy_ff                                            |rvdff__parameterized0_3207       |   386|
|44    |          ic_tag_inst                                                 |IC_TAG                           |   132|
|45    |            \WAYS[0].ICACHE_SZ_16.ic_way_tag                          |ram_64x21                        |    12|
|46    |            \WAYS[1].ICACHE_SZ_16.ic_way_tag                          |ram_64x21_3186                   |    14|
|47    |            \WAYS[2].ICACHE_SZ_16.ic_way_tag                          |ram_64x21_3187                   |    13|
|48    |            \WAYS[3].ICACHE_SZ_16.ic_way_tag                          |ram_64x21_3188                   |    13|
|49    |            adr_ff                                                    |rvdff__parameterized31_3189      |    20|
|50    |            tag_rd_wy_ff                                              |rvdff__parameterized3_3190       |    46|
|51    |      swerv                                                           |swerv                            | 44698|
|52    |        dbg                                                           |dbg                              |  1198|
|53    |          dbg_abstractauto_reg                                        |rvdffs__parameterized4_3129      |     7|
|54    |            dffs                                                      |rvdff__parameterized4_3185       |     7|
|55    |          dbg_data0_reg                                               |rvdffe_3130                      |    80|
|56    |            \genblock.dff                                             |rvdffs__parameterized2_3183      |    80|
|57    |              dffs                                                    |rvdff__parameterized2_3184       |    80|
|58    |          dbg_data1_reg                                               |rvdffe_3131                      |   167|
|59    |            \genblock.dff                                             |rvdffs__parameterized2_3181      |   167|
|60    |              dffs                                                    |rvdff__parameterized2_3182       |   167|
|61    |          dbg_sbaddress0_reg                                          |rvdffe_3132                      |   109|
|62    |            \genblock.dff                                             |rvdffs__parameterized2_3179      |   109|
|63    |              dffs                                                    |rvdff__parameterized2_3180       |   109|
|64    |          dbg_sbdata0_reg                                             |rvdffe_3133                      |   115|
|65    |            \genblock.dff                                             |rvdffs__parameterized2_3177      |   115|
|66    |              dffs                                                    |rvdff__parameterized2_3178       |   115|
|67    |          dbg_sbdata1_reg                                             |rvdffe_3134                      |    40|
|68    |            \genblock.dff                                             |rvdffs__parameterized2_3175      |    40|
|69    |              dffs                                                    |rvdff__parameterized2_3176       |    40|
|70    |          dbg_state_reg                                               |rvdffs__parameterized3_3135      |   142|
|71    |            dffs                                                      |rvdff__parameterized3_3174       |   142|
|72    |          dmabstractcs_busy_reg                                       |rvdffs_3136                      |     5|
|73    |            dffs                                                      |rvdff_3173                       |     5|
|74    |          dmabstractcs_error_reg                                      |rvdff__parameterized1_3137       |    36|
|75    |          dmcommand_reg                                               |rvdffe__parameterized0_3138      |    84|
|76    |            \genblock.dff                                             |rvdffs__parameterized5_3171      |    84|
|77    |              dffs                                                    |rvdff__parameterized5_3172       |    84|
|78    |          dmcommand_regno_reg                                         |rvdffe__parameterized0_3139      |    59|
|79    |            \genblock.dff                                             |rvdffs__parameterized5_3169      |    59|
|80    |              dffs                                                    |rvdff__parameterized5_3170       |    59|
|81    |          dmcontrol_dmactive_ff                                       |rvdffs_3140                      |     4|
|82    |            dffs                                                      |rvdff_3168                       |     4|
|83    |          dmcontrol_wrenff                                            |rvdff_3141                       |     2|
|84    |          dmcontrolff                                                 |rvdffs__parameterized3_3142      |    18|
|85    |            dffs                                                      |rvdff__parameterized3_3167       |    18|
|86    |          dmi_rddata_reg                                              |rvdffs__parameterized2_3143      |    60|
|87    |            dffs                                                      |rvdff__parameterized2_3166       |    60|
|88    |          dmstatus_halted_reg                                         |rvdff_3144                       |     2|
|89    |          dmstatus_havereset_reg                                      |rvdffsc_3145                     |     2|
|90    |            dffsc                                                     |rvdff_3165                       |     2|
|91    |          dmstatus_resumeack_reg                                      |rvdffs_3146                      |     1|
|92    |            dffs                                                      |rvdff_3164                       |     1|
|93    |          execute_commandff                                           |rvdff_3147                       |     1|
|94    |          sb_abmem_cmd_doneff                                         |rvdffs_3148                      |     1|
|95    |            dffs                                                      |rvdff_3163                       |     1|
|96    |          sb_abmem_data_doneff                                        |rvdffs_3149                      |     1|
|97    |            dffs                                                      |rvdff_3162                       |     1|
|98    |          sb_state_reg                                                |rvdffs__parameterized3_3150      |    88|
|99    |            dffs                                                      |rvdff__parameterized3_3161       |    88|
|100   |          sbcs_error_reg                                              |rvdffs__parameterized1_3151      |     7|
|101   |            dffs                                                      |rvdff__parameterized1_3160       |     7|
|102   |          sbcs_misc_reg                                               |rvdffs__parameterized0_3152      |   156|
|103   |            dffs                                                      |rvdff__parameterized0_3159       |   156|
|104   |          sbcs_sbbusy_reg                                             |rvdffs_3153                      |     3|
|105   |            dffs                                                      |rvdff_3158                       |     3|
|106   |          sbcs_sbbusyerror_reg                                        |rvdffs_3154                      |     1|
|107   |            dffs                                                      |rvdff_3157                       |     1|
|108   |          sbcs_sbreadonaddr_reg                                       |rvdffs_3155                      |     1|
|109   |            dffs                                                      |rvdff_3156                       |     1|
|110   |        dec                                                           |dec                              | 16265|
|111   |          arf                                                         |dec_gpr_ctl                      |  3040|
|112   |            \gpr_banks[0].gpr[10].gprff                               |rvdffe_3036                      |    32|
|113   |              \genblock.dff                                           |rvdffs__parameterized2_3127      |    32|
|114   |                dffs                                                  |rvdff__parameterized2_3128       |    32|
|115   |            \gpr_banks[0].gpr[11].gprff                               |rvdffe_3037                      |   160|
|116   |              \genblock.dff                                           |rvdffs__parameterized2_3125      |   160|
|117   |                dffs                                                  |rvdff__parameterized2_3126       |   160|
|118   |            \gpr_banks[0].gpr[12].gprff                               |rvdffe_3038                      |   160|
|119   |              \genblock.dff                                           |rvdffs__parameterized2_3123      |   160|
|120   |                dffs                                                  |rvdff__parameterized2_3124       |   160|
|121   |            \gpr_banks[0].gpr[13].gprff                               |rvdffe_3039                      |    32|
|122   |              \genblock.dff                                           |rvdffs__parameterized2_3121      |    32|
|123   |                dffs                                                  |rvdff__parameterized2_3122       |    32|
|124   |            \gpr_banks[0].gpr[14].gprff                               |rvdffe_3040                      |    32|
|125   |              \genblock.dff                                           |rvdffs__parameterized2_3119      |    32|
|126   |                dffs                                                  |rvdff__parameterized2_3120       |    32|
|127   |            \gpr_banks[0].gpr[15].gprff                               |rvdffe_3041                      |   288|
|128   |              \genblock.dff                                           |rvdffs__parameterized2_3117      |   288|
|129   |                dffs                                                  |rvdff__parameterized2_3118       |   288|
|130   |            \gpr_banks[0].gpr[16].gprff                               |rvdffe_3042                      |    32|
|131   |              \genblock.dff                                           |rvdffs__parameterized2_3115      |    32|
|132   |                dffs                                                  |rvdff__parameterized2_3116       |    32|
|133   |            \gpr_banks[0].gpr[17].gprff                               |rvdffe_3043                      |    32|
|134   |              \genblock.dff                                           |rvdffs__parameterized2_3113      |    32|
|135   |                dffs                                                  |rvdff__parameterized2_3114       |    32|
|136   |            \gpr_banks[0].gpr[18].gprff                               |rvdffe_3044                      |    32|
|137   |              \genblock.dff                                           |rvdffs__parameterized2_3111      |    32|
|138   |                dffs                                                  |rvdff__parameterized2_3112       |    32|
|139   |            \gpr_banks[0].gpr[19].gprff                               |rvdffe_3045                      |   160|
|140   |              \genblock.dff                                           |rvdffs__parameterized2_3109      |   160|
|141   |                dffs                                                  |rvdff__parameterized2_3110       |   160|
|142   |            \gpr_banks[0].gpr[1].gprff                                |rvdffe_3046                      |   288|
|143   |              \genblock.dff                                           |rvdffs__parameterized2_3107      |   288|
|144   |                dffs                                                  |rvdff__parameterized2_3108       |   288|
|145   |            \gpr_banks[0].gpr[20].gprff                               |rvdffe_3047                      |   160|
|146   |              \genblock.dff                                           |rvdffs__parameterized2_3105      |   160|
|147   |                dffs                                                  |rvdff__parameterized2_3106       |   160|
|148   |            \gpr_banks[0].gpr[21].gprff                               |rvdffe_3048                      |    32|
|149   |              \genblock.dff                                           |rvdffs__parameterized2_3103      |    32|
|150   |                dffs                                                  |rvdff__parameterized2_3104       |    32|
|151   |            \gpr_banks[0].gpr[22].gprff                               |rvdffe_3049                      |    32|
|152   |              \genblock.dff                                           |rvdffs__parameterized2_3101      |    32|
|153   |                dffs                                                  |rvdff__parameterized2_3102       |    32|
|154   |            \gpr_banks[0].gpr[23].gprff                               |rvdffe_3050                      |   416|
|155   |              \genblock.dff                                           |rvdffs__parameterized2_3099      |   416|
|156   |                dffs                                                  |rvdff__parameterized2_3100       |   416|
|157   |            \gpr_banks[0].gpr[24].gprff                               |rvdffe_3051                      |    32|
|158   |              \genblock.dff                                           |rvdffs__parameterized2_3097      |    32|
|159   |                dffs                                                  |rvdff__parameterized2_3098       |    32|
|160   |            \gpr_banks[0].gpr[25].gprff                               |rvdffe_3052                      |    32|
|161   |              \genblock.dff                                           |rvdffs__parameterized2_3095      |    32|
|162   |                dffs                                                  |rvdff__parameterized2_3096       |    32|
|163   |            \gpr_banks[0].gpr[26].gprff                               |rvdffe_3053                      |    32|
|164   |              \genblock.dff                                           |rvdffs__parameterized2_3093      |    32|
|165   |                dffs                                                  |rvdff__parameterized2_3094       |    32|
|166   |            \gpr_banks[0].gpr[27].gprff                               |rvdffe_3054                      |   160|
|167   |              \genblock.dff                                           |rvdffs__parameterized2_3091      |   160|
|168   |                dffs                                                  |rvdff__parameterized2_3092       |   160|
|169   |            \gpr_banks[0].gpr[28].gprff                               |rvdffe_3055                      |    32|
|170   |              \genblock.dff                                           |rvdffs__parameterized2_3089      |    32|
|171   |                dffs                                                  |rvdff__parameterized2_3090       |    32|
|172   |            \gpr_banks[0].gpr[29].gprff                               |rvdffe_3056                      |    32|
|173   |              \genblock.dff                                           |rvdffs__parameterized2_3087      |    32|
|174   |                dffs                                                  |rvdff__parameterized2_3088       |    32|
|175   |            \gpr_banks[0].gpr[2].gprff                                |rvdffe_3057                      |    32|
|176   |              \genblock.dff                                           |rvdffs__parameterized2_3085      |    32|
|177   |                dffs                                                  |rvdff__parameterized2_3086       |    32|
|178   |            \gpr_banks[0].gpr[30].gprff                               |rvdffe_3058                      |    32|
|179   |              \genblock.dff                                           |rvdffs__parameterized2_3083      |    32|
|180   |                dffs                                                  |rvdff__parameterized2_3084       |    32|
|181   |            \gpr_banks[0].gpr[31].gprff                               |rvdffe_3059                      |    32|
|182   |              \genblock.dff                                           |rvdffs__parameterized2_3081      |    32|
|183   |                dffs                                                  |rvdff__parameterized2_3082       |    32|
|184   |            \gpr_banks[0].gpr[3].gprff                                |rvdffe_3060                      |   160|
|185   |              \genblock.dff                                           |rvdffs__parameterized2_3079      |   160|
|186   |                dffs                                                  |rvdff__parameterized2_3080       |   160|
|187   |            \gpr_banks[0].gpr[4].gprff                                |rvdffe_3061                      |   160|
|188   |              \genblock.dff                                           |rvdffs__parameterized2_3077      |   160|
|189   |                dffs                                                  |rvdff__parameterized2_3078       |   160|
|190   |            \gpr_banks[0].gpr[5].gprff                                |rvdffe_3062                      |    32|
|191   |              \genblock.dff                                           |rvdffs__parameterized2_3075      |    32|
|192   |                dffs                                                  |rvdff__parameterized2_3076       |    32|
|193   |            \gpr_banks[0].gpr[6].gprff                                |rvdffe_3063                      |    32|
|194   |              \genblock.dff                                           |rvdffs__parameterized2_3073      |    32|
|195   |                dffs                                                  |rvdff__parameterized2_3074       |    32|
|196   |            \gpr_banks[0].gpr[7].gprff                                |rvdffe_3064                      |   288|
|197   |              \genblock.dff                                           |rvdffs__parameterized2_3071      |   288|
|198   |                dffs                                                  |rvdff__parameterized2_3072       |   288|
|199   |            \gpr_banks[0].gpr[8].gprff                                |rvdffe_3065                      |    32|
|200   |              \genblock.dff                                           |rvdffs__parameterized2_3069      |    32|
|201   |                dffs                                                  |rvdff__parameterized2_3070       |    32|
|202   |            \gpr_banks[0].gpr[9].gprff                                |rvdffe_3066                      |    32|
|203   |              \genblock.dff                                           |rvdffs__parameterized2_3067      |    32|
|204   |                dffs                                                  |rvdff__parameterized2_3068       |    32|
|205   |          decode                                                      |dec_decode_ctl                   |  5690|
|206   |            \cam_array[0].cam_ff                                      |rvdff__parameterized20_2876      |    36|
|207   |            \cam_array[1].cam_ff                                      |rvdff__parameterized20_2877      |    36|
|208   |            \cam_array[2].cam_ff                                      |rvdff__parameterized20_2878      |    34|
|209   |            \cam_array[3].cam_ff                                      |rvdff__parameterized20_2879      |    36|
|210   |            \cam_array[4].cam_ff                                      |rvdff__parameterized20_2880      |    31|
|211   |            \cam_array[5].cam_ff                                      |rvdff__parameterized20_2881      |    28|
|212   |            \cam_array[6].cam_ff                                      |rvdff__parameterized20_2882      |    35|
|213   |            \cam_array[7].cam_ff                                      |rvdff__parameterized20_2883      |    26|
|214   |            csr_data_e1ff                                             |rvdffe__parameterized10_2884     |    42|
|215   |              \genblock.dff                                           |rvdffs__parameterized16_3034     |    42|
|216   |                dffs                                                  |rvdff__parameterized18_3035      |    42|
|217   |            csrmiscff                                                 |rvdffs__parameterized0_2885      |    39|
|218   |              dffs                                                    |rvdff__parameterized0_3033       |    39|
|219   |            divpcff                                                   |rvdffe__parameterized1_2886      |    87|
|220   |              \genblock.dff                                           |rvdffs__parameterized6_3031      |    87|
|221   |                dffs                                                  |rvdff__parameterized6_3032       |    87|
|222   |            divstallff                                                |rvdff_2887                       |     2|
|223   |            divtriggerff                                              |rvdffs__parameterized3_2888      |     4|
|224   |              dffs                                                    |rvdff__parameterized3_3030       |     4|
|225   |            divwbaddrff                                               |rvdffs__parameterized0_2889      |    11|
|226   |              dffs                                                    |rvdff__parameterized0_3029       |    11|
|227   |            divwbff                                                   |rvdff_2890                       |   624|
|228   |            e1brpcff                                                  |rvdffe__parameterized13_2891     |    13|
|229   |              \genblock.dff                                           |rvdffs__parameterized19_3027     |    13|
|230   |                dffs                                                  |rvdff__parameterized22_3028      |    13|
|231   |            e1ff                                                      |rvdffe__parameterized12          |   115|
|232   |              \genblock.dff                                           |rvdffs__parameterized18_3025     |   115|
|233   |                dffs                                                  |rvdff__parameterized21_3026      |   115|
|234   |            e1loadff                                                  |rvdffs__parameterized4_2892      |     3|
|235   |              dffs                                                    |rvdff__parameterized4_3024       |     3|
|236   |            e2brpcff                                                  |rvdffe__parameterized13_2893     |    13|
|237   |              \genblock.dff                                           |rvdffs__parameterized19_3022     |    13|
|238   |                dffs                                                  |rvdff__parameterized22_3023      |    13|
|239   |            e2ff                                                      |rvdffe__parameterized12_2894     |   390|
|240   |              \genblock.dff                                           |rvdffs__parameterized18_3020     |   390|
|241   |                dffs                                                  |rvdff__parameterized21_3021      |   390|
|242   |            e2loadff                                                  |rvdffs_2895                      |     1|
|243   |              dffs                                                    |rvdff_3019                       |     1|
|244   |            e3ff                                                      |rvdffe__parameterized12_2896     |   767|
|245   |              \genblock.dff                                           |rvdffs__parameterized18_3017     |   767|
|246   |                dffs                                                  |rvdff__parameterized21_3018      |   767|
|247   |            e4_trigger_ff                                             |rvdffe__parameterized8_2897      |     9|
|248   |              \genblock.dff                                           |rvdffs__parameterized14_3015     |     9|
|249   |                dffs                                                  |rvdff__parameterized10_3016      |     9|
|250   |            e4ff                                                      |rvdffe__parameterized12_2898     |   292|
|251   |              \genblock.dff                                           |rvdffs__parameterized18_3013     |   292|
|252   |                dffs                                                  |rvdff__parameterized21_3014      |   292|
|253   |            e4nbloadff                                                |rvdffs_2899                      |     1|
|254   |              dffs                                                    |rvdff_3012                       |     1|
|255   |            flushff                                                   |rvdffs__parameterized4_2900      |    40|
|256   |              dffs                                                    |rvdff__parameterized4_3011       |    40|
|257   |            freeze_i0_e4ff                                            |rvdffe_2901                      |    64|
|258   |              \genblock.dff                                           |rvdffs__parameterized2_3009      |    64|
|259   |                dffs                                                  |rvdff__parameterized2_3010       |    64|
|260   |            freeze_i0_wbff                                            |rvdffe_2902                      |    32|
|261   |              \genblock.dff                                           |rvdffs__parameterized2_3007      |    32|
|262   |                dffs                                                  |rvdff__parameterized2_3008       |    32|
|263   |            freeze_i1_e4ff                                            |rvdffe_2903                      |    46|
|264   |              \genblock.dff                                           |rvdffs__parameterized2_3005      |    46|
|265   |                dffs                                                  |rvdff__parameterized2_3006       |    46|
|266   |            freeze_i1_wbff                                            |rvdffe_2904                      |    32|
|267   |              \genblock.dff                                           |rvdffs__parameterized2_3003      |    32|
|268   |                dffs                                                  |rvdff__parameterized2_3004       |    32|
|269   |            freezeff                                                  |rvdff__parameterized4_2905       |    99|
|270   |            i0_e1c_ff                                                 |rvdffs__parameterized3_2906      |     7|
|271   |              dffs                                                    |rvdff__parameterized3_3002       |     7|
|272   |            i0_e2c_ff                                                 |rvdffs__parameterized3_2907      |     8|
|273   |              dffs                                                    |rvdff__parameterized3_3001       |     8|
|274   |            i0_e3c_ff                                                 |rvdffs__parameterized3_2908      |    11|
|275   |              dffs                                                    |rvdff__parameterized3_3000       |    11|
|276   |            i0_e4c_ff                                                 |rvdffs__parameterized3_2909      |     7|
|277   |              dffs                                                    |rvdff__parameterized3_2999       |     7|
|278   |            i0_wbc_ff                                                 |rvdffs__parameterized3_2910      |     7|
|279   |              dffs                                                    |rvdff__parameterized3_2998       |     7|
|280   |            i0cg0ff                                                   |rvdffs__parameterized1_2911      |     5|
|281   |              dffs                                                    |rvdff__parameterized1_2997       |     5|
|282   |            i0cg1ff                                                   |rvdff__parameterized4_2912       |     5|
|283   |            i0e2pcff                                                  |rvdffe__parameterized1_2913      |    61|
|284   |              \genblock.dff                                           |rvdffs__parameterized6_2995      |    61|
|285   |                dffs                                                  |rvdff__parameterized6_2996       |    61|
|286   |            i0e2resultff                                              |rvdffe_2914                      |    32|
|287   |              \genblock.dff                                           |rvdffs__parameterized2_2993      |    32|
|288   |                dffs                                                  |rvdff__parameterized2_2994       |    32|
|289   |            i0e3pcff                                                  |rvdffe__parameterized1_2915      |    31|
|290   |              \genblock.dff                                           |rvdffs__parameterized6_2991      |    31|
|291   |                dffs                                                  |rvdff__parameterized6_2992       |    31|
|292   |            i0e3resultff                                              |rvdffe_2916                      |    32|
|293   |              \genblock.dff                                           |rvdffs__parameterized2_2989      |    32|
|294   |                dffs                                                  |rvdff__parameterized2_2990       |    32|
|295   |            i0e4pcff                                                  |rvdffe__parameterized1_2917      |    31|
|296   |              \genblock.dff                                           |rvdffs__parameterized6_2987      |    31|
|297   |                dffs                                                  |rvdff__parameterized6_2988       |    31|
|298   |            i0e4resultff                                              |rvdffe_2918                      |    32|
|299   |              \genblock.dff                                           |rvdffs__parameterized2_2985      |    32|
|300   |                dffs                                                  |rvdff__parameterized2_2986       |    32|
|301   |            i0wbresultff                                              |rvdffe_2919                      |    32|
|302   |              \genblock.dff                                           |rvdffs__parameterized2_2983      |    32|
|303   |                dffs                                                  |rvdff__parameterized2_2984       |    32|
|304   |            i1_e1c_ff                                                 |rvdffs__parameterized3_2920      |   322|
|305   |              dffs                                                    |rvdff__parameterized3_2982       |   322|
|306   |            i1_e2c_ff                                                 |rvdffs__parameterized3_2921      |     6|
|307   |              dffs                                                    |rvdff__parameterized3_2981       |     6|
|308   |            i1_e3c_ff                                                 |rvdffs__parameterized3_2922      |    10|
|309   |              dffs                                                    |rvdff__parameterized3_2980       |    10|
|310   |            i1_e4c_ff                                                 |rvdffs__parameterized3_2923      |    11|
|311   |              dffs                                                    |rvdff__parameterized3_2979       |    11|
|312   |            i1_wbc_ff                                                 |rvdffs__parameterized3_2924      |     6|
|313   |              dffs                                                    |rvdff__parameterized3_2978       |     6|
|314   |            i1cg0ff                                                   |rvdffs__parameterized1_2925      |     7|
|315   |              dffs                                                    |rvdff__parameterized1_2977       |     7|
|316   |            i1cg1ff                                                   |rvdff__parameterized4_2926       |     2|
|317   |            i1e2pcff                                                  |rvdffe__parameterized1_2927      |   129|
|318   |              \genblock.dff                                           |rvdffs__parameterized6_2975      |   129|
|319   |                dffs                                                  |rvdff__parameterized6_2976       |   129|
|320   |            i1e2resultff                                              |rvdffe_2928                      |    32|
|321   |              \genblock.dff                                           |rvdffs__parameterized2_2973      |    32|
|322   |                dffs                                                  |rvdff__parameterized2_2974       |    32|
|323   |            i1e3pcff                                                  |rvdffe__parameterized1_2929      |    31|
|324   |              \genblock.dff                                           |rvdffs__parameterized6_2971      |    31|
|325   |                dffs                                                  |rvdff__parameterized6_2972       |    31|
|326   |            i1e3resultff                                              |rvdffe_2930                      |    32|
|327   |              \genblock.dff                                           |rvdffs__parameterized2_2969      |    32|
|328   |                dffs                                                  |rvdff__parameterized2_2970       |    32|
|329   |            i1e4pcff                                                  |rvdffe__parameterized1_2931      |    34|
|330   |              \genblock.dff                                           |rvdffs__parameterized6_2967      |    34|
|331   |                dffs                                                  |rvdff__parameterized6_2968       |    34|
|332   |            i1e4resultff                                              |rvdffe_2932                      |    32|
|333   |              \genblock.dff                                           |rvdffs__parameterized2_2965      |    32|
|334   |                dffs                                                  |rvdff__parameterized2_2966       |    32|
|335   |            i1wbresultff                                              |rvdffe_2933                      |    64|
|336   |              \genblock.dff                                           |rvdffs__parameterized2_2963      |    64|
|337   |                dffs                                                  |rvdff__parameterized2_2964       |    64|
|338   |            illegal_any_ff                                            |rvdffe_2934                      |    32|
|339   |              \genblock.dff                                           |rvdffs__parameterized2_2961      |    32|
|340   |                dffs                                                  |rvdff__parameterized2_2962       |    32|
|341   |            illegal_lockout_any_ff                                    |rvdffs_2935                      |     1|
|342   |              dffs                                                    |rvdff_2960                       |     1|
|343   |            leak1_i0_stall_ff                                         |rvdff_2936                       |     4|
|344   |            leak1_i1_stall_ff                                         |rvdff_2937                       |     1|
|345   |            lsu_idle_ff                                               |rvdff_2938                       |     1|
|346   |            pause_state_f                                             |rvdff_2939                       |    32|
|347   |            postsync_stallff                                          |rvdffs_2940                      |     1|
|348   |              dffs                                                    |rvdff_2959                       |     1|
|349   |            trap_e1ff                                                 |rvdffe__parameterized2_2941      |    23|
|350   |              \genblock.dff                                           |rvdffs__parameterized7_2957      |    23|
|351   |                dffs                                                  |rvdff__parameterized7_2958       |    23|
|352   |            trap_e2ff                                                 |rvdffe__parameterized2_2942      |    23|
|353   |              \genblock.dff                                           |rvdffs__parameterized7_2955      |    23|
|354   |                dffs                                                  |rvdff__parameterized7_2956       |    23|
|355   |            trap_e3ff                                                 |rvdffe__parameterized2_2943      |    23|
|356   |              \genblock.dff                                           |rvdffs__parameterized7_2953      |    23|
|357   |                dffs                                                  |rvdff__parameterized7_2954       |    23|
|358   |            trap_e4ff                                                 |rvdffe__parameterized2_2944      |    89|
|359   |              \genblock.dff                                           |rvdffs__parameterized7_2951      |    89|
|360   |                dffs                                                  |rvdff__parameterized7_2952       |    89|
|361   |            wbff                                                      |rvdffe__parameterized12_2945     |  1330|
|362   |              \genblock.dff                                           |rvdffs__parameterized18          |  1330|
|363   |                dffs                                                  |rvdff__parameterized21           |  1330|
|364   |            wbnbloadff                                                |rvdffs_2946                      |     1|
|365   |              dffs                                                    |rvdff_2950                       |     1|
|366   |            write_csr_ff                                              |rvdffe_2947                      |   122|
|367   |              \genblock.dff                                           |rvdffs__parameterized2_2948      |   122|
|368   |                dffs                                                  |rvdff__parameterized2_2949       |   122|
|369   |          instbuff                                                    |dec_ib_ctl                       |  2766|
|370   |            bp0ff                                                     |rvdffe__parameterized11          |    83|
|371   |              \genblock.dff                                           |rvdffs__parameterized17_2874     |    83|
|372   |                dffs                                                  |rvdff__parameterized19_2875      |    83|
|373   |            bp1ff                                                     |rvdffe__parameterized11_2842     |    80|
|374   |              \genblock.dff                                           |rvdffs__parameterized17_2872     |    80|
|375   |                dffs                                                  |rvdff__parameterized19_2873      |    80|
|376   |            bp2ff                                                     |rvdffe__parameterized11_2843     |    68|
|377   |              \genblock.dff                                           |rvdffs__parameterized17_2870     |    68|
|378   |                dffs                                                  |rvdff__parameterized19_2871      |    68|
|379   |            bp3ff                                                     |rvdffe__parameterized11_2844     |    68|
|380   |              \genblock.dff                                           |rvdffs__parameterized17          |    68|
|381   |                dffs                                                  |rvdff__parameterized19           |    68|
|382   |            debug_fence_ff                                            |rvdff_2845                       |     1|
|383   |            debug_wdata_rs1ff                                         |rvdff_2846                       |     1|
|384   |            flush_upperff                                             |rvdff_2847                       |     1|
|385   |            ib0ff                                                     |rvdffe_2848                      |  1738|
|386   |              \genblock.dff                                           |rvdffs__parameterized2_2868      |  1738|
|387   |                dffs                                                  |rvdff__parameterized2_2869       |  1738|
|388   |            ib1ff                                                     |rvdffe_2849                      |   350|
|389   |              \genblock.dff                                           |rvdffs__parameterized2_2866      |   350|
|390   |                dffs                                                  |rvdff__parameterized2_2867       |   350|
|391   |            ib2ff                                                     |rvdffe_2850                      |    32|
|392   |              \genblock.dff                                           |rvdffs__parameterized2_2864      |    32|
|393   |                dffs                                                  |rvdff__parameterized2_2865       |    32|
|394   |            ib3ff                                                     |rvdffe_2851                      |    32|
|395   |              \genblock.dff                                           |rvdffs__parameterized2_2862      |    32|
|396   |                dffs                                                  |rvdff__parameterized2_2863       |    32|
|397   |            ibvalff                                                   |rvdff__parameterized3_2852       |   152|
|398   |            pc0ff                                                     |rvdffe__parameterized10          |    55|
|399   |              \genblock.dff                                           |rvdffs__parameterized16_2860     |    55|
|400   |                dffs                                                  |rvdff__parameterized18_2861      |    55|
|401   |            pc1ff                                                     |rvdffe__parameterized10_2853     |    35|
|402   |              \genblock.dff                                           |rvdffs__parameterized16_2858     |    35|
|403   |                dffs                                                  |rvdff__parameterized18_2859      |    35|
|404   |            pc2ff                                                     |rvdffe__parameterized10_2854     |    35|
|405   |              \genblock.dff                                           |rvdffs__parameterized16_2856     |    35|
|406   |                dffs                                                  |rvdff__parameterized18_2857      |    35|
|407   |            pc3ff                                                     |rvdffe__parameterized10_2855     |    35|
|408   |              \genblock.dff                                           |rvdffs__parameterized16          |    35|
|409   |                dffs                                                  |rvdff__parameterized18           |    35|
|410   |          tlu                                                         |dec_tlu_ctl                      |  4769|
|411   |            bp_wb_ff                                                  |rvdff__parameterized25_2691      |   635|
|412   |            bp_wb_ghrff                                               |rvdff__parameterized20           |   144|
|413   |            bp_wb_index_ff                                            |rvdff__parameterized3_2692       |     5|
|414   |            dcsr_ff                                                   |rvdffe__parameterized14          |    12|
|415   |              \genblock.dff                                           |rvdffs__parameterized20_2840     |    12|
|416   |                dffs                                                  |rvdff__parameterized27_2841      |    12|
|417   |            dicad0_ff                                                 |rvdffe_2693                      |    34|
|418   |              \genblock.dff                                           |rvdffs__parameterized2_2838      |    34|
|419   |                dffs                                                  |rvdff__parameterized2_2839       |    34|
|420   |            dicad1_ff                                                 |rvdffs__parameterized4_2694      |     2|
|421   |              dffs                                                    |rvdff__parameterized4_2837       |     2|
|422   |            dicawics_ff                                               |rvdffe__parameterized16          |   194|
|423   |              \genblock.dff                                           |rvdffs__parameterized22          |   194|
|424   |                dffs                                                  |rvdff__parameterized28           |   194|
|425   |            dicgo_ff                                                  |rvdff__parameterized4_2695       |     9|
|426   |            dpc_ff                                                    |rvdffe__parameterized1_2696      |    32|
|427   |              \genblock.dff                                           |rvdffs__parameterized6_2835      |    32|
|428   |                dffs                                                  |rvdff__parameterized6_2836       |    32|
|429   |            excinfo_wb_ff                                             |rvdff__parameterized26           |   215|
|430   |            exctype_wb_ff                                             |rvdff__parameterized15_2697      |    18|
|431   |            exthaltff                                                 |rvdff__parameterized20_2698      |    22|
|432   |            flush_lower_ff                                            |rvdff__parameterized6_2699       |    31|
|433   |            freeff                                                    |rvdff__parameterized20_2700      |   246|
|434   |            halt_ff                                                   |rvdff__parameterized23           |   110|
|435   |            int_timers                                                |dec_timer_ctl                    |   330|
|436   |              mitb0_ff                                                |rvdffe_2821                      |    35|
|437   |                \genblock.dff                                         |rvdffs__parameterized2_2833      |    35|
|438   |                  dffs                                                |rvdff__parameterized2_2834       |    35|
|439   |              mitb1_ff                                                |rvdffe_2822                      |    64|
|440   |                \genblock.dff                                         |rvdffs__parameterized2_2831      |    64|
|441   |                  dffs                                                |rvdff__parameterized2_2832       |    64|
|442   |              mitcnt0_ff                                              |rvdffe_2823                      |   110|
|443   |                \genblock.dff                                         |rvdffs__parameterized2_2829      |   110|
|444   |                  dffs                                                |rvdff__parameterized2_2830       |   110|
|445   |              mitcnt1_ff                                              |rvdffe_2824                      |   110|
|446   |                \genblock.dff                                         |rvdffs__parameterized2_2827      |   110|
|447   |                  dffs                                                |rvdff__parameterized2_2828       |   110|
|448   |              mitctl0_ff                                              |rvdff__parameterized1_2825       |     5|
|449   |              mitctl1_ff                                              |rvdff__parameterized1_2826       |     6|
|450   |            lsu_dccm_errorff                                          |rvdff__parameterized4_2701       |     3|
|451   |            lsu_error_dc4ff                                           |rvdff__parameterized24           |   114|
|452   |            lsu_error_wbff                                            |rvdff__parameterized17_2702      |     1|
|453   |            mcause_ff                                                 |rvdff__parameterized2_2703       |    32|
|454   |            mcgc_ff                                                   |rvdffe__parameterized8_2704      |    24|
|455   |              \genblock.dff                                           |rvdffs__parameterized14_2819     |    24|
|456   |                dffs                                                  |rvdff__parameterized10_2820      |    24|
|457   |            mcyclef_cout_ff                                           |rvdff_2705                       |     2|
|458   |            mcycleh_ff                                                |rvdffe_2706                      |    41|
|459   |              \genblock.dff                                           |rvdffs__parameterized2_2817      |    41|
|460   |                dffs                                                  |rvdff__parameterized2_2818       |    41|
|461   |            mcyclel_ff                                                |rvdffe_2707                      |    44|
|462   |              \genblock.dff                                           |rvdffs__parameterized2_2815      |    44|
|463   |                dffs                                                  |rvdff__parameterized2_2816       |    44|
|464   |            mdccmect_ff                                               |rvdffe_2708                      |    55|
|465   |              \genblock.dff                                           |rvdffs__parameterized2_2813      |    55|
|466   |                dffs                                                  |rvdff__parameterized2_2814       |    55|
|467   |            mdseac_ff                                                 |rvdffe_2709                      |    32|
|468   |              \genblock.dff                                           |rvdffs__parameterized2_2811      |    32|
|469   |                dffs                                                  |rvdff__parameterized2_2812       |    32|
|470   |            meicidpl_ff                                               |rvdff__parameterized3_2710       |     4|
|471   |            meicurpl_ff                                               |rvdff__parameterized3_2711       |     4|
|472   |            meihap_ff                                                 |rvdffe__parameterized6_2712      |     4|
|473   |              \genblock.dff                                           |rvdffs__parameterized11_2809     |     4|
|474   |                dffs                                                  |rvdff__parameterized13_2810      |     4|
|475   |            meipt_ff                                                  |rvdff__parameterized3_2713       |     4|
|476   |            meivt_ff                                                  |rvdffe__parameterized15          |    22|
|477   |              \genblock.dff                                           |rvdffs__parameterized21          |    22|
|478   |                dffs                                                  |rvdff__parameterized23_2808      |    22|
|479   |            mepc_ff                                                   |rvdff__parameterized6_2714       |    31|
|480   |            mfdc_ff                                                   |rvdffe__parameterized14_2715     |    24|
|481   |              \genblock.dff                                           |rvdffs__parameterized20          |    24|
|482   |                dffs                                                  |rvdff__parameterized27           |    24|
|483   |            mgpmc_ff                                                  |rvdffs_2716                      |     1|
|484   |              dffs                                                    |rvdff_2807                       |     1|
|485   |            mhpmc3_ff                                                 |rvdffe_2717                      |    40|
|486   |              \genblock.dff                                           |rvdffs__parameterized2_2805      |    40|
|487   |                dffs                                                  |rvdff__parameterized2_2806       |    40|
|488   |            mhpmc3h_ff                                                |rvdffe_2718                      |    41|
|489   |              \genblock.dff                                           |rvdffs__parameterized2_2803      |    41|
|490   |                dffs                                                  |rvdff__parameterized2_2804       |    41|
|491   |            mhpmc4_ff                                                 |rvdffe_2719                      |    40|
|492   |              \genblock.dff                                           |rvdffs__parameterized2_2801      |    40|
|493   |                dffs                                                  |rvdff__parameterized2_2802       |    40|
|494   |            mhpmc4h_ff                                                |rvdffe_2720                      |    40|
|495   |              \genblock.dff                                           |rvdffs__parameterized2_2799      |    40|
|496   |                dffs                                                  |rvdff__parameterized2_2800       |    40|
|497   |            mhpmc5_ff                                                 |rvdffe_2721                      |    40|
|498   |              \genblock.dff                                           |rvdffs__parameterized2_2797      |    40|
|499   |                dffs                                                  |rvdff__parameterized2_2798       |    40|
|500   |            mhpmc5h_ff                                                |rvdffe_2722                      |    40|
|501   |              \genblock.dff                                           |rvdffs__parameterized2_2795      |    40|
|502   |                dffs                                                  |rvdff__parameterized2_2796       |    40|
|503   |            mhpmc6_ff                                                 |rvdffe_2723                      |    41|
|504   |              \genblock.dff                                           |rvdffs__parameterized2_2793      |    41|
|505   |                dffs                                                  |rvdff__parameterized2_2794       |    41|
|506   |            mhpmc6h_ff                                                |rvdffe_2724                      |    40|
|507   |              \genblock.dff                                           |rvdffs__parameterized2_2791      |    40|
|508   |                dffs                                                  |rvdff__parameterized2_2792       |    40|
|509   |            mhpme3_ff                                                 |rvdffs__parameterized23          |    82|
|510   |              dffs                                                    |rvdff__parameterized16_2790      |    82|
|511   |            mhpme4_ff                                                 |rvdffs__parameterized23_2725     |    88|
|512   |              dffs                                                    |rvdff__parameterized16_2789      |    88|
|513   |            mhpme5_ff                                                 |rvdffs__parameterized23_2726     |    87|
|514   |              dffs                                                    |rvdff__parameterized16_2788      |    87|
|515   |            mhpme6_ff                                                 |rvdffs__parameterized23_2727     |    80|
|516   |              dffs                                                    |rvdff__parameterized16_2787      |    80|
|517   |            miccmect_ff                                               |rvdffe_2728                      |    49|
|518   |              \genblock.dff                                           |rvdffs__parameterized2_2785      |    49|
|519   |                dffs                                                  |rvdff__parameterized2_2786       |    49|
|520   |            micect_ff                                                 |rvdffe_2729                      |    56|
|521   |              \genblock.dff                                           |rvdffs__parameterized2_2783      |    56|
|522   |                dffs                                                  |rvdff__parameterized2_2784       |    56|
|523   |            mie_ff                                                    |rvdff__parameterized16_2730      |     8|
|524   |            minstretf_cout_ff                                         |rvdff__parameterized4_2731       |     3|
|525   |            minstreth_ff                                              |rvdffe_2732                      |    41|
|526   |              \genblock.dff                                           |rvdffs__parameterized2_2781      |    41|
|527   |                dffs                                                  |rvdff__parameterized2_2782       |    41|
|528   |            minstretl_ff                                              |rvdffe_2733                      |    43|
|529   |              \genblock.dff                                           |rvdffs__parameterized2_2779      |    43|
|530   |                dffs                                                  |rvdff__parameterized2_2780       |    43|
|531   |            mip_ff                                                    |rvdff__parameterized16_2734      |    29|
|532   |            mpmc_ff                                                   |rvdff_2735                       |     1|
|533   |            mpvhalt_ff                                                |rvdff__parameterized15_2736      |     2|
|534   |            mrac_ff                                                   |rvdffe_2737                      |    45|
|535   |              \genblock.dff                                           |rvdffs__parameterized2_2777      |    45|
|536   |                dffs                                                  |rvdff__parameterized2_2778       |    45|
|537   |            mscratch_ff                                               |rvdffe_2738                      |    32|
|538   |              \genblock.dff                                           |rvdffs__parameterized2_2775      |    32|
|539   |                dffs                                                  |rvdff__parameterized2_2776       |    32|
|540   |            mstatus_ff                                                |rvdff__parameterized4_2739       |    12|
|541   |            mtdata1_t0_ff                                             |rvdff__parameterized20_2740      |    81|
|542   |            mtdata1_t1_ff                                             |rvdff__parameterized20_2741      |    75|
|543   |            mtdata1_t2_ff                                             |rvdff__parameterized20_2742      |    85|
|544   |            mtdata1_t3_ff                                             |rvdff__parameterized20_2743      |    70|
|545   |            mtdata2_t0_ff                                             |rvdffe_2744                      |   180|
|546   |              \genblock.dff                                           |rvdffs__parameterized2_2773      |   180|
|547   |                dffs                                                  |rvdff__parameterized2_2774       |   180|
|548   |            mtdata2_t1_ff                                             |rvdffe_2745                      |   180|
|549   |              \genblock.dff                                           |rvdffs__parameterized2_2771      |   180|
|550   |                dffs                                                  |rvdff__parameterized2_2772       |   180|
|551   |            mtdata2_t2_ff                                             |rvdffe_2746                      |   177|
|552   |              \genblock.dff                                           |rvdffs__parameterized2_2769      |   177|
|553   |                dffs                                                  |rvdff__parameterized2_2770       |   177|
|554   |            mtdata2_t3_ff                                             |rvdffe_2747                      |   184|
|555   |              \genblock.dff                                           |rvdffs__parameterized2_2767      |   184|
|556   |                dffs                                                  |rvdff__parameterized2_2768       |   184|
|557   |            mtsel_ff                                                  |rvdff__parameterized4_2748       |    76|
|558   |            mtval_ff                                                  |rvdff__parameterized2_2749       |    32|
|559   |            mtvec_ff                                                  |rvdffe__parameterized1_2750      |    44|
|560   |              \genblock.dff                                           |rvdffs__parameterized6_2765      |    44|
|561   |                dffs                                                  |rvdff__parameterized6_2766       |    44|
|562   |            nmi_ff                                                    |rvdff__parameterized3_2751       |     8|
|563   |            npwbc_ff                                                  |rvdffe__parameterized1_2752      |    33|
|564   |              \genblock.dff                                           |rvdffs__parameterized6_2763      |    33|
|565   |                dffs                                                  |rvdff__parameterized6_2764       |    33|
|566   |            pmu0inc_ff                                                |rvdff__parameterized4_2753       |     6|
|567   |            pmu1inc_ff                                                |rvdff__parameterized4_2754       |     6|
|568   |            pmu2inc_ff                                                |rvdff__parameterized4_2755       |     6|
|569   |            pmu3inc_ff                                                |rvdff__parameterized4_2756       |     6|
|570   |            pwbc_ff                                                   |rvdffe__parameterized1_2757      |    39|
|571   |              \genblock.dff                                           |rvdffs__parameterized6_2761      |    39|
|572   |                dffs                                                  |rvdff__parameterized6_2762       |    39|
|573   |            reset_ff                                                  |rvdff__parameterized4_2758       |    16|
|574   |            syncro_ff                                                 |rvsyncss                         |     4|
|575   |              sync_ff1                                                |rvdff__parameterized16_2759      |     2|
|576   |              sync_ff2                                                |rvdff__parameterized16_2760      |     2|
|577   |        dma_ctrl                                                      |dma_ctrl                         |  1194|
|578   |          \GenFifo[0].fifo_addr_dff                                   |rvdffe_2585                      |    32|
|579   |            \genblock.dff                                             |rvdffs__parameterized2_2689      |    32|
|580   |              dffs                                                    |rvdff__parameterized2_2690       |    32|
|581   |          \GenFifo[0].fifo_data_dff                                   |rvdffe__parameterized5_2586      |    64|
|582   |            \genblock.dff                                             |rvdffs__parameterized10_2687     |    64|
|583   |              dffs                                                    |rvdff__parameterized12_2688      |    64|
|584   |          \GenFifo[0].fifo_data_valid_dff                             |rvdffsc_2587                     |     1|
|585   |            dffsc                                                     |rvdff_2686                       |     1|
|586   |          \GenFifo[0].fifo_dbg_dff                                    |rvdffs_2588                      |     1|
|587   |            dffs                                                      |rvdff_2685                       |     1|
|588   |          \GenFifo[0].fifo_dccm_valid_dff                             |rvdffs_2589                      |     1|
|589   |            dffs                                                      |rvdff_2684                       |     1|
|590   |          \GenFifo[0].fifo_done_dff                                   |rvdffsc_2590                     |     1|
|591   |            dffsc                                                     |rvdff_2683                       |     1|
|592   |          \GenFifo[0].fifo_error_dff                                  |rvdffsc__parameterized0          |     2|
|593   |            dffsc                                                     |rvdff__parameterized4_2682       |     2|
|594   |          \GenFifo[0].fifo_rpend_dff                                  |rvdffsc_2591                     |     1|
|595   |            dffsc                                                     |rvdff_2681                       |     1|
|596   |          \GenFifo[0].fifo_sz_dff                                     |rvdffs__parameterized1_2592      |     2|
|597   |            dffs                                                      |rvdff__parameterized1_2680       |     2|
|598   |          \GenFifo[0].fifo_valid_dff                                  |rvdffsc_2593                     |     1|
|599   |            dffsc                                                     |rvdff_2679                       |     1|
|600   |          \GenFifo[0].fifo_write_dff                                  |rvdffs_2594                      |     1|
|601   |            dffs                                                      |rvdff_2678                       |     1|
|602   |          \GenFifo[1].fifo_addr_dff                                   |rvdffe_2595                      |    32|
|603   |            \genblock.dff                                             |rvdffs__parameterized2_2676      |    32|
|604   |              dffs                                                    |rvdff__parameterized2_2677       |    32|
|605   |          \GenFifo[1].fifo_data_dff                                   |rvdffe__parameterized5_2596      |    64|
|606   |            \genblock.dff                                             |rvdffs__parameterized10_2674     |    64|
|607   |              dffs                                                    |rvdff__parameterized12_2675      |    64|
|608   |          \GenFifo[1].fifo_data_valid_dff                             |rvdffsc_2597                     |     1|
|609   |            dffsc                                                     |rvdff_2673                       |     1|
|610   |          \GenFifo[1].fifo_dbg_dff                                    |rvdffs_2598                      |     1|
|611   |            dffs                                                      |rvdff_2672                       |     1|
|612   |          \GenFifo[1].fifo_dccm_valid_dff                             |rvdffs_2599                      |     1|
|613   |            dffs                                                      |rvdff_2671                       |     1|
|614   |          \GenFifo[1].fifo_done_dff                                   |rvdffsc_2600                     |     1|
|615   |            dffsc                                                     |rvdff_2670                       |     1|
|616   |          \GenFifo[1].fifo_error_dff                                  |rvdffsc__parameterized0_2601     |     2|
|617   |            dffsc                                                     |rvdff__parameterized4_2669       |     2|
|618   |          \GenFifo[1].fifo_rpend_dff                                  |rvdffsc_2602                     |     1|
|619   |            dffsc                                                     |rvdff_2668                       |     1|
|620   |          \GenFifo[1].fifo_sz_dff                                     |rvdffs__parameterized1_2603      |     2|
|621   |            dffs                                                      |rvdff__parameterized1_2667       |     2|
|622   |          \GenFifo[1].fifo_valid_dff                                  |rvdffsc_2604                     |     2|
|623   |            dffsc                                                     |rvdff_2666                       |     2|
|624   |          \GenFifo[1].fifo_write_dff                                  |rvdffs_2605                      |     1|
|625   |            dffs                                                      |rvdff_2665                       |     1|
|626   |          \GenFifo[2].fifo_addr_dff                                   |rvdffe_2606                      |    32|
|627   |            \genblock.dff                                             |rvdffs__parameterized2_2663      |    32|
|628   |              dffs                                                    |rvdff__parameterized2_2664       |    32|
|629   |          \GenFifo[2].fifo_data_dff                                   |rvdffe__parameterized5_2607      |    64|
|630   |            \genblock.dff                                             |rvdffs__parameterized10_2661     |    64|
|631   |              dffs                                                    |rvdff__parameterized12_2662      |    64|
|632   |          \GenFifo[2].fifo_data_valid_dff                             |rvdffsc_2608                     |     1|
|633   |            dffsc                                                     |rvdff_2660                       |     1|
|634   |          \GenFifo[2].fifo_dbg_dff                                    |rvdffs_2609                      |     1|
|635   |            dffs                                                      |rvdff_2659                       |     1|
|636   |          \GenFifo[2].fifo_dccm_valid_dff                             |rvdffs_2610                      |     1|
|637   |            dffs                                                      |rvdff_2658                       |     1|
|638   |          \GenFifo[2].fifo_done_dff                                   |rvdffsc_2611                     |     1|
|639   |            dffsc                                                     |rvdff_2657                       |     1|
|640   |          \GenFifo[2].fifo_error_dff                                  |rvdffsc__parameterized0_2612     |     2|
|641   |            dffsc                                                     |rvdff__parameterized4_2656       |     2|
|642   |          \GenFifo[2].fifo_rpend_dff                                  |rvdffsc_2613                     |     1|
|643   |            dffsc                                                     |rvdff_2655                       |     1|
|644   |          \GenFifo[2].fifo_sz_dff                                     |rvdffs__parameterized1_2614      |     2|
|645   |            dffs                                                      |rvdff__parameterized1_2654       |     2|
|646   |          \GenFifo[2].fifo_valid_dff                                  |rvdffsc_2615                     |     1|
|647   |            dffsc                                                     |rvdff_2653                       |     1|
|648   |          \GenFifo[2].fifo_write_dff                                  |rvdffs_2616                      |     1|
|649   |            dffs                                                      |rvdff_2652                       |     1|
|650   |          \GenFifo[3].fifo_addr_dff                                   |rvdffe_2617                      |    32|
|651   |            \genblock.dff                                             |rvdffs__parameterized2_2650      |    32|
|652   |              dffs                                                    |rvdff__parameterized2_2651       |    32|
|653   |          \GenFifo[3].fifo_data_dff                                   |rvdffe__parameterized5_2618      |    64|
|654   |            \genblock.dff                                             |rvdffs__parameterized10_2648     |    64|
|655   |              dffs                                                    |rvdff__parameterized12_2649      |    64|
|656   |          \GenFifo[3].fifo_data_valid_dff                             |rvdffsc_2619                     |     1|
|657   |            dffsc                                                     |rvdff_2647                       |     1|
|658   |          \GenFifo[3].fifo_dbg_dff                                    |rvdffs_2620                      |     1|
|659   |            dffs                                                      |rvdff_2646                       |     1|
|660   |          \GenFifo[3].fifo_dccm_valid_dff                             |rvdffs_2621                      |     1|
|661   |            dffs                                                      |rvdff_2645                       |     1|
|662   |          \GenFifo[3].fifo_done_dff                                   |rvdffsc_2622                     |     1|
|663   |            dffsc                                                     |rvdff_2644                       |     1|
|664   |          \GenFifo[3].fifo_error_dff                                  |rvdffsc__parameterized0_2623     |     2|
|665   |            dffsc                                                     |rvdff__parameterized4_2643       |     2|
|666   |          \GenFifo[3].fifo_rpend_dff                                  |rvdffsc_2624                     |     1|
|667   |            dffsc                                                     |rvdff_2642                       |     1|
|668   |          \GenFifo[3].fifo_sz_dff                                     |rvdffs__parameterized1_2625      |     2|
|669   |            dffs                                                      |rvdff__parameterized1_2641       |     2|
|670   |          \GenFifo[3].fifo_valid_dff                                  |rvdffsc_2626                     |     1|
|671   |            dffsc                                                     |rvdff_2640                       |     1|
|672   |          \GenFifo[3].fifo_write_dff                                  |rvdffs_2627                      |     1|
|673   |            dffs                                                      |rvdff_2639                       |     1|
|674   |          RdPtrQ1_dff                                                 |rvdff__parameterized4_2628       |     2|
|675   |          RdPtrQ2_dff                                                 |rvdff__parameterized4_2629       |     2|
|676   |          RdPtrQ3_dff                                                 |rvdff__parameterized4_2630       |   278|
|677   |          RdPtr_dff                                                   |rvdffs__parameterized4_2631      |   288|
|678   |            dffs                                                      |rvdff__parameterized4_2638       |   288|
|679   |          RspPtr_dff                                                  |rvdffs__parameterized4_2632      |   183|
|680   |            dffs                                                      |rvdff__parameterized4_2637       |   183|
|681   |          WrPtr_dff                                                   |rvdffs__parameterized4_2633      |     6|
|682   |            dffs                                                      |rvdff__parameterized4_2636       |     6|
|683   |          nack_count_dff                                              |rvdffs__parameterized1_2634      |     6|
|684   |            dffs                                                      |rvdff__parameterized1_2635       |     6|
|685   |        exu                                                           |exu                              |  6269|
|686   |          i0_alu_e1                                                   |exu_alu_ctl                      |   610|
|687   |            aff                                                       |rvdffe_2546                      |   206|
|688   |              \genblock.dff                                           |rvdffs__parameterized2_2562      |   206|
|689   |                dffs                                                  |rvdff__parameterized2_2563       |   206|
|690   |            bff                                                       |rvdffe_2547                      |   172|
|691   |              \genblock.dff                                           |rvdffs__parameterized2_2560      |   172|
|692   |                dffs                                                  |rvdff__parameterized2_2561       |   172|
|693   |            brimmff                                                   |rvdffe__parameterized13_2548     |    12|
|694   |              \genblock.dff                                           |rvdffs__parameterized19_2558     |    12|
|695   |                dffs                                                  |rvdff__parameterized22_2559      |    12|
|696   |            ibradder                                                  |rvbradder_2549                   |    40|
|697   |            pcff                                                      |rvdffe__parameterized1_2550      |    58|
|698   |              \genblock.dff                                           |rvdffs__parameterized6_2556      |    58|
|699   |                dffs                                                  |rvdff__parameterized6_2557       |    58|
|700   |            predictpacketff                                           |rvdffe__parameterized18_2551     |   118|
|701   |              \genblock.dff                                           |rvdffs__parameterized25_2554     |   118|
|702   |                dffs                                                  |rvdff__parameterized30_2555      |   118|
|703   |            validff                                                   |rvdffs_2552                      |     4|
|704   |              dffs                                                    |rvdff_2553                       |     4|
|705   |          csr_rs1_ff                                                  |rvdffe_2377                      |    32|
|706   |            \genblock.dff                                             |rvdffs__parameterized2_2583      |    32|
|707   |              dffs                                                    |rvdff__parameterized2_2584       |    32|
|708   |          div_e1                                                      |exu_div_ctl                      |   602|
|709   |            aff                                                       |rvdffe__parameterized17_2566     |   124|
|710   |              \genblock.dff                                           |rvdffs__parameterized24_2581     |   124|
|711   |                dffs                                                  |rvdff__parameterized29_2582      |   124|
|712   |            countff                                                   |rvdff__parameterized16_2567      |    18|
|713   |            e1val_ff                                                  |rvdff_2568                       |     1|
|714   |            flush_any_ff                                              |rvdff_2569                       |     1|
|715   |            i_shortq_ff                                               |rvdff__parameterized0_2570       |    61|
|716   |            mff                                                       |rvdffe__parameterized17_2571     |    72|
|717   |              \genblock.dff                                           |rvdffs__parameterized24_2579     |    72|
|718   |                dffs                                                  |rvdff__parameterized29_2580      |    72|
|719   |            miscf                                                     |rvdffs__parameterized3_2572      |    40|
|720   |              dffs                                                    |rvdff__parameterized3_2578       |    40|
|721   |            qff                                                       |rvdffe__parameterized17_2573     |   229|
|722   |              \genblock.dff                                           |rvdffs__parameterized24_2576     |   229|
|723   |                dffs                                                  |rvdff__parameterized29_2577      |   229|
|724   |            runff                                                     |rvdff_2574                       |    47|
|725   |            smallnumff                                                |rvdff__parameterized0_2575       |     9|
|726   |          e1ghrdecff                                                  |rvdffs__parameterized4_2378      |     2|
|727   |            dffs                                                      |rvdff__parameterized4_2565       |     2|
|728   |          e1ghrff                                                     |rvdffs__parameterized0           |     5|
|729   |            dffs                                                      |rvdff__parameterized0_2564       |     5|
|730   |          e4ghrff                                                     |rvdff__parameterized0_2379       |     5|
|731   |          final_predict_ff                                            |rvdff_2380                       |     1|
|732   |          i0_alu_e4                                                   |exu_alu_ctl_2381                 |   632|
|733   |            aff                                                       |rvdffe_2528                      |   244|
|734   |              \genblock.dff                                           |rvdffs__parameterized2_2544      |   244|
|735   |                dffs                                                  |rvdff__parameterized2_2545       |   244|
|736   |            bff                                                       |rvdffe_2529                      |   148|
|737   |              \genblock.dff                                           |rvdffs__parameterized2_2542      |   148|
|738   |                dffs                                                  |rvdff__parameterized2_2543       |   148|
|739   |            brimmff                                                   |rvdffe__parameterized13_2530     |    13|
|740   |              \genblock.dff                                           |rvdffs__parameterized19_2540     |    13|
|741   |                dffs                                                  |rvdff__parameterized22_2541      |    13|
|742   |            ibradder                                                  |rvbradder_2531                   |    41|
|743   |            pcff                                                      |rvdffe__parameterized1_2532      |    57|
|744   |              \genblock.dff                                           |rvdffs__parameterized6_2538      |    57|
|745   |                dffs                                                  |rvdff__parameterized6_2539       |    57|
|746   |            predictpacketff                                           |rvdffe__parameterized18_2533     |   128|
|747   |              \genblock.dff                                           |rvdffs__parameterized25_2536     |   128|
|748   |                dffs                                                  |rvdff__parameterized30_2537      |   128|
|749   |            validff                                                   |rvdffs_2534                      |     1|
|750   |              dffs                                                    |rvdff_2535                       |     1|
|751   |          i0_ap_e1_ff                                                 |rvdffe__parameterized19          |    91|
|752   |            \genblock.dff                                             |rvdffs__parameterized26_2526     |    91|
|753   |              dffs                                                    |rvdff__parameterized31_2527      |    91|
|754   |          i0_ap_e2_ff                                                 |rvdffe__parameterized19_2382     |    19|
|755   |            \genblock.dff                                             |rvdffs__parameterized26_2524     |    19|
|756   |              dffs                                                    |rvdff__parameterized31_2525      |    19|
|757   |          i0_ap_e3_ff                                                 |rvdffe__parameterized19_2383     |    19|
|758   |            \genblock.dff                                             |rvdffs__parameterized26_2522     |    19|
|759   |              dffs                                                    |rvdff__parameterized31_2523      |    19|
|760   |          i0_ap_e4_ff                                                 |rvdffe__parameterized19_2384     |    92|
|761   |            \genblock.dff                                             |rvdffs__parameterized26_2520     |    92|
|762   |              dffs                                                    |rvdff__parameterized31_2521      |    92|
|763   |          i0_pp_e2_ff                                                 |rvdffe__parameterized18          |    74|
|764   |            \genblock.dff                                             |rvdffs__parameterized25_2518     |    74|
|765   |              dffs                                                    |rvdff__parameterized30_2519      |    74|
|766   |          i0_pp_e3_ff                                                 |rvdffe__parameterized18_2385     |    81|
|767   |            \genblock.dff                                             |rvdffs__parameterized25_2516     |    81|
|768   |              dffs                                                    |rvdff__parameterized30_2517      |    81|
|769   |          i0_src_e1_ff                                                |rvdffe__parameterized20          |    76|
|770   |            \genblock.dff                                             |rvdffs__parameterized27_2514     |    76|
|771   |              dffs                                                    |rvdff__parameterized32_2515      |    76|
|772   |          i0_src_e2_ff                                                |rvdffe__parameterized20_2386     |    76|
|773   |            \genblock.dff                                             |rvdffs__parameterized27_2512     |    76|
|774   |              dffs                                                    |rvdff__parameterized32_2513      |    76|
|775   |          i0_src_e3_ff                                                |rvdffe__parameterized20_2387     |    76|
|776   |            \genblock.dff                                             |rvdffs__parameterized27_2510     |    76|
|777   |              dffs                                                    |rvdff__parameterized32_2511      |    76|
|778   |          i0_upper_flush_e2_ff                                        |rvdffe_2388                      |   101|
|779   |            \genblock.dff                                             |rvdffs__parameterized2_2508      |   101|
|780   |              dffs                                                    |rvdff__parameterized2_2509       |   101|
|781   |          i0_upper_flush_e3_ff                                        |rvdffe__parameterized21          |    63|
|782   |            \genblock.dff                                             |rvdffs__parameterized28_2506     |    63|
|783   |              dffs                                                    |rvdff__parameterized33_2507      |    63|
|784   |          i0_upper_flush_e4_ff                                        |rvdffe__parameterized21_2389     |    63|
|785   |            \genblock.dff                                             |rvdffs__parameterized28          |    63|
|786   |              dffs                                                    |rvdff__parameterized33           |    63|
|787   |          i1_alu_e1                                                   |exu_alu_ctl_2390                 |   601|
|788   |            aff                                                       |rvdffe_2488                      |   200|
|789   |              \genblock.dff                                           |rvdffs__parameterized2_2504      |   200|
|790   |                dffs                                                  |rvdff__parameterized2_2505       |   200|
|791   |            bff                                                       |rvdffe_2489                      |   169|
|792   |              \genblock.dff                                           |rvdffs__parameterized2_2502      |   169|
|793   |                dffs                                                  |rvdff__parameterized2_2503       |   169|
|794   |            brimmff                                                   |rvdffe__parameterized13_2490     |    12|
|795   |              \genblock.dff                                           |rvdffs__parameterized19_2500     |    12|
|796   |                dffs                                                  |rvdff__parameterized22_2501      |    12|
|797   |            ibradder                                                  |rvbradder_2491                   |    38|
|798   |            pcff                                                      |rvdffe__parameterized1_2492      |    58|
|799   |              \genblock.dff                                           |rvdffs__parameterized6_2498      |    58|
|800   |                dffs                                                  |rvdff__parameterized6_2499       |    58|
|801   |            predictpacketff                                           |rvdffe__parameterized18_2493     |   120|
|802   |              \genblock.dff                                           |rvdffs__parameterized25_2496     |   120|
|803   |                dffs                                                  |rvdff__parameterized30_2497      |   120|
|804   |            validff                                                   |rvdffs_2494                      |     4|
|805   |              dffs                                                    |rvdff_2495                       |     4|
|806   |          i1_alu_e4                                                   |exu_alu_ctl_2391                 |   619|
|807   |            aff                                                       |rvdffe_2471                      |   236|
|808   |              \genblock.dff                                           |rvdffs__parameterized2_2486      |   236|
|809   |                dffs                                                  |rvdff__parameterized2_2487       |   236|
|810   |            bff                                                       |rvdffe_2472                      |   144|
|811   |              \genblock.dff                                           |rvdffs__parameterized2_2484      |   144|
|812   |                dffs                                                  |rvdff__parameterized2_2485       |   144|
|813   |            brimmff                                                   |rvdffe__parameterized13_2473     |    13|
|814   |              \genblock.dff                                           |rvdffs__parameterized19_2482     |    13|
|815   |                dffs                                                  |rvdff__parameterized22_2483      |    13|
|816   |            ibradder                                                  |rvbradder                        |    39|
|817   |            pcff                                                      |rvdffe__parameterized1_2474      |    57|
|818   |              \genblock.dff                                           |rvdffs__parameterized6_2480      |    57|
|819   |                dffs                                                  |rvdff__parameterized6_2481       |    57|
|820   |            predictpacketff                                           |rvdffe__parameterized18_2475     |   129|
|821   |              \genblock.dff                                           |rvdffs__parameterized25_2478     |   129|
|822   |                dffs                                                  |rvdff__parameterized30_2479      |   129|
|823   |            validff                                                   |rvdffs_2476                      |     1|
|824   |              dffs                                                    |rvdff_2477                       |     1|
|825   |          i1_ap_e1_ff                                                 |rvdffe__parameterized19_2392     |    72|
|826   |            \genblock.dff                                             |rvdffs__parameterized26_2469     |    72|
|827   |              dffs                                                    |rvdff__parameterized31_2470      |    72|
|828   |          i1_ap_e2_ff                                                 |rvdffe__parameterized19_2393     |    17|
|829   |            \genblock.dff                                             |rvdffs__parameterized26_2467     |    17|
|830   |              dffs                                                    |rvdff__parameterized31_2468      |    17|
|831   |          i1_ap_e3_ff                                                 |rvdffe__parameterized19_2394     |    17|
|832   |            \genblock.dff                                             |rvdffs__parameterized26_2465     |    17|
|833   |              dffs                                                    |rvdff__parameterized31_2466      |    17|
|834   |          i1_ap_e4_ff                                                 |rvdffe__parameterized19_2395     |    75|
|835   |            \genblock.dff                                             |rvdffs__parameterized26          |    75|
|836   |              dffs                                                    |rvdff__parameterized31           |    75|
|837   |          i1_pp_e2_ff                                                 |rvdffe__parameterized18_2396     |    72|
|838   |            \genblock.dff                                             |rvdffs__parameterized25_2463     |    72|
|839   |              dffs                                                    |rvdff__parameterized30_2464      |    72|
|840   |          i1_pp_e3_ff                                                 |rvdffe__parameterized18_2397     |    72|
|841   |            \genblock.dff                                             |rvdffs__parameterized25_2461     |    72|
|842   |              dffs                                                    |rvdff__parameterized30_2462      |    72|
|843   |          i1_src_e1_ff                                                |rvdffe__parameterized20_2398     |    76|
|844   |            \genblock.dff                                             |rvdffs__parameterized27_2459     |    76|
|845   |              dffs                                                    |rvdff__parameterized32_2460      |    76|
|846   |          i1_src_e2_ff                                                |rvdffe__parameterized20_2399     |    76|
|847   |            \genblock.dff                                             |rvdffs__parameterized27_2457     |    76|
|848   |              dffs                                                    |rvdff__parameterized32_2458      |    76|
|849   |          i1_src_e3_ff                                                |rvdffe__parameterized20_2400     |    76|
|850   |            \genblock.dff                                             |rvdffs__parameterized27          |    76|
|851   |              dffs                                                    |rvdff__parameterized32           |    76|
|852   |          i1_upper_flush_e2_ff                                        |rvdffe__parameterized17          |    33|
|853   |            \genblock.dff                                             |rvdffs__parameterized24_2455     |    33|
|854   |              dffs                                                    |rvdff__parameterized29_2456      |    33|
|855   |          i1_upper_flush_e3_ff                                        |rvdffe_2401                      |    32|
|856   |            \genblock.dff                                             |rvdffs__parameterized2_2453      |    32|
|857   |              dffs                                                    |rvdff__parameterized2_2454       |    32|
|858   |          i1_upper_flush_e4_ff                                        |rvdffe_2402                      |    32|
|859   |            \genblock.dff                                             |rvdffs__parameterized2_2451      |    32|
|860   |              dffs                                                    |rvdff__parameterized2_2452       |    32|
|861   |          mul_e1                                                      |exu_mul_ctl                      |   367|
|862   |            a_e1_ff                                                   |rvdffe_2413                      |    32|
|863   |              \genblock.dff                                           |rvdffs__parameterized2_2449      |    32|
|864   |                dffs                                                  |rvdff__parameterized2_2450       |    32|
|865   |            a_e2_ff                                                   |rvdffe__parameterized17_2414     |    34|
|866   |              \genblock.dff                                           |rvdffs__parameterized24_2447     |    34|
|867   |                dffs                                                  |rvdff__parameterized29_2448      |    34|
|868   |            b_e1_ff                                                   |rvdffe_2415                      |    32|
|869   |              \genblock.dff                                           |rvdffs__parameterized2_2445      |    32|
|870   |                dffs                                                  |rvdff__parameterized2_2446       |    32|
|871   |            b_e2_ff                                                   |rvdffe__parameterized17_2416     |    34|
|872   |              \genblock.dff                                           |rvdffs__parameterized24          |    34|
|873   |                dffs                                                  |rvdff__parameterized29           |    34|
|874   |            ld_rs1_byp_e1_ff                                          |rvdff_fpga__parameterized0_2417  |    33|
|875   |              dffs                                                    |rvdffs_2443                      |    33|
|876   |                dffs                                                  |rvdff_2444                       |    33|
|877   |            ld_rs2_byp_e1_ff                                          |rvdff_fpga__parameterized0_2418  |    33|
|878   |              dffs                                                    |rvdffs_2441                      |    33|
|879   |                dffs                                                  |rvdff_2442                       |    33|
|880   |            low_e1_ff                                                 |rvdff_fpga__parameterized0_2419  |     1|
|881   |              dffs                                                    |rvdffs_2439                      |     1|
|882   |                dffs                                                  |rvdff_2440                       |     1|
|883   |            low_e2_ff                                                 |rvdff_fpga__parameterized0_2420  |     2|
|884   |              dffs                                                    |rvdffs_2437                      |     2|
|885   |                dffs                                                  |rvdff_2438                       |     2|
|886   |            low_e3_ff                                                 |rvdff_fpga__parameterized0_2421  |     2|
|887   |              dffs                                                    |rvdffs_2435                      |     2|
|888   |                dffs                                                  |rvdff_2436                       |     2|
|889   |            prod_e3_ff                                                |rvdffe__parameterized5_2422      |    97|
|890   |              \genblock.dff                                           |rvdffs__parameterized10_2433     |    97|
|891   |                dffs                                                  |rvdff__parameterized12_2434      |    97|
|892   |            rs1_sign_e1_ff                                            |rvdff_fpga__parameterized0_2423  |     1|
|893   |              dffs                                                    |rvdffs_2431                      |     1|
|894   |                dffs                                                  |rvdff_2432                       |     1|
|895   |            rs2_sign_e1_ff                                            |rvdff_fpga__parameterized0_2424  |     1|
|896   |              dffs                                                    |rvdffs_2429                      |     1|
|897   |                dffs                                                  |rvdff_2430                       |     1|
|898   |            valid_e1_ff                                               |rvdffs_2425                      |     1|
|899   |              dffs                                                    |rvdff_2428                       |     1|
|900   |            valid_e2_ff                                               |rvdffs_2426                      |    60|
|901   |              dffs                                                    |rvdff_2427                       |    60|
|902   |          npc_any_ff                                                  |rvdffe__parameterized1_2403      |    31|
|903   |            \genblock.dff                                             |rvdffs__parameterized6_2411      |    31|
|904   |              dffs                                                    |rvdff__parameterized6_2412       |    31|
|905   |          pred_correct_upper_e2_ff                                    |rvdffs__parameterized4_2404      |     2|
|906   |            dffs                                                      |rvdff__parameterized4_2410       |     2|
|907   |          pred_correct_upper_e3_ff                                    |rvdffs__parameterized4_2405      |     2|
|908   |            dffs                                                      |rvdff__parameterized4_2409       |     2|
|909   |          pred_correct_upper_e4_ff                                    |rvdff__parameterized4_2406       |     2|
|910   |          predict_mp_ff                                               |rvdffe__parameterized18_2407     |   109|
|911   |            \genblock.dff                                             |rvdffs__parameterized25          |   109|
|912   |              dffs                                                    |rvdff__parameterized30           |   109|
|913   |          sec_decode_e4_ff                                            |rvdff__parameterized4_2408       |     2|
|914   |        ifu                                                           |ifu                              |  7856|
|915   |          aln                                                         |ifu_aln_ctl                      |  3175|
|916   |            brdata0ff                                                 |rvdffe__parameterized5_2327      |    50|
|917   |              \genblock.dff                                           |rvdffs__parameterized10_2375     |    50|
|918   |                dffs                                                  |rvdff__parameterized12_2376      |    50|
|919   |            brdata1ff                                                 |rvdffe__parameterized5_2328      |    50|
|920   |              \genblock.dff                                           |rvdffs__parameterized10_2373     |    50|
|921   |                dffs                                                  |rvdff__parameterized12_2374      |    50|
|922   |            brdata2ff                                                 |rvdffe__parameterized5_2329      |    50|
|923   |              \genblock.dff                                           |rvdffs__parameterized10_2371     |    50|
|924   |                dffs                                                  |rvdff__parameterized12_2372      |    50|
|925   |            f0pcff                                                    |rvdffe__parameterized1_2330      |   137|
|926   |              \genblock.dff                                           |rvdffs__parameterized6_2369      |   137|
|927   |                dffs                                                  |rvdff__parameterized6_2370       |   137|
|928   |            f0valff                                                   |rvdff__parameterized13_2331      |   754|
|929   |            f1pcff                                                    |rvdffe__parameterized1_2332      |   126|
|930   |              \genblock.dff                                           |rvdffs__parameterized6_2367      |   126|
|931   |                dffs                                                  |rvdff__parameterized6_2368       |   126|
|932   |            f1valff                                                   |rvdff__parameterized13_2333      |    17|
|933   |            f2pcff                                                    |rvdffe__parameterized1_2334      |    31|
|934   |              \genblock.dff                                           |rvdffs__parameterized6_2365      |    31|
|935   |                dffs                                                  |rvdff__parameterized6_2366       |    31|
|936   |            f2valff                                                   |rvdff__parameterized13_2335      |     8|
|937   |            illegal_any_ff                                            |rvdffe__parameterized0_2336      |    16|
|938   |              \genblock.dff                                           |rvdffs__parameterized5_2363      |    16|
|939   |                dffs                                                  |rvdff__parameterized5_2364       |    16|
|940   |            illegal_lockout_any_ff                                    |rvdff_2337                       |     1|
|941   |            misc0ff                                                   |rvdffe__parameterized4           |    50|
|942   |              \genblock.dff                                           |rvdffs__parameterized9_2361      |    50|
|943   |                dffs                                                  |rvdff__parameterized11_2362      |    50|
|944   |            misc1ff                                                   |rvdffe__parameterized4_2338      |    50|
|945   |              \genblock.dff                                           |rvdffs__parameterized9_2359      |    50|
|946   |                dffs                                                  |rvdff__parameterized11_2360      |    50|
|947   |            misc2ff                                                   |rvdffe__parameterized4_2339      |    50|
|948   |              \genblock.dff                                           |rvdffs__parameterized9           |    50|
|949   |                dffs                                                  |rvdff__parameterized11           |    50|
|950   |            q0ff                                                      |rvdffe__parameterized7           |   128|
|951   |              \genblock.dff                                           |rvdffs__parameterized12_2357     |   128|
|952   |                dffs                                                  |rvdff__parameterized14_2358      |   128|
|953   |            q0offsetff                                                |rvdff__parameterized1_2340       |     4|
|954   |            q0parityff                                                |rvdffe__parameterized6           |     8|
|955   |              \genblock.dff                                           |rvdffs__parameterized11_2355     |     8|
|956   |                dffs                                                  |rvdff__parameterized13_2356      |     8|
|957   |            q1ff                                                      |rvdffe__parameterized7_2341      |   128|
|958   |              \genblock.dff                                           |rvdffs__parameterized12_2353     |   128|
|959   |                dffs                                                  |rvdff__parameterized14_2354      |   128|
|960   |            q1offsetff                                                |rvdff__parameterized1_2342       |     4|
|961   |            q1parityff                                                |rvdffe__parameterized6_2343      |     8|
|962   |              \genblock.dff                                           |rvdffs__parameterized11_2351     |     8|
|963   |                dffs                                                  |rvdff__parameterized13_2352      |     8|
|964   |            q2ff                                                      |rvdffe__parameterized7_2344      |   128|
|965   |              \genblock.dff                                           |rvdffs__parameterized12          |   128|
|966   |                dffs                                                  |rvdff__parameterized14           |   128|
|967   |            q2offsetff                                                |rvdff__parameterized1_2345       |     4|
|968   |            q2parityff                                                |rvdffe__parameterized6_2346      |     8|
|969   |              \genblock.dff                                           |rvdffs__parameterized11_2349     |     8|
|970   |                dffs                                                  |rvdff__parameterized13_2350      |     8|
|971   |            rdpff                                                     |rvdff__parameterized4_2347       |  1358|
|972   |            wrpff                                                     |rvdff__parameterized4_2348       |     7|
|973   |          bp                                                          |ifu_bp_ctl                       |  2537|
|974   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga                      |     2|
|975   |              dffs                                                    |rvdffs__parameterized4_2325      |     2|
|976   |                dffs                                                  |rvdff__parameterized4_2326       |     2|
|977   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1807                 |     2|
|978   |              dffs                                                    |rvdffs__parameterized4_2323      |     2|
|979   |                dffs                                                  |rvdff__parameterized4_2324       |     2|
|980   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1808                 |     2|
|981   |              dffs                                                    |rvdffs__parameterized4_2321      |     2|
|982   |                dffs                                                  |rvdff__parameterized4_2322       |     2|
|983   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1809                 |     2|
|984   |              dffs                                                    |rvdffs__parameterized4_2319      |     2|
|985   |                dffs                                                  |rvdff__parameterized4_2320       |     2|
|986   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1810                 |     2|
|987   |              dffs                                                    |rvdffs__parameterized4_2317      |     2|
|988   |                dffs                                                  |rvdff__parameterized4_2318       |     2|
|989   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1811                 |     2|
|990   |              dffs                                                    |rvdffs__parameterized4_2315      |     2|
|991   |                dffs                                                  |rvdff__parameterized4_2316       |     2|
|992   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1812                 |     2|
|993   |              dffs                                                    |rvdffs__parameterized4_2313      |     2|
|994   |                dffs                                                  |rvdff__parameterized4_2314       |     2|
|995   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1813                 |     2|
|996   |              dffs                                                    |rvdffs__parameterized4_2311      |     2|
|997   |                dffs                                                  |rvdff__parameterized4_2312       |     2|
|998   |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1814                 |     2|
|999   |              dffs                                                    |rvdffs__parameterized4_2309      |     2|
|1000  |                dffs                                                  |rvdff__parameterized4_2310       |     2|
|1001  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1815                 |     2|
|1002  |              dffs                                                    |rvdffs__parameterized4_2307      |     2|
|1003  |                dffs                                                  |rvdff__parameterized4_2308       |     2|
|1004  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1816                 |     2|
|1005  |              dffs                                                    |rvdffs__parameterized4_2305      |     2|
|1006  |                dffs                                                  |rvdff__parameterized4_2306       |     2|
|1007  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1817                 |     2|
|1008  |              dffs                                                    |rvdffs__parameterized4_2303      |     2|
|1009  |                dffs                                                  |rvdff__parameterized4_2304       |     2|
|1010  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1818                 |     2|
|1011  |              dffs                                                    |rvdffs__parameterized4_2301      |     2|
|1012  |                dffs                                                  |rvdff__parameterized4_2302       |     2|
|1013  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1819                 |     2|
|1014  |              dffs                                                    |rvdffs__parameterized4_2299      |     2|
|1015  |                dffs                                                  |rvdff__parameterized4_2300       |     2|
|1016  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1820                 |     2|
|1017  |              dffs                                                    |rvdffs__parameterized4_2297      |     2|
|1018  |                dffs                                                  |rvdff__parameterized4_2298       |     2|
|1019  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1821                 |     2|
|1020  |              dffs                                                    |rvdffs__parameterized4_2295      |     2|
|1021  |                dffs                                                  |rvdff__parameterized4_2296       |     2|
|1022  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1822                 |     2|
|1023  |              dffs                                                    |rvdffs__parameterized4_2293      |     2|
|1024  |                dffs                                                  |rvdff__parameterized4_2294       |     2|
|1025  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1823                 |     2|
|1026  |              dffs                                                    |rvdffs__parameterized4_2291      |     2|
|1027  |                dffs                                                  |rvdff__parameterized4_2292       |     2|
|1028  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1824                 |     2|
|1029  |              dffs                                                    |rvdffs__parameterized4_2289      |     2|
|1030  |                dffs                                                  |rvdff__parameterized4_2290       |     2|
|1031  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1825                 |     2|
|1032  |              dffs                                                    |rvdffs__parameterized4_2287      |     2|
|1033  |                dffs                                                  |rvdff__parameterized4_2288       |     2|
|1034  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1826                 |     2|
|1035  |              dffs                                                    |rvdffs__parameterized4_2285      |     2|
|1036  |                dffs                                                  |rvdff__parameterized4_2286       |     2|
|1037  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1827                 |     2|
|1038  |              dffs                                                    |rvdffs__parameterized4_2283      |     2|
|1039  |                dffs                                                  |rvdff__parameterized4_2284       |     2|
|1040  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1828                 |     2|
|1041  |              dffs                                                    |rvdffs__parameterized4_2281      |     2|
|1042  |                dffs                                                  |rvdff__parameterized4_2282       |     2|
|1043  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1829                 |     2|
|1044  |              dffs                                                    |rvdffs__parameterized4_2279      |     2|
|1045  |                dffs                                                  |rvdff__parameterized4_2280       |     2|
|1046  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1830                 |     2|
|1047  |              dffs                                                    |rvdffs__parameterized4_2277      |     2|
|1048  |                dffs                                                  |rvdff__parameterized4_2278       |     2|
|1049  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1831                 |     2|
|1050  |              dffs                                                    |rvdffs__parameterized4_2275      |     2|
|1051  |                dffs                                                  |rvdff__parameterized4_2276       |     2|
|1052  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1832                 |     2|
|1053  |              dffs                                                    |rvdffs__parameterized4_2273      |     2|
|1054  |                dffs                                                  |rvdff__parameterized4_2274       |     2|
|1055  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1833                 |     2|
|1056  |              dffs                                                    |rvdffs__parameterized4_2271      |     2|
|1057  |                dffs                                                  |rvdff__parameterized4_2272       |     2|
|1058  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1834                 |     2|
|1059  |              dffs                                                    |rvdffs__parameterized4_2269      |     2|
|1060  |                dffs                                                  |rvdff__parameterized4_2270       |     2|
|1061  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1835                 |     2|
|1062  |              dffs                                                    |rvdffs__parameterized4_2267      |     2|
|1063  |                dffs                                                  |rvdff__parameterized4_2268       |     2|
|1064  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1836                 |     2|
|1065  |              dffs                                                    |rvdffs__parameterized4_2265      |     2|
|1066  |                dffs                                                  |rvdff__parameterized4_2266       |     2|
|1067  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1837                 |     2|
|1068  |              dffs                                                    |rvdffs__parameterized4_2263      |     2|
|1069  |                dffs                                                  |rvdff__parameterized4_2264       |     2|
|1070  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1838                 |     2|
|1071  |              dffs                                                    |rvdffs__parameterized4_2261      |     2|
|1072  |                dffs                                                  |rvdff__parameterized4_2262       |     2|
|1073  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1839                 |     2|
|1074  |              dffs                                                    |rvdffs__parameterized4_2259      |     2|
|1075  |                dffs                                                  |rvdff__parameterized4_2260       |     2|
|1076  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1840                 |     2|
|1077  |              dffs                                                    |rvdffs__parameterized4_2257      |     2|
|1078  |                dffs                                                  |rvdff__parameterized4_2258       |     2|
|1079  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1841                 |     2|
|1080  |              dffs                                                    |rvdffs__parameterized4_2255      |     2|
|1081  |                dffs                                                  |rvdff__parameterized4_2256       |     2|
|1082  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1842                 |     2|
|1083  |              dffs                                                    |rvdffs__parameterized4_2253      |     2|
|1084  |                dffs                                                  |rvdff__parameterized4_2254       |     2|
|1085  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1843                 |     2|
|1086  |              dffs                                                    |rvdffs__parameterized4_2251      |     2|
|1087  |                dffs                                                  |rvdff__parameterized4_2252       |     2|
|1088  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1844                 |     2|
|1089  |              dffs                                                    |rvdffs__parameterized4_2249      |     2|
|1090  |                dffs                                                  |rvdff__parameterized4_2250       |     2|
|1091  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1845                 |     2|
|1092  |              dffs                                                    |rvdffs__parameterized4_2247      |     2|
|1093  |                dffs                                                  |rvdff__parameterized4_2248       |     2|
|1094  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1846                 |     2|
|1095  |              dffs                                                    |rvdffs__parameterized4_2245      |     2|
|1096  |                dffs                                                  |rvdff__parameterized4_2246       |     2|
|1097  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1847                 |     2|
|1098  |              dffs                                                    |rvdffs__parameterized4_2243      |     2|
|1099  |                dffs                                                  |rvdff__parameterized4_2244       |     2|
|1100  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1848                 |     2|
|1101  |              dffs                                                    |rvdffs__parameterized4_2241      |     2|
|1102  |                dffs                                                  |rvdff__parameterized4_2242       |     2|
|1103  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1849                 |     2|
|1104  |              dffs                                                    |rvdffs__parameterized4_2239      |     2|
|1105  |                dffs                                                  |rvdff__parameterized4_2240       |     2|
|1106  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1850                 |     2|
|1107  |              dffs                                                    |rvdffs__parameterized4_2237      |     2|
|1108  |                dffs                                                  |rvdff__parameterized4_2238       |     2|
|1109  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1851                 |     2|
|1110  |              dffs                                                    |rvdffs__parameterized4_2235      |     2|
|1111  |                dffs                                                  |rvdff__parameterized4_2236       |     2|
|1112  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1852                 |     2|
|1113  |              dffs                                                    |rvdffs__parameterized4_2233      |     2|
|1114  |                dffs                                                  |rvdff__parameterized4_2234       |     2|
|1115  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1853                 |     2|
|1116  |              dffs                                                    |rvdffs__parameterized4_2231      |     2|
|1117  |                dffs                                                  |rvdff__parameterized4_2232       |     2|
|1118  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1854                 |     2|
|1119  |              dffs                                                    |rvdffs__parameterized4_2229      |     2|
|1120  |                dffs                                                  |rvdff__parameterized4_2230       |     2|
|1121  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1855                 |     2|
|1122  |              dffs                                                    |rvdffs__parameterized4_2227      |     2|
|1123  |                dffs                                                  |rvdff__parameterized4_2228       |     2|
|1124  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1856                 |     2|
|1125  |              dffs                                                    |rvdffs__parameterized4_2225      |     2|
|1126  |                dffs                                                  |rvdff__parameterized4_2226       |     2|
|1127  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1857                 |     2|
|1128  |              dffs                                                    |rvdffs__parameterized4_2223      |     2|
|1129  |                dffs                                                  |rvdff__parameterized4_2224       |     2|
|1130  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1858                 |     2|
|1131  |              dffs                                                    |rvdffs__parameterized4_2221      |     2|
|1132  |                dffs                                                  |rvdff__parameterized4_2222       |     2|
|1133  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1859                 |     2|
|1134  |              dffs                                                    |rvdffs__parameterized4_2219      |     2|
|1135  |                dffs                                                  |rvdff__parameterized4_2220       |     2|
|1136  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1860                 |     2|
|1137  |              dffs                                                    |rvdffs__parameterized4_2217      |     2|
|1138  |                dffs                                                  |rvdff__parameterized4_2218       |     2|
|1139  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1861                 |     2|
|1140  |              dffs                                                    |rvdffs__parameterized4_2215      |     2|
|1141  |                dffs                                                  |rvdff__parameterized4_2216       |     2|
|1142  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1862                 |     2|
|1143  |              dffs                                                    |rvdffs__parameterized4_2213      |     2|
|1144  |                dffs                                                  |rvdff__parameterized4_2214       |     2|
|1145  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1863                 |     2|
|1146  |              dffs                                                    |rvdffs__parameterized4_2211      |     2|
|1147  |                dffs                                                  |rvdff__parameterized4_2212       |     2|
|1148  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1864                 |     2|
|1149  |              dffs                                                    |rvdffs__parameterized4_2209      |     2|
|1150  |                dffs                                                  |rvdff__parameterized4_2210       |     2|
|1151  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1865                 |     2|
|1152  |              dffs                                                    |rvdffs__parameterized4_2207      |     2|
|1153  |                dffs                                                  |rvdff__parameterized4_2208       |     2|
|1154  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1866                 |     2|
|1155  |              dffs                                                    |rvdffs__parameterized4_2205      |     2|
|1156  |                dffs                                                  |rvdff__parameterized4_2206       |     2|
|1157  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1867                 |     2|
|1158  |              dffs                                                    |rvdffs__parameterized4_2203      |     2|
|1159  |                dffs                                                  |rvdff__parameterized4_2204       |     2|
|1160  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1868                 |     2|
|1161  |              dffs                                                    |rvdffs__parameterized4_2201      |     2|
|1162  |                dffs                                                  |rvdff__parameterized4_2202       |     2|
|1163  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1869                 |     2|
|1164  |              dffs                                                    |rvdffs__parameterized4_2199      |     2|
|1165  |                dffs                                                  |rvdff__parameterized4_2200       |     2|
|1166  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1870                 |     2|
|1167  |              dffs                                                    |rvdffs__parameterized4_2197      |     2|
|1168  |                dffs                                                  |rvdff__parameterized4_2198       |     2|
|1169  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1871                 |     2|
|1170  |              dffs                                                    |rvdffs__parameterized4_2195      |     2|
|1171  |                dffs                                                  |rvdff__parameterized4_2196       |     2|
|1172  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1872                 |     2|
|1173  |              dffs                                                    |rvdffs__parameterized4_2193      |     2|
|1174  |                dffs                                                  |rvdff__parameterized4_2194       |     2|
|1175  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1873                 |     2|
|1176  |              dffs                                                    |rvdffs__parameterized4_2191      |     2|
|1177  |                dffs                                                  |rvdff__parameterized4_2192       |     2|
|1178  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1874                 |     2|
|1179  |              dffs                                                    |rvdffs__parameterized4_2189      |     2|
|1180  |                dffs                                                  |rvdff__parameterized4_2190       |     2|
|1181  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1875                 |     2|
|1182  |              dffs                                                    |rvdffs__parameterized4_2187      |     2|
|1183  |                dffs                                                  |rvdff__parameterized4_2188       |     2|
|1184  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1876                 |     2|
|1185  |              dffs                                                    |rvdffs__parameterized4_2185      |     2|
|1186  |                dffs                                                  |rvdff__parameterized4_2186       |     2|
|1187  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1877                 |     2|
|1188  |              dffs                                                    |rvdffs__parameterized4_2183      |     2|
|1189  |                dffs                                                  |rvdff__parameterized4_2184       |     2|
|1190  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1878                 |     2|
|1191  |              dffs                                                    |rvdffs__parameterized4_2181      |     2|
|1192  |                dffs                                                  |rvdff__parameterized4_2182       |     2|
|1193  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1879                 |     2|
|1194  |              dffs                                                    |rvdffs__parameterized4_2179      |     2|
|1195  |                dffs                                                  |rvdff__parameterized4_2180       |     2|
|1196  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1880                 |     2|
|1197  |              dffs                                                    |rvdffs__parameterized4_2177      |     2|
|1198  |                dffs                                                  |rvdff__parameterized4_2178       |     2|
|1199  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1881                 |     2|
|1200  |              dffs                                                    |rvdffs__parameterized4_2175      |     2|
|1201  |                dffs                                                  |rvdff__parameterized4_2176       |     2|
|1202  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1882                 |     2|
|1203  |              dffs                                                    |rvdffs__parameterized4_2173      |     2|
|1204  |                dffs                                                  |rvdff__parameterized4_2174       |     2|
|1205  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1883                 |     2|
|1206  |              dffs                                                    |rvdffs__parameterized4_2171      |     2|
|1207  |                dffs                                                  |rvdff__parameterized4_2172       |     2|
|1208  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1884                 |     2|
|1209  |              dffs                                                    |rvdffs__parameterized4_2169      |     2|
|1210  |                dffs                                                  |rvdff__parameterized4_2170       |     2|
|1211  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1885                 |     2|
|1212  |              dffs                                                    |rvdffs__parameterized4_2167      |     2|
|1213  |                dffs                                                  |rvdff__parameterized4_2168       |     2|
|1214  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1886                 |     2|
|1215  |              dffs                                                    |rvdffs__parameterized4_2165      |     2|
|1216  |                dffs                                                  |rvdff__parameterized4_2166       |     2|
|1217  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1887                 |     2|
|1218  |              dffs                                                    |rvdffs__parameterized4_2163      |     2|
|1219  |                dffs                                                  |rvdff__parameterized4_2164       |     2|
|1220  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1888                 |     2|
|1221  |              dffs                                                    |rvdffs__parameterized4_2161      |     2|
|1222  |                dffs                                                  |rvdff__parameterized4_2162       |     2|
|1223  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1889                 |     2|
|1224  |              dffs                                                    |rvdffs__parameterized4_2159      |     2|
|1225  |                dffs                                                  |rvdff__parameterized4_2160       |     2|
|1226  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1890                 |     2|
|1227  |              dffs                                                    |rvdffs__parameterized4_2157      |     2|
|1228  |                dffs                                                  |rvdff__parameterized4_2158       |     2|
|1229  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1891                 |     2|
|1230  |              dffs                                                    |rvdffs__parameterized4_2155      |     2|
|1231  |                dffs                                                  |rvdff__parameterized4_2156       |     2|
|1232  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1892                 |     2|
|1233  |              dffs                                                    |rvdffs__parameterized4_2153      |     2|
|1234  |                dffs                                                  |rvdff__parameterized4_2154       |     2|
|1235  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1893                 |     2|
|1236  |              dffs                                                    |rvdffs__parameterized4_2151      |     2|
|1237  |                dffs                                                  |rvdff__parameterized4_2152       |     2|
|1238  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1894                 |     2|
|1239  |              dffs                                                    |rvdffs__parameterized4_2149      |     2|
|1240  |                dffs                                                  |rvdff__parameterized4_2150       |     2|
|1241  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1895                 |     2|
|1242  |              dffs                                                    |rvdffs__parameterized4_2147      |     2|
|1243  |                dffs                                                  |rvdff__parameterized4_2148       |     2|
|1244  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1896                 |     2|
|1245  |              dffs                                                    |rvdffs__parameterized4_2145      |     2|
|1246  |                dffs                                                  |rvdff__parameterized4_2146       |     2|
|1247  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1897                 |     2|
|1248  |              dffs                                                    |rvdffs__parameterized4_2143      |     2|
|1249  |                dffs                                                  |rvdff__parameterized4_2144       |     2|
|1250  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1898                 |     2|
|1251  |              dffs                                                    |rvdffs__parameterized4_2141      |     2|
|1252  |                dffs                                                  |rvdff__parameterized4_2142       |     2|
|1253  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1899                 |     2|
|1254  |              dffs                                                    |rvdffs__parameterized4_2139      |     2|
|1255  |                dffs                                                  |rvdff__parameterized4_2140       |     2|
|1256  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1900                 |     2|
|1257  |              dffs                                                    |rvdffs__parameterized4_2137      |     2|
|1258  |                dffs                                                  |rvdff__parameterized4_2138       |     2|
|1259  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1901                 |     2|
|1260  |              dffs                                                    |rvdffs__parameterized4_2135      |     2|
|1261  |                dffs                                                  |rvdff__parameterized4_2136       |     2|
|1262  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1902                 |     2|
|1263  |              dffs                                                    |rvdffs__parameterized4_2133      |     2|
|1264  |                dffs                                                  |rvdff__parameterized4_2134       |     2|
|1265  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1903                 |     2|
|1266  |              dffs                                                    |rvdffs__parameterized4_2131      |     2|
|1267  |                dffs                                                  |rvdff__parameterized4_2132       |     2|
|1268  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1904                 |     2|
|1269  |              dffs                                                    |rvdffs__parameterized4_2129      |     2|
|1270  |                dffs                                                  |rvdff__parameterized4_2130       |     2|
|1271  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1905                 |     2|
|1272  |              dffs                                                    |rvdffs__parameterized4_2127      |     2|
|1273  |                dffs                                                  |rvdff__parameterized4_2128       |     2|
|1274  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1906                 |     2|
|1275  |              dffs                                                    |rvdffs__parameterized4_2125      |     2|
|1276  |                dffs                                                  |rvdff__parameterized4_2126       |     2|
|1277  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1907                 |     2|
|1278  |              dffs                                                    |rvdffs__parameterized4_2123      |     2|
|1279  |                dffs                                                  |rvdff__parameterized4_2124       |     2|
|1280  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1908                 |     2|
|1281  |              dffs                                                    |rvdffs__parameterized4_2121      |     2|
|1282  |                dffs                                                  |rvdff__parameterized4_2122       |     2|
|1283  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1909                 |     2|
|1284  |              dffs                                                    |rvdffs__parameterized4_2119      |     2|
|1285  |                dffs                                                  |rvdff__parameterized4_2120       |     2|
|1286  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1910                 |     2|
|1287  |              dffs                                                    |rvdffs__parameterized4_2117      |     2|
|1288  |                dffs                                                  |rvdff__parameterized4_2118       |     2|
|1289  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1911                 |     2|
|1290  |              dffs                                                    |rvdffs__parameterized4_2115      |     2|
|1291  |                dffs                                                  |rvdff__parameterized4_2116       |     2|
|1292  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1912                 |     2|
|1293  |              dffs                                                    |rvdffs__parameterized4_2113      |     2|
|1294  |                dffs                                                  |rvdff__parameterized4_2114       |     2|
|1295  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1913                 |     2|
|1296  |              dffs                                                    |rvdffs__parameterized4_2111      |     2|
|1297  |                dffs                                                  |rvdff__parameterized4_2112       |     2|
|1298  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1914                 |     2|
|1299  |              dffs                                                    |rvdffs__parameterized4_2109      |     2|
|1300  |                dffs                                                  |rvdff__parameterized4_2110       |     2|
|1301  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1915                 |     2|
|1302  |              dffs                                                    |rvdffs__parameterized4_2107      |     2|
|1303  |                dffs                                                  |rvdff__parameterized4_2108       |     2|
|1304  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1916                 |     2|
|1305  |              dffs                                                    |rvdffs__parameterized4_2105      |     2|
|1306  |                dffs                                                  |rvdff__parameterized4_2106       |     2|
|1307  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1917                 |     2|
|1308  |              dffs                                                    |rvdffs__parameterized4_2103      |     2|
|1309  |                dffs                                                  |rvdff__parameterized4_2104       |     2|
|1310  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank          |rvdffs_fpga_1918                 |     2|
|1311  |              dffs                                                    |rvdffs__parameterized4_2101      |     2|
|1312  |                dffs                                                  |rvdff__parameterized4_2102       |     2|
|1313  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank         |rvdffs_fpga_1919                 |     2|
|1314  |              dffs                                                    |rvdffs__parameterized4_2099      |     2|
|1315  |                dffs                                                  |rvdff__parameterized4_2100       |     2|
|1316  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank         |rvdffs_fpga_1920                 |     2|
|1317  |              dffs                                                    |rvdffs__parameterized4_2097      |     2|
|1318  |                dffs                                                  |rvdff__parameterized4_2098       |     2|
|1319  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank         |rvdffs_fpga_1921                 |     2|
|1320  |              dffs                                                    |rvdffs__parameterized4_2095      |     2|
|1321  |                dffs                                                  |rvdff__parameterized4_2096       |     2|
|1322  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank         |rvdffs_fpga_1922                 |     2|
|1323  |              dffs                                                    |rvdffs__parameterized4_2093      |     2|
|1324  |                dffs                                                  |rvdff__parameterized4_2094       |     2|
|1325  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank         |rvdffs_fpga_1923                 |     2|
|1326  |              dffs                                                    |rvdffs__parameterized4_2091      |     2|
|1327  |                dffs                                                  |rvdff__parameterized4_2092       |     2|
|1328  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank         |rvdffs_fpga_1924                 |     2|
|1329  |              dffs                                                    |rvdffs__parameterized4_2089      |     2|
|1330  |                dffs                                                  |rvdff__parameterized4_2090       |     2|
|1331  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank          |rvdffs_fpga_1925                 |     2|
|1332  |              dffs                                                    |rvdffs__parameterized4_2087      |     2|
|1333  |                dffs                                                  |rvdff__parameterized4_2088       |     2|
|1334  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank          |rvdffs_fpga_1926                 |     2|
|1335  |              dffs                                                    |rvdffs__parameterized4_2085      |     2|
|1336  |                dffs                                                  |rvdff__parameterized4_2086       |     2|
|1337  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank          |rvdffs_fpga_1927                 |     2|
|1338  |              dffs                                                    |rvdffs__parameterized4_2083      |     2|
|1339  |                dffs                                                  |rvdff__parameterized4_2084       |     2|
|1340  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank          |rvdffs_fpga_1928                 |     2|
|1341  |              dffs                                                    |rvdffs__parameterized4_2081      |     2|
|1342  |                dffs                                                  |rvdff__parameterized4_2082       |     2|
|1343  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank          |rvdffs_fpga_1929                 |     2|
|1344  |              dffs                                                    |rvdffs__parameterized4_2079      |     2|
|1345  |                dffs                                                  |rvdff__parameterized4_2080       |     2|
|1346  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank          |rvdffs_fpga_1930                 |     2|
|1347  |              dffs                                                    |rvdffs__parameterized4_2077      |     2|
|1348  |                dffs                                                  |rvdff__parameterized4_2078       |     2|
|1349  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank          |rvdffs_fpga_1931                 |     2|
|1350  |              dffs                                                    |rvdffs__parameterized4_2075      |     2|
|1351  |                dffs                                                  |rvdff__parameterized4_2076       |     2|
|1352  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank          |rvdffs_fpga_1932                 |     2|
|1353  |              dffs                                                    |rvdffs__parameterized4_2073      |     2|
|1354  |                dffs                                                  |rvdff__parameterized4_2074       |     2|
|1355  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank          |rvdffs_fpga_1933                 |     2|
|1356  |              dffs                                                    |rvdffs__parameterized4_2071      |     2|
|1357  |                dffs                                                  |rvdff__parameterized4_2072       |     2|
|1358  |            \BTB_FLOPS[0].btb_bank0_way0                              |rvdffe__parameterized2           |    26|
|1359  |              \genblock.dff                                           |rvdffs__parameterized7_2069      |    26|
|1360  |                dffs                                                  |rvdff__parameterized7_2070       |    26|
|1361  |            \BTB_FLOPS[0].btb_bank0_way1                              |rvdffe__parameterized2_1934      |    26|
|1362  |              \genblock.dff                                           |rvdffs__parameterized7_2067      |    26|
|1363  |                dffs                                                  |rvdff__parameterized7_2068       |    26|
|1364  |            \BTB_FLOPS[0].btb_bank1_way0                              |rvdffe__parameterized2_1935      |    26|
|1365  |              \genblock.dff                                           |rvdffs__parameterized7_2065      |    26|
|1366  |                dffs                                                  |rvdff__parameterized7_2066       |    26|
|1367  |            \BTB_FLOPS[0].btb_bank1_way1                              |rvdffe__parameterized2_1936      |    26|
|1368  |              \genblock.dff                                           |rvdffs__parameterized7_2063      |    26|
|1369  |                dffs                                                  |rvdff__parameterized7_2064       |    26|
|1370  |            \BTB_FLOPS[0].btb_bank2_way0                              |rvdffe__parameterized2_1937      |    26|
|1371  |              \genblock.dff                                           |rvdffs__parameterized7_2061      |    26|
|1372  |                dffs                                                  |rvdff__parameterized7_2062       |    26|
|1373  |            \BTB_FLOPS[0].btb_bank2_way1                              |rvdffe__parameterized2_1938      |    26|
|1374  |              \genblock.dff                                           |rvdffs__parameterized7_2059      |    26|
|1375  |                dffs                                                  |rvdff__parameterized7_2060       |    26|
|1376  |            \BTB_FLOPS[0].btb_bank3_way0                              |rvdffe__parameterized2_1939      |    26|
|1377  |              \genblock.dff                                           |rvdffs__parameterized7_2057      |    26|
|1378  |                dffs                                                  |rvdff__parameterized7_2058       |    26|
|1379  |            \BTB_FLOPS[0].btb_bank3_way1                              |rvdffe__parameterized2_1940      |    26|
|1380  |              \genblock.dff                                           |rvdffs__parameterized7_2055      |    26|
|1381  |                dffs                                                  |rvdff__parameterized7_2056       |    26|
|1382  |            \BTB_FLOPS[1].btb_bank0_way0                              |rvdffe__parameterized2_1941      |    26|
|1383  |              \genblock.dff                                           |rvdffs__parameterized7_2053      |    26|
|1384  |                dffs                                                  |rvdff__parameterized7_2054       |    26|
|1385  |            \BTB_FLOPS[1].btb_bank0_way1                              |rvdffe__parameterized2_1942      |    26|
|1386  |              \genblock.dff                                           |rvdffs__parameterized7_2051      |    26|
|1387  |                dffs                                                  |rvdff__parameterized7_2052       |    26|
|1388  |            \BTB_FLOPS[1].btb_bank1_way0                              |rvdffe__parameterized2_1943      |    26|
|1389  |              \genblock.dff                                           |rvdffs__parameterized7_2049      |    26|
|1390  |                dffs                                                  |rvdff__parameterized7_2050       |    26|
|1391  |            \BTB_FLOPS[1].btb_bank1_way1                              |rvdffe__parameterized2_1944      |    26|
|1392  |              \genblock.dff                                           |rvdffs__parameterized7_2047      |    26|
|1393  |                dffs                                                  |rvdff__parameterized7_2048       |    26|
|1394  |            \BTB_FLOPS[1].btb_bank2_way0                              |rvdffe__parameterized2_1945      |    26|
|1395  |              \genblock.dff                                           |rvdffs__parameterized7_2045      |    26|
|1396  |                dffs                                                  |rvdff__parameterized7_2046       |    26|
|1397  |            \BTB_FLOPS[1].btb_bank2_way1                              |rvdffe__parameterized2_1946      |    26|
|1398  |              \genblock.dff                                           |rvdffs__parameterized7_2043      |    26|
|1399  |                dffs                                                  |rvdff__parameterized7_2044       |    26|
|1400  |            \BTB_FLOPS[1].btb_bank3_way0                              |rvdffe__parameterized2_1947      |    26|
|1401  |              \genblock.dff                                           |rvdffs__parameterized7_2041      |    26|
|1402  |                dffs                                                  |rvdff__parameterized7_2042       |    26|
|1403  |            \BTB_FLOPS[1].btb_bank3_way1                              |rvdffe__parameterized2_1948      |    26|
|1404  |              \genblock.dff                                           |rvdffs__parameterized7_2039      |    26|
|1405  |                dffs                                                  |rvdff__parameterized7_2040       |    26|
|1406  |            \BTB_FLOPS[2].btb_bank0_way0                              |rvdffe__parameterized2_1949      |    26|
|1407  |              \genblock.dff                                           |rvdffs__parameterized7_2037      |    26|
|1408  |                dffs                                                  |rvdff__parameterized7_2038       |    26|
|1409  |            \BTB_FLOPS[2].btb_bank0_way1                              |rvdffe__parameterized2_1950      |    26|
|1410  |              \genblock.dff                                           |rvdffs__parameterized7_2035      |    26|
|1411  |                dffs                                                  |rvdff__parameterized7_2036       |    26|
|1412  |            \BTB_FLOPS[2].btb_bank1_way0                              |rvdffe__parameterized2_1951      |    26|
|1413  |              \genblock.dff                                           |rvdffs__parameterized7_2033      |    26|
|1414  |                dffs                                                  |rvdff__parameterized7_2034       |    26|
|1415  |            \BTB_FLOPS[2].btb_bank1_way1                              |rvdffe__parameterized2_1952      |    26|
|1416  |              \genblock.dff                                           |rvdffs__parameterized7_2031      |    26|
|1417  |                dffs                                                  |rvdff__parameterized7_2032       |    26|
|1418  |            \BTB_FLOPS[2].btb_bank2_way0                              |rvdffe__parameterized2_1953      |    26|
|1419  |              \genblock.dff                                           |rvdffs__parameterized7_2029      |    26|
|1420  |                dffs                                                  |rvdff__parameterized7_2030       |    26|
|1421  |            \BTB_FLOPS[2].btb_bank2_way1                              |rvdffe__parameterized2_1954      |    26|
|1422  |              \genblock.dff                                           |rvdffs__parameterized7_2027      |    26|
|1423  |                dffs                                                  |rvdff__parameterized7_2028       |    26|
|1424  |            \BTB_FLOPS[2].btb_bank3_way0                              |rvdffe__parameterized2_1955      |    26|
|1425  |              \genblock.dff                                           |rvdffs__parameterized7_2025      |    26|
|1426  |                dffs                                                  |rvdff__parameterized7_2026       |    26|
|1427  |            \BTB_FLOPS[2].btb_bank3_way1                              |rvdffe__parameterized2_1956      |    26|
|1428  |              \genblock.dff                                           |rvdffs__parameterized7_2023      |    26|
|1429  |                dffs                                                  |rvdff__parameterized7_2024       |    26|
|1430  |            \BTB_FLOPS[3].btb_bank0_way0                              |rvdffe__parameterized2_1957      |    52|
|1431  |              \genblock.dff                                           |rvdffs__parameterized7_2021      |    52|
|1432  |                dffs                                                  |rvdff__parameterized7_2022       |    52|
|1433  |            \BTB_FLOPS[3].btb_bank0_way1                              |rvdffe__parameterized2_1958      |    52|
|1434  |              \genblock.dff                                           |rvdffs__parameterized7_2019      |    52|
|1435  |                dffs                                                  |rvdff__parameterized7_2020       |    52|
|1436  |            \BTB_FLOPS[3].btb_bank1_way0                              |rvdffe__parameterized2_1959      |    52|
|1437  |              \genblock.dff                                           |rvdffs__parameterized7_2017      |    52|
|1438  |                dffs                                                  |rvdff__parameterized7_2018       |    52|
|1439  |            \BTB_FLOPS[3].btb_bank1_way1                              |rvdffe__parameterized2_1960      |    52|
|1440  |              \genblock.dff                                           |rvdffs__parameterized7_2015      |    52|
|1441  |                dffs                                                  |rvdff__parameterized7_2016       |    52|
|1442  |            \BTB_FLOPS[3].btb_bank2_way0                              |rvdffe__parameterized2_1961      |    52|
|1443  |              \genblock.dff                                           |rvdffs__parameterized7_2013      |    52|
|1444  |                dffs                                                  |rvdff__parameterized7_2014       |    52|
|1445  |            \BTB_FLOPS[3].btb_bank2_way1                              |rvdffe__parameterized2_1962      |    52|
|1446  |              \genblock.dff                                           |rvdffs__parameterized7_2011      |    52|
|1447  |                dffs                                                  |rvdff__parameterized7_2012       |    52|
|1448  |            \BTB_FLOPS[3].btb_bank3_way0                              |rvdffe__parameterized2_1963      |    52|
|1449  |              \genblock.dff                                           |rvdffs__parameterized7_2009      |    52|
|1450  |                dffs                                                  |rvdff__parameterized7_2010       |    52|
|1451  |            \BTB_FLOPS[3].btb_bank3_way1                              |rvdffe__parameterized2_1964      |    52|
|1452  |              \genblock.dff                                           |rvdffs__parameterized7_2007      |    52|
|1453  |                dffs                                                  |rvdff__parameterized7_2008       |    52|
|1454  |            bht_dataoutf                                              |rvdffe__parameterized0_1965      |    16|
|1455  |              \genblock.dff                                           |rvdffs__parameterized5_2005      |    16|
|1456  |                dffs                                                  |rvdff__parameterized5_2006       |    16|
|1457  |            btb_bank0_way0_data_out                                   |rvdffe__parameterized2_1966      |    95|
|1458  |              \genblock.dff                                           |rvdffs__parameterized7_2003      |    95|
|1459  |                dffs                                                  |rvdff__parameterized7_2004       |    95|
|1460  |            btb_bank0_way1_data_out                                   |rvdffe__parameterized2_1967      |    44|
|1461  |              \genblock.dff                                           |rvdffs__parameterized7_2001      |    44|
|1462  |                dffs                                                  |rvdff__parameterized7_2002       |    44|
|1463  |            btb_bank1_way0_data_out                                   |rvdffe__parameterized2_1968      |    38|
|1464  |              \genblock.dff                                           |rvdffs__parameterized7_1999      |    38|
|1465  |                dffs                                                  |rvdff__parameterized7_2000       |    38|
|1466  |            btb_bank1_way1_data_out                                   |rvdffe__parameterized2_1969      |    55|
|1467  |              \genblock.dff                                           |rvdffs__parameterized7_1997      |    55|
|1468  |                dffs                                                  |rvdff__parameterized7_1998       |    55|
|1469  |            btb_bank2_way0_data_out                                   |rvdffe__parameterized2_1970      |    51|
|1470  |              \genblock.dff                                           |rvdffs__parameterized7_1995      |    51|
|1471  |                dffs                                                  |rvdff__parameterized7_1996       |    51|
|1472  |            btb_bank2_way1_data_out                                   |rvdffe__parameterized2_1971      |    31|
|1473  |              \genblock.dff                                           |rvdffs__parameterized7_1993      |    31|
|1474  |                dffs                                                  |rvdff__parameterized7_1994       |    31|
|1475  |            btb_bank3_way0_data_out                                   |rvdffe__parameterized2_1972      |    51|
|1476  |              \genblock.dff                                           |rvdffs__parameterized7_1991      |    51|
|1477  |                dffs                                                  |rvdff__parameterized7_1992       |    51|
|1478  |            btb_bank3_way1_data_out                                   |rvdffe__parameterized2_1973      |    58|
|1479  |              \genblock.dff                                           |rvdffs__parameterized7           |    58|
|1480  |                dffs                                                  |rvdff__parameterized7            |    58|
|1481  |            btb_lru_ff                                                |rvdffe__parameterized0_1974      |    28|
|1482  |              \genblock.dff                                           |rvdffs__parameterized5_1989      |    28|
|1483  |                dffs                                                  |rvdff__parameterized5_1990       |    28|
|1484  |            coll_ff                                                   |rvdff__parameterized8            |   420|
|1485  |            faddrf2_ff                                                |rvdffe__parameterized3           |   184|
|1486  |              \genblock.dff                                           |rvdffs__parameterized8           |   184|
|1487  |                dffs                                                  |rvdff__parameterized9            |   184|
|1488  |            fetchghr                                                  |rvdff__parameterized0_1975       |    11|
|1489  |            rdtagf                                                    |rvdff__parameterized10_1976      |     9|
|1490  |            \retstack[0].rets_ff                                      |rvdffe__parameterized1_1977      |    57|
|1491  |              \genblock.dff                                           |rvdffs__parameterized6_1987      |    57|
|1492  |                dffs                                                  |rvdff__parameterized6_1988       |    57|
|1493  |            \retstack[1].rets_ff                                      |rvdffe__parameterized1_1978      |    31|
|1494  |              \genblock.dff                                           |rvdffs__parameterized6_1985      |    31|
|1495  |                dffs                                                  |rvdff__parameterized6_1986       |    31|
|1496  |            \retstack[2].rets_ff                                      |rvdffe__parameterized1_1979      |    31|
|1497  |              \genblock.dff                                           |rvdffs__parameterized6_1983      |    31|
|1498  |                dffs                                                  |rvdff__parameterized6_1984       |    31|
|1499  |            \retstack[3].rets_ff                                      |rvdffe__parameterized1_1980      |    31|
|1500  |              \genblock.dff                                           |rvdffs__parameterized6_1981      |    31|
|1501  |                dffs                                                  |rvdff__parameterized6_1982       |    31|
|1502  |          ifc                                                         |ifu_ifc_ctl                      |   393|
|1503  |            faddmiss_ff                                               |rvdffe__parameterized1_1794      |    35|
|1504  |              \genblock.dff                                           |rvdffs__parameterized6_1805      |    35|
|1505  |                dffs                                                  |rvdff__parameterized6_1806       |    35|
|1506  |            faddrf1_ff                                                |rvdffe__parameterized1_1795      |    40|
|1507  |              \genblock.dff                                           |rvdffs__parameterized6_1803      |    40|
|1508  |                dffs                                                  |rvdff__parameterized6_1804       |    40|
|1509  |            faddrf2_ff                                                |rvdff__parameterized6_1796       |    61|
|1510  |            fbwrite_ff                                                |rvdff__parameterized0_1797       |    11|
|1511  |            fsm_ff                                                    |rvdff__parameterized4_1798       |   109|
|1512  |            iccrit_ff                                                 |rvdff__parameterized1_1799       |    26|
|1513  |            ran_ff                                                    |rvdff__parameterized1_1800       |     1|
|1514  |            req_ff                                                    |rvdff__parameterized4_1801       |   100|
|1515  |            reset_ff                                                  |rvdff__parameterized4_1802       |     3|
|1516  |          mem_ctl                                                     |ifu_mem_ctl                      |  1751|
|1517  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1      |     1|
|1518  |              dffs                                                    |rvdffs_1792                      |     1|
|1519  |                dffs                                                  |rvdff_1793                       |     1|
|1520  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_763  |     1|
|1521  |              dffs                                                    |rvdffs_1790                      |     1|
|1522  |                dffs                                                  |rvdff_1791                       |     1|
|1523  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_764  |     1|
|1524  |              dffs                                                    |rvdffs_1788                      |     1|
|1525  |                dffs                                                  |rvdff_1789                       |     1|
|1526  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_765  |     1|
|1527  |              dffs                                                    |rvdffs_1786                      |     1|
|1528  |                dffs                                                  |rvdff_1787                       |     1|
|1529  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_766  |     1|
|1530  |              dffs                                                    |rvdffs_1784                      |     1|
|1531  |                dffs                                                  |rvdff_1785                       |     1|
|1532  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_767  |     1|
|1533  |              dffs                                                    |rvdffs_1782                      |     1|
|1534  |                dffs                                                  |rvdff_1783                       |     1|
|1535  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_768  |     1|
|1536  |              dffs                                                    |rvdffs_1780                      |     1|
|1537  |                dffs                                                  |rvdff_1781                       |     1|
|1538  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_769  |     1|
|1539  |              dffs                                                    |rvdffs_1778                      |     1|
|1540  |                dffs                                                  |rvdff_1779                       |     1|
|1541  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_770  |     1|
|1542  |              dffs                                                    |rvdffs_1776                      |     1|
|1543  |                dffs                                                  |rvdff_1777                       |     1|
|1544  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_771  |     1|
|1545  |              dffs                                                    |rvdffs_1774                      |     1|
|1546  |                dffs                                                  |rvdff_1775                       |     1|
|1547  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_772  |     1|
|1548  |              dffs                                                    |rvdffs_1772                      |     1|
|1549  |                dffs                                                  |rvdff_1773                       |     1|
|1550  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_773  |     1|
|1551  |              dffs                                                    |rvdffs_1770                      |     1|
|1552  |                dffs                                                  |rvdff_1771                       |     1|
|1553  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_774  |     1|
|1554  |              dffs                                                    |rvdffs_1768                      |     1|
|1555  |                dffs                                                  |rvdff_1769                       |     1|
|1556  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_775  |     1|
|1557  |              dffs                                                    |rvdffs_1766                      |     1|
|1558  |                dffs                                                  |rvdff_1767                       |     1|
|1559  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_776  |     1|
|1560  |              dffs                                                    |rvdffs_1764                      |     1|
|1561  |                dffs                                                  |rvdff_1765                       |     1|
|1562  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_777  |     1|
|1563  |              dffs                                                    |rvdffs_1762                      |     1|
|1564  |                dffs                                                  |rvdff_1763                       |     1|
|1565  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_778  |     1|
|1566  |              dffs                                                    |rvdffs_1760                      |     1|
|1567  |                dffs                                                  |rvdff_1761                       |     1|
|1568  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_779  |     1|
|1569  |              dffs                                                    |rvdffs_1758                      |     1|
|1570  |                dffs                                                  |rvdff_1759                       |     1|
|1571  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_780  |     1|
|1572  |              dffs                                                    |rvdffs_1756                      |     1|
|1573  |                dffs                                                  |rvdff_1757                       |     1|
|1574  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_781  |     1|
|1575  |              dffs                                                    |rvdffs_1754                      |     1|
|1576  |                dffs                                                  |rvdff_1755                       |     1|
|1577  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_782  |     1|
|1578  |              dffs                                                    |rvdffs_1752                      |     1|
|1579  |                dffs                                                  |rvdff_1753                       |     1|
|1580  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_783  |     1|
|1581  |              dffs                                                    |rvdffs_1750                      |     1|
|1582  |                dffs                                                  |rvdff_1751                       |     1|
|1583  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_784  |     1|
|1584  |              dffs                                                    |rvdffs_1748                      |     1|
|1585  |                dffs                                                  |rvdff_1749                       |     1|
|1586  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_785  |     1|
|1587  |              dffs                                                    |rvdffs_1746                      |     1|
|1588  |                dffs                                                  |rvdff_1747                       |     1|
|1589  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_786  |     1|
|1590  |              dffs                                                    |rvdffs_1744                      |     1|
|1591  |                dffs                                                  |rvdff_1745                       |     1|
|1592  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_787  |     1|
|1593  |              dffs                                                    |rvdffs_1742                      |     1|
|1594  |                dffs                                                  |rvdff_1743                       |     1|
|1595  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_788  |     1|
|1596  |              dffs                                                    |rvdffs_1740                      |     1|
|1597  |                dffs                                                  |rvdff_1741                       |     1|
|1598  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_789  |     1|
|1599  |              dffs                                                    |rvdffs_1738                      |     1|
|1600  |                dffs                                                  |rvdff_1739                       |     1|
|1601  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_790  |     1|
|1602  |              dffs                                                    |rvdffs_1736                      |     1|
|1603  |                dffs                                                  |rvdff_1737                       |     1|
|1604  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_791  |     1|
|1605  |              dffs                                                    |rvdffs_1734                      |     1|
|1606  |                dffs                                                  |rvdff_1735                       |     1|
|1607  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_792  |     1|
|1608  |              dffs                                                    |rvdffs_1732                      |     1|
|1609  |                dffs                                                  |rvdff_1733                       |     1|
|1610  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_793  |     1|
|1611  |              dffs                                                    |rvdffs_1730                      |     1|
|1612  |                dffs                                                  |rvdff_1731                       |     1|
|1613  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_794  |     1|
|1614  |              dffs                                                    |rvdffs_1728                      |     1|
|1615  |                dffs                                                  |rvdff_1729                       |     1|
|1616  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_795  |     1|
|1617  |              dffs                                                    |rvdffs_1726                      |     1|
|1618  |                dffs                                                  |rvdff_1727                       |     1|
|1619  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_796  |     1|
|1620  |              dffs                                                    |rvdffs_1724                      |     1|
|1621  |                dffs                                                  |rvdff_1725                       |     1|
|1622  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_797  |     1|
|1623  |              dffs                                                    |rvdffs_1722                      |     1|
|1624  |                dffs                                                  |rvdff_1723                       |     1|
|1625  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_798  |     1|
|1626  |              dffs                                                    |rvdffs_1720                      |     1|
|1627  |                dffs                                                  |rvdff_1721                       |     1|
|1628  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_799  |     1|
|1629  |              dffs                                                    |rvdffs_1718                      |     1|
|1630  |                dffs                                                  |rvdff_1719                       |     1|
|1631  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_800  |     1|
|1632  |              dffs                                                    |rvdffs_1716                      |     1|
|1633  |                dffs                                                  |rvdff_1717                       |     1|
|1634  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_801  |     1|
|1635  |              dffs                                                    |rvdffs_1714                      |     1|
|1636  |                dffs                                                  |rvdff_1715                       |     1|
|1637  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_802  |     1|
|1638  |              dffs                                                    |rvdffs_1712                      |     1|
|1639  |                dffs                                                  |rvdff_1713                       |     1|
|1640  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_803  |     1|
|1641  |              dffs                                                    |rvdffs_1710                      |     1|
|1642  |                dffs                                                  |rvdff_1711                       |     1|
|1643  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_804  |     1|
|1644  |              dffs                                                    |rvdffs_1708                      |     1|
|1645  |                dffs                                                  |rvdff_1709                       |     1|
|1646  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_805  |     1|
|1647  |              dffs                                                    |rvdffs_1706                      |     1|
|1648  |                dffs                                                  |rvdff_1707                       |     1|
|1649  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_806  |     1|
|1650  |              dffs                                                    |rvdffs_1704                      |     1|
|1651  |                dffs                                                  |rvdff_1705                       |     1|
|1652  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_807  |     1|
|1653  |              dffs                                                    |rvdffs_1702                      |     1|
|1654  |                dffs                                                  |rvdff_1703                       |     1|
|1655  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_808  |     1|
|1656  |              dffs                                                    |rvdffs_1700                      |     1|
|1657  |                dffs                                                  |rvdff_1701                       |     1|
|1658  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_809  |     1|
|1659  |              dffs                                                    |rvdffs_1698                      |     1|
|1660  |                dffs                                                  |rvdff_1699                       |     1|
|1661  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_810  |     1|
|1662  |              dffs                                                    |rvdffs_1696                      |     1|
|1663  |                dffs                                                  |rvdff_1697                       |     1|
|1664  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_811  |     1|
|1665  |              dffs                                                    |rvdffs_1694                      |     1|
|1666  |                dffs                                                  |rvdff_1695                       |     1|
|1667  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_812  |     1|
|1668  |              dffs                                                    |rvdffs_1692                      |     1|
|1669  |                dffs                                                  |rvdff_1693                       |     1|
|1670  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_813  |     1|
|1671  |              dffs                                                    |rvdffs_1690                      |     1|
|1672  |                dffs                                                  |rvdff_1691                       |     1|
|1673  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_814  |     1|
|1674  |              dffs                                                    |rvdffs_1688                      |     1|
|1675  |                dffs                                                  |rvdff_1689                       |     1|
|1676  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_815  |     1|
|1677  |              dffs                                                    |rvdffs_1686                      |     1|
|1678  |                dffs                                                  |rvdff_1687                       |     1|
|1679  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_816  |     1|
|1680  |              dffs                                                    |rvdffs_1684                      |     1|
|1681  |                dffs                                                  |rvdff_1685                       |     1|
|1682  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_817  |     1|
|1683  |              dffs                                                    |rvdffs_1682                      |     1|
|1684  |                dffs                                                  |rvdff_1683                       |     1|
|1685  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_818  |     1|
|1686  |              dffs                                                    |rvdffs_1680                      |     1|
|1687  |                dffs                                                  |rvdff_1681                       |     1|
|1688  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_819  |     1|
|1689  |              dffs                                                    |rvdffs_1678                      |     1|
|1690  |                dffs                                                  |rvdff_1679                       |     1|
|1691  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_820  |     1|
|1692  |              dffs                                                    |rvdffs_1676                      |     1|
|1693  |                dffs                                                  |rvdff_1677                       |     1|
|1694  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_821  |     1|
|1695  |              dffs                                                    |rvdffs_1674                      |     1|
|1696  |                dffs                                                  |rvdff_1675                       |     1|
|1697  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_822  |     1|
|1698  |              dffs                                                    |rvdffs_1672                      |     1|
|1699  |                dffs                                                  |rvdff_1673                       |     1|
|1700  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_823  |     1|
|1701  |              dffs                                                    |rvdffs_1670                      |     1|
|1702  |                dffs                                                  |rvdff_1671                       |     1|
|1703  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_824  |     1|
|1704  |              dffs                                                    |rvdffs_1668                      |     1|
|1705  |                dffs                                                  |rvdff_1669                       |     1|
|1706  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_825  |     1|
|1707  |              dffs                                                    |rvdffs_1666                      |     1|
|1708  |                dffs                                                  |rvdff_1667                       |     1|
|1709  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_826  |     1|
|1710  |              dffs                                                    |rvdffs_1664                      |     1|
|1711  |                dffs                                                  |rvdff_1665                       |     1|
|1712  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_827  |     1|
|1713  |              dffs                                                    |rvdffs_1662                      |     1|
|1714  |                dffs                                                  |rvdff_1663                       |     1|
|1715  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_828  |     1|
|1716  |              dffs                                                    |rvdffs_1660                      |     1|
|1717  |                dffs                                                  |rvdff_1661                       |     1|
|1718  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_829  |     1|
|1719  |              dffs                                                    |rvdffs_1658                      |     1|
|1720  |                dffs                                                  |rvdff_1659                       |     1|
|1721  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_830  |     1|
|1722  |              dffs                                                    |rvdffs_1656                      |     1|
|1723  |                dffs                                                  |rvdff_1657                       |     1|
|1724  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_831  |     1|
|1725  |              dffs                                                    |rvdffs_1654                      |     1|
|1726  |                dffs                                                  |rvdff_1655                       |     1|
|1727  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_832  |     1|
|1728  |              dffs                                                    |rvdffs_1652                      |     1|
|1729  |                dffs                                                  |rvdff_1653                       |     1|
|1730  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_833  |     1|
|1731  |              dffs                                                    |rvdffs_1650                      |     1|
|1732  |                dffs                                                  |rvdff_1651                       |     1|
|1733  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_834  |     1|
|1734  |              dffs                                                    |rvdffs_1648                      |     1|
|1735  |                dffs                                                  |rvdff_1649                       |     1|
|1736  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_835  |     1|
|1737  |              dffs                                                    |rvdffs_1646                      |     1|
|1738  |                dffs                                                  |rvdff_1647                       |     1|
|1739  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_836  |     1|
|1740  |              dffs                                                    |rvdffs_1644                      |     1|
|1741  |                dffs                                                  |rvdff_1645                       |     1|
|1742  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_837  |     1|
|1743  |              dffs                                                    |rvdffs_1642                      |     1|
|1744  |                dffs                                                  |rvdff_1643                       |     1|
|1745  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_838  |     1|
|1746  |              dffs                                                    |rvdffs_1640                      |     1|
|1747  |                dffs                                                  |rvdff_1641                       |     1|
|1748  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_839  |     1|
|1749  |              dffs                                                    |rvdffs_1638                      |     1|
|1750  |                dffs                                                  |rvdff_1639                       |     1|
|1751  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_840  |     1|
|1752  |              dffs                                                    |rvdffs_1636                      |     1|
|1753  |                dffs                                                  |rvdff_1637                       |     1|
|1754  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_841  |     1|
|1755  |              dffs                                                    |rvdffs_1634                      |     1|
|1756  |                dffs                                                  |rvdff_1635                       |     1|
|1757  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_842  |     1|
|1758  |              dffs                                                    |rvdffs_1632                      |     1|
|1759  |                dffs                                                  |rvdff_1633                       |     1|
|1760  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_843  |     1|
|1761  |              dffs                                                    |rvdffs_1630                      |     1|
|1762  |                dffs                                                  |rvdff_1631                       |     1|
|1763  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_844  |     1|
|1764  |              dffs                                                    |rvdffs_1628                      |     1|
|1765  |                dffs                                                  |rvdff_1629                       |     1|
|1766  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_845  |     1|
|1767  |              dffs                                                    |rvdffs_1626                      |     1|
|1768  |                dffs                                                  |rvdff_1627                       |     1|
|1769  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_846  |     1|
|1770  |              dffs                                                    |rvdffs_1624                      |     1|
|1771  |                dffs                                                  |rvdff_1625                       |     1|
|1772  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_847  |     1|
|1773  |              dffs                                                    |rvdffs_1622                      |     1|
|1774  |                dffs                                                  |rvdff_1623                       |     1|
|1775  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_848  |     1|
|1776  |              dffs                                                    |rvdffs_1620                      |     1|
|1777  |                dffs                                                  |rvdff_1621                       |     1|
|1778  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_849  |     1|
|1779  |              dffs                                                    |rvdffs_1618                      |     1|
|1780  |                dffs                                                  |rvdff_1619                       |     1|
|1781  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_850  |     1|
|1782  |              dffs                                                    |rvdffs_1616                      |     1|
|1783  |                dffs                                                  |rvdff_1617                       |     1|
|1784  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_851  |     1|
|1785  |              dffs                                                    |rvdffs_1614                      |     1|
|1786  |                dffs                                                  |rvdff_1615                       |     1|
|1787  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_852  |     1|
|1788  |              dffs                                                    |rvdffs_1612                      |     1|
|1789  |                dffs                                                  |rvdff_1613                       |     1|
|1790  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_853  |     1|
|1791  |              dffs                                                    |rvdffs_1610                      |     1|
|1792  |                dffs                                                  |rvdff_1611                       |     1|
|1793  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_854  |     1|
|1794  |              dffs                                                    |rvdffs_1608                      |     1|
|1795  |                dffs                                                  |rvdff_1609                       |     1|
|1796  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_855  |     1|
|1797  |              dffs                                                    |rvdffs_1606                      |     1|
|1798  |                dffs                                                  |rvdff_1607                       |     1|
|1799  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_856  |     1|
|1800  |              dffs                                                    |rvdffs_1604                      |     1|
|1801  |                dffs                                                  |rvdff_1605                       |     1|
|1802  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_857  |     1|
|1803  |              dffs                                                    |rvdffs_1602                      |     1|
|1804  |                dffs                                                  |rvdff_1603                       |     1|
|1805  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_858  |     1|
|1806  |              dffs                                                    |rvdffs_1600                      |     1|
|1807  |                dffs                                                  |rvdff_1601                       |     1|
|1808  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_859  |     1|
|1809  |              dffs                                                    |rvdffs_1598                      |     1|
|1810  |                dffs                                                  |rvdff_1599                       |     1|
|1811  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_860  |     1|
|1812  |              dffs                                                    |rvdffs_1596                      |     1|
|1813  |                dffs                                                  |rvdff_1597                       |     1|
|1814  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_861  |     1|
|1815  |              dffs                                                    |rvdffs_1594                      |     1|
|1816  |                dffs                                                  |rvdff_1595                       |     1|
|1817  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_862  |     1|
|1818  |              dffs                                                    |rvdffs_1592                      |     1|
|1819  |                dffs                                                  |rvdff_1593                       |     1|
|1820  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_863  |     1|
|1821  |              dffs                                                    |rvdffs_1590                      |     1|
|1822  |                dffs                                                  |rvdff_1591                       |     1|
|1823  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_864  |     1|
|1824  |              dffs                                                    |rvdffs_1588                      |     1|
|1825  |                dffs                                                  |rvdff_1589                       |     1|
|1826  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_865  |     1|
|1827  |              dffs                                                    |rvdffs_1586                      |     1|
|1828  |                dffs                                                  |rvdff_1587                       |     1|
|1829  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_866  |     1|
|1830  |              dffs                                                    |rvdffs_1584                      |     1|
|1831  |                dffs                                                  |rvdff_1585                       |     1|
|1832  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_867  |     1|
|1833  |              dffs                                                    |rvdffs_1582                      |     1|
|1834  |                dffs                                                  |rvdff_1583                       |     1|
|1835  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_868  |     1|
|1836  |              dffs                                                    |rvdffs_1580                      |     1|
|1837  |                dffs                                                  |rvdff_1581                       |     1|
|1838  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_869  |     1|
|1839  |              dffs                                                    |rvdffs_1578                      |     1|
|1840  |                dffs                                                  |rvdff_1579                       |     1|
|1841  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_870  |     1|
|1842  |              dffs                                                    |rvdffs_1576                      |     1|
|1843  |                dffs                                                  |rvdff_1577                       |     1|
|1844  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_871  |     1|
|1845  |              dffs                                                    |rvdffs_1574                      |     1|
|1846  |                dffs                                                  |rvdff_1575                       |     1|
|1847  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_872  |     1|
|1848  |              dffs                                                    |rvdffs_1572                      |     1|
|1849  |                dffs                                                  |rvdff_1573                       |     1|
|1850  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_873  |     1|
|1851  |              dffs                                                    |rvdffs_1570                      |     1|
|1852  |                dffs                                                  |rvdff_1571                       |     1|
|1853  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_874  |     1|
|1854  |              dffs                                                    |rvdffs_1568                      |     1|
|1855  |                dffs                                                  |rvdff_1569                       |     1|
|1856  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_875  |     1|
|1857  |              dffs                                                    |rvdffs_1566                      |     1|
|1858  |                dffs                                                  |rvdff_1567                       |     1|
|1859  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_876  |     1|
|1860  |              dffs                                                    |rvdffs_1564                      |     1|
|1861  |                dffs                                                  |rvdff_1565                       |     1|
|1862  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_877  |     1|
|1863  |              dffs                                                    |rvdffs_1562                      |     1|
|1864  |                dffs                                                  |rvdff_1563                       |     1|
|1865  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_878  |     1|
|1866  |              dffs                                                    |rvdffs_1560                      |     1|
|1867  |                dffs                                                  |rvdff_1561                       |     1|
|1868  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_879  |     1|
|1869  |              dffs                                                    |rvdffs_1558                      |     1|
|1870  |                dffs                                                  |rvdff_1559                       |     1|
|1871  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_880  |     1|
|1872  |              dffs                                                    |rvdffs_1556                      |     1|
|1873  |                dffs                                                  |rvdff_1557                       |     1|
|1874  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_881  |     1|
|1875  |              dffs                                                    |rvdffs_1554                      |     1|
|1876  |                dffs                                                  |rvdff_1555                       |     1|
|1877  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_882  |     1|
|1878  |              dffs                                                    |rvdffs_1552                      |     1|
|1879  |                dffs                                                  |rvdff_1553                       |     1|
|1880  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_883  |     1|
|1881  |              dffs                                                    |rvdffs_1550                      |     1|
|1882  |                dffs                                                  |rvdff_1551                       |     1|
|1883  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_884  |     1|
|1884  |              dffs                                                    |rvdffs_1548                      |     1|
|1885  |                dffs                                                  |rvdff_1549                       |     1|
|1886  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_885  |     1|
|1887  |              dffs                                                    |rvdffs_1546                      |     1|
|1888  |                dffs                                                  |rvdff_1547                       |     1|
|1889  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_886  |     1|
|1890  |              dffs                                                    |rvdffs_1544                      |     1|
|1891  |                dffs                                                  |rvdff_1545                       |     1|
|1892  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_887  |     1|
|1893  |              dffs                                                    |rvdffs_1542                      |     1|
|1894  |                dffs                                                  |rvdff_1543                       |     1|
|1895  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_888  |     1|
|1896  |              dffs                                                    |rvdffs_1540                      |     1|
|1897  |                dffs                                                  |rvdff_1541                       |     1|
|1898  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_889  |     1|
|1899  |              dffs                                                    |rvdffs_1538                      |     1|
|1900  |                dffs                                                  |rvdff_1539                       |     1|
|1901  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_890  |     1|
|1902  |              dffs                                                    |rvdffs_1536                      |     1|
|1903  |                dffs                                                  |rvdff_1537                       |     1|
|1904  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_891  |     1|
|1905  |              dffs                                                    |rvdffs_1534                      |     1|
|1906  |                dffs                                                  |rvdff_1535                       |     1|
|1907  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_892  |     1|
|1908  |              dffs                                                    |rvdffs_1532                      |     1|
|1909  |                dffs                                                  |rvdff_1533                       |     1|
|1910  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_893  |     1|
|1911  |              dffs                                                    |rvdffs_1530                      |     1|
|1912  |                dffs                                                  |rvdff_1531                       |     1|
|1913  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_894  |     1|
|1914  |              dffs                                                    |rvdffs_1528                      |     1|
|1915  |                dffs                                                  |rvdff_1529                       |     1|
|1916  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_895  |     1|
|1917  |              dffs                                                    |rvdffs_1526                      |     1|
|1918  |                dffs                                                  |rvdff_1527                       |     1|
|1919  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_896  |     1|
|1920  |              dffs                                                    |rvdffs_1524                      |     1|
|1921  |                dffs                                                  |rvdff_1525                       |     1|
|1922  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_897  |     1|
|1923  |              dffs                                                    |rvdffs_1522                      |     1|
|1924  |                dffs                                                  |rvdff_1523                       |     1|
|1925  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_898  |     1|
|1926  |              dffs                                                    |rvdffs_1520                      |     1|
|1927  |                dffs                                                  |rvdff_1521                       |     1|
|1928  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_899  |     1|
|1929  |              dffs                                                    |rvdffs_1518                      |     1|
|1930  |                dffs                                                  |rvdff_1519                       |     1|
|1931  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_900  |     1|
|1932  |              dffs                                                    |rvdffs_1516                      |     1|
|1933  |                dffs                                                  |rvdff_1517                       |     1|
|1934  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_901  |     1|
|1935  |              dffs                                                    |rvdffs_1514                      |     1|
|1936  |                dffs                                                  |rvdff_1515                       |     1|
|1937  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_902  |     1|
|1938  |              dffs                                                    |rvdffs_1512                      |     1|
|1939  |                dffs                                                  |rvdff_1513                       |     1|
|1940  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_903  |     1|
|1941  |              dffs                                                    |rvdffs_1510                      |     1|
|1942  |                dffs                                                  |rvdff_1511                       |     1|
|1943  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_904  |     1|
|1944  |              dffs                                                    |rvdffs_1508                      |     1|
|1945  |                dffs                                                  |rvdff_1509                       |     1|
|1946  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_905  |     1|
|1947  |              dffs                                                    |rvdffs_1506                      |     1|
|1948  |                dffs                                                  |rvdff_1507                       |     1|
|1949  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_906  |     1|
|1950  |              dffs                                                    |rvdffs_1504                      |     1|
|1951  |                dffs                                                  |rvdff_1505                       |     1|
|1952  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_907  |     1|
|1953  |              dffs                                                    |rvdffs_1502                      |     1|
|1954  |                dffs                                                  |rvdff_1503                       |     1|
|1955  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_908  |     1|
|1956  |              dffs                                                    |rvdffs_1500                      |     1|
|1957  |                dffs                                                  |rvdff_1501                       |     1|
|1958  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_909  |     1|
|1959  |              dffs                                                    |rvdffs_1498                      |     1|
|1960  |                dffs                                                  |rvdff_1499                       |     1|
|1961  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_910  |     1|
|1962  |              dffs                                                    |rvdffs_1496                      |     1|
|1963  |                dffs                                                  |rvdff_1497                       |     1|
|1964  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_911  |     1|
|1965  |              dffs                                                    |rvdffs_1494                      |     1|
|1966  |                dffs                                                  |rvdff_1495                       |     1|
|1967  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_912  |     1|
|1968  |              dffs                                                    |rvdffs_1492                      |     1|
|1969  |                dffs                                                  |rvdff_1493                       |     1|
|1970  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_913  |     1|
|1971  |              dffs                                                    |rvdffs_1490                      |     1|
|1972  |                dffs                                                  |rvdff_1491                       |     1|
|1973  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_914  |     1|
|1974  |              dffs                                                    |rvdffs_1488                      |     1|
|1975  |                dffs                                                  |rvdff_1489                       |     1|
|1976  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_915  |     1|
|1977  |              dffs                                                    |rvdffs_1486                      |     1|
|1978  |                dffs                                                  |rvdff_1487                       |     1|
|1979  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_916  |     1|
|1980  |              dffs                                                    |rvdffs_1484                      |     1|
|1981  |                dffs                                                  |rvdff_1485                       |     1|
|1982  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_917  |     1|
|1983  |              dffs                                                    |rvdffs_1482                      |     1|
|1984  |                dffs                                                  |rvdff_1483                       |     1|
|1985  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_918  |     1|
|1986  |              dffs                                                    |rvdffs_1480                      |     1|
|1987  |                dffs                                                  |rvdff_1481                       |     1|
|1988  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_919  |     1|
|1989  |              dffs                                                    |rvdffs_1478                      |     1|
|1990  |                dffs                                                  |rvdff_1479                       |     1|
|1991  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_920  |     1|
|1992  |              dffs                                                    |rvdffs_1476                      |     1|
|1993  |                dffs                                                  |rvdff_1477                       |     1|
|1994  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_921  |     1|
|1995  |              dffs                                                    |rvdffs_1474                      |     1|
|1996  |                dffs                                                  |rvdff_1475                       |     1|
|1997  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_922  |     1|
|1998  |              dffs                                                    |rvdffs_1472                      |     1|
|1999  |                dffs                                                  |rvdff_1473                       |     1|
|2000  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_923  |     1|
|2001  |              dffs                                                    |rvdffs_1470                      |     1|
|2002  |                dffs                                                  |rvdff_1471                       |     1|
|2003  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_924  |     1|
|2004  |              dffs                                                    |rvdffs_1468                      |     1|
|2005  |                dffs                                                  |rvdff_1469                       |     1|
|2006  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_925  |     1|
|2007  |              dffs                                                    |rvdffs_1466                      |     1|
|2008  |                dffs                                                  |rvdff_1467                       |     1|
|2009  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_926  |     1|
|2010  |              dffs                                                    |rvdffs_1464                      |     1|
|2011  |                dffs                                                  |rvdff_1465                       |     1|
|2012  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_927  |     1|
|2013  |              dffs                                                    |rvdffs_1462                      |     1|
|2014  |                dffs                                                  |rvdff_1463                       |     1|
|2015  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_928  |     1|
|2016  |              dffs                                                    |rvdffs_1460                      |     1|
|2017  |                dffs                                                  |rvdff_1461                       |     1|
|2018  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_929  |     1|
|2019  |              dffs                                                    |rvdffs_1458                      |     1|
|2020  |                dffs                                                  |rvdff_1459                       |     1|
|2021  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_930  |     1|
|2022  |              dffs                                                    |rvdffs_1456                      |     1|
|2023  |                dffs                                                  |rvdff_1457                       |     1|
|2024  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_931  |     1|
|2025  |              dffs                                                    |rvdffs_1454                      |     1|
|2026  |                dffs                                                  |rvdff_1455                       |     1|
|2027  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_932  |     1|
|2028  |              dffs                                                    |rvdffs_1452                      |     1|
|2029  |                dffs                                                  |rvdff_1453                       |     1|
|2030  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_933  |     1|
|2031  |              dffs                                                    |rvdffs_1450                      |     1|
|2032  |                dffs                                                  |rvdff_1451                       |     1|
|2033  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_934  |     1|
|2034  |              dffs                                                    |rvdffs_1448                      |     1|
|2035  |                dffs                                                  |rvdff_1449                       |     1|
|2036  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_935  |     1|
|2037  |              dffs                                                    |rvdffs_1446                      |     1|
|2038  |                dffs                                                  |rvdff_1447                       |     1|
|2039  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_936  |     1|
|2040  |              dffs                                                    |rvdffs_1444                      |     1|
|2041  |                dffs                                                  |rvdff_1445                       |     1|
|2042  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_937  |     1|
|2043  |              dffs                                                    |rvdffs_1442                      |     1|
|2044  |                dffs                                                  |rvdff_1443                       |     1|
|2045  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_938  |     1|
|2046  |              dffs                                                    |rvdffs_1440                      |     1|
|2047  |                dffs                                                  |rvdff_1441                       |     1|
|2048  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_939  |     1|
|2049  |              dffs                                                    |rvdffs_1438                      |     1|
|2050  |                dffs                                                  |rvdff_1439                       |     1|
|2051  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_940  |     1|
|2052  |              dffs                                                    |rvdffs_1436                      |     1|
|2053  |                dffs                                                  |rvdff_1437                       |     1|
|2054  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_941  |     1|
|2055  |              dffs                                                    |rvdffs_1434                      |     1|
|2056  |                dffs                                                  |rvdff_1435                       |     1|
|2057  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_942  |     1|
|2058  |              dffs                                                    |rvdffs_1432                      |     1|
|2059  |                dffs                                                  |rvdff_1433                       |     1|
|2060  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_943  |     1|
|2061  |              dffs                                                    |rvdffs_1430                      |     1|
|2062  |                dffs                                                  |rvdff_1431                       |     1|
|2063  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_944  |     1|
|2064  |              dffs                                                    |rvdffs_1428                      |     1|
|2065  |                dffs                                                  |rvdff_1429                       |     1|
|2066  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_945  |     1|
|2067  |              dffs                                                    |rvdffs_1426                      |     1|
|2068  |                dffs                                                  |rvdff_1427                       |     1|
|2069  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_946  |     1|
|2070  |              dffs                                                    |rvdffs_1424                      |     1|
|2071  |                dffs                                                  |rvdff_1425                       |     1|
|2072  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_947  |     1|
|2073  |              dffs                                                    |rvdffs_1422                      |     1|
|2074  |                dffs                                                  |rvdff_1423                       |     1|
|2075  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_948  |     1|
|2076  |              dffs                                                    |rvdffs_1420                      |     1|
|2077  |                dffs                                                  |rvdff_1421                       |     1|
|2078  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_949  |     1|
|2079  |              dffs                                                    |rvdffs_1418                      |     1|
|2080  |                dffs                                                  |rvdff_1419                       |     1|
|2081  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_950  |     1|
|2082  |              dffs                                                    |rvdffs_1416                      |     1|
|2083  |                dffs                                                  |rvdff_1417                       |     1|
|2084  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_951  |     1|
|2085  |              dffs                                                    |rvdffs_1414                      |     1|
|2086  |                dffs                                                  |rvdff_1415                       |     1|
|2087  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_952  |     1|
|2088  |              dffs                                                    |rvdffs_1412                      |     1|
|2089  |                dffs                                                  |rvdff_1413                       |     1|
|2090  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_953  |     1|
|2091  |              dffs                                                    |rvdffs_1410                      |     1|
|2092  |                dffs                                                  |rvdff_1411                       |     1|
|2093  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_954  |     1|
|2094  |              dffs                                                    |rvdffs_1408                      |     1|
|2095  |                dffs                                                  |rvdff_1409                       |     1|
|2096  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_955  |     1|
|2097  |              dffs                                                    |rvdffs_1406                      |     1|
|2098  |                dffs                                                  |rvdff_1407                       |     1|
|2099  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_956  |     1|
|2100  |              dffs                                                    |rvdffs_1404                      |     1|
|2101  |                dffs                                                  |rvdff_1405                       |     1|
|2102  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_957  |     1|
|2103  |              dffs                                                    |rvdffs_1402                      |     1|
|2104  |                dffs                                                  |rvdff_1403                       |     1|
|2105  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_958  |     1|
|2106  |              dffs                                                    |rvdffs_1400                      |     1|
|2107  |                dffs                                                  |rvdff_1401                       |     1|
|2108  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_959  |     1|
|2109  |              dffs                                                    |rvdffs_1398                      |     1|
|2110  |                dffs                                                  |rvdff_1399                       |     1|
|2111  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_960  |     1|
|2112  |              dffs                                                    |rvdffs_1396                      |     1|
|2113  |                dffs                                                  |rvdff_1397                       |     1|
|2114  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_961  |     1|
|2115  |              dffs                                                    |rvdffs_1394                      |     1|
|2116  |                dffs                                                  |rvdff_1395                       |     1|
|2117  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_962  |     1|
|2118  |              dffs                                                    |rvdffs_1392                      |     1|
|2119  |                dffs                                                  |rvdff_1393                       |     1|
|2120  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_963  |     1|
|2121  |              dffs                                                    |rvdffs_1390                      |     1|
|2122  |                dffs                                                  |rvdff_1391                       |     1|
|2123  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_964  |     1|
|2124  |              dffs                                                    |rvdffs_1388                      |     1|
|2125  |                dffs                                                  |rvdff_1389                       |     1|
|2126  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_965  |     1|
|2127  |              dffs                                                    |rvdffs_1386                      |     1|
|2128  |                dffs                                                  |rvdff_1387                       |     1|
|2129  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_966  |     1|
|2130  |              dffs                                                    |rvdffs_1384                      |     1|
|2131  |                dffs                                                  |rvdff_1385                       |     1|
|2132  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_967  |     1|
|2133  |              dffs                                                    |rvdffs_1382                      |     1|
|2134  |                dffs                                                  |rvdff_1383                       |     1|
|2135  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_968  |     1|
|2136  |              dffs                                                    |rvdffs_1380                      |     1|
|2137  |                dffs                                                  |rvdff_1381                       |     1|
|2138  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_969  |     1|
|2139  |              dffs                                                    |rvdffs_1378                      |     1|
|2140  |                dffs                                                  |rvdff_1379                       |     1|
|2141  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_970  |     1|
|2142  |              dffs                                                    |rvdffs_1376                      |     1|
|2143  |                dffs                                                  |rvdff_1377                       |     1|
|2144  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_971  |     1|
|2145  |              dffs                                                    |rvdffs_1374                      |     1|
|2146  |                dffs                                                  |rvdff_1375                       |     1|
|2147  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_972  |     1|
|2148  |              dffs                                                    |rvdffs_1372                      |     1|
|2149  |                dffs                                                  |rvdff_1373                       |     1|
|2150  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_973  |     1|
|2151  |              dffs                                                    |rvdffs_1370                      |     1|
|2152  |                dffs                                                  |rvdff_1371                       |     1|
|2153  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_974  |     1|
|2154  |              dffs                                                    |rvdffs_1368                      |     1|
|2155  |                dffs                                                  |rvdff_1369                       |     1|
|2156  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_975  |     1|
|2157  |              dffs                                                    |rvdffs_1366                      |     1|
|2158  |                dffs                                                  |rvdff_1367                       |     1|
|2159  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_976  |     1|
|2160  |              dffs                                                    |rvdffs_1364                      |     1|
|2161  |                dffs                                                  |rvdff_1365                       |     1|
|2162  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_977  |     1|
|2163  |              dffs                                                    |rvdffs_1362                      |     1|
|2164  |                dffs                                                  |rvdff_1363                       |     1|
|2165  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_978  |     1|
|2166  |              dffs                                                    |rvdffs_1360                      |     1|
|2167  |                dffs                                                  |rvdff_1361                       |     1|
|2168  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_979  |     1|
|2169  |              dffs                                                    |rvdffs_1358                      |     1|
|2170  |                dffs                                                  |rvdff_1359                       |     1|
|2171  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_980  |     1|
|2172  |              dffs                                                    |rvdffs_1356                      |     1|
|2173  |                dffs                                                  |rvdff_1357                       |     1|
|2174  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_981  |     1|
|2175  |              dffs                                                    |rvdffs_1354                      |     1|
|2176  |                dffs                                                  |rvdff_1355                       |     1|
|2177  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_982  |     1|
|2178  |              dffs                                                    |rvdffs_1352                      |     1|
|2179  |                dffs                                                  |rvdff_1353                       |     1|
|2180  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_983  |     1|
|2181  |              dffs                                                    |rvdffs_1350                      |     1|
|2182  |                dffs                                                  |rvdff_1351                       |     1|
|2183  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_984  |     1|
|2184  |              dffs                                                    |rvdffs_1348                      |     1|
|2185  |                dffs                                                  |rvdff_1349                       |     1|
|2186  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_985  |     1|
|2187  |              dffs                                                    |rvdffs_1346                      |     1|
|2188  |                dffs                                                  |rvdff_1347                       |     1|
|2189  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way0_tagvalid_dup  |rvdffs_fpga__parameterized1_986  |     1|
|2190  |              dffs                                                    |rvdffs_1344                      |     1|
|2191  |                dffs                                                  |rvdff_1345                       |     1|
|2192  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way1_tagvalid_dup  |rvdffs_fpga__parameterized1_987  |     1|
|2193  |              dffs                                                    |rvdffs_1342                      |     1|
|2194  |                dffs                                                  |rvdff_1343                       |     1|
|2195  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way2_tagvalid_dup  |rvdffs_fpga__parameterized1_988  |     1|
|2196  |              dffs                                                    |rvdffs_1340                      |     1|
|2197  |                dffs                                                  |rvdff_1341                       |     1|
|2198  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way3_tagvalid_dup  |rvdffs_fpga__parameterized1_989  |     1|
|2199  |              dffs                                                    |rvdffs_1338                      |     1|
|2200  |                dffs                                                  |rvdff_1339                       |     1|
|2201  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_990  |     1|
|2202  |              dffs                                                    |rvdffs_1336                      |     1|
|2203  |                dffs                                                  |rvdff_1337                       |     1|
|2204  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_991  |     1|
|2205  |              dffs                                                    |rvdffs_1334                      |     1|
|2206  |                dffs                                                  |rvdff_1335                       |     1|
|2207  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_992  |     1|
|2208  |              dffs                                                    |rvdffs_1332                      |     1|
|2209  |                dffs                                                  |rvdff_1333                       |     1|
|2210  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_993  |     1|
|2211  |              dffs                                                    |rvdffs_1330                      |     1|
|2212  |                dffs                                                  |rvdff_1331                       |     1|
|2213  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_994  |     1|
|2214  |              dffs                                                    |rvdffs_1328                      |     1|
|2215  |                dffs                                                  |rvdff_1329                       |     1|
|2216  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_995  |     1|
|2217  |              dffs                                                    |rvdffs_1326                      |     1|
|2218  |                dffs                                                  |rvdff_1327                       |     1|
|2219  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_996  |     1|
|2220  |              dffs                                                    |rvdffs_1324                      |     1|
|2221  |                dffs                                                  |rvdff_1325                       |     1|
|2222  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_997  |     1|
|2223  |              dffs                                                    |rvdffs_1322                      |     1|
|2224  |                dffs                                                  |rvdff_1323                       |     1|
|2225  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_998  |     1|
|2226  |              dffs                                                    |rvdffs_1320                      |     1|
|2227  |                dffs                                                  |rvdff_1321                       |     1|
|2228  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_999  |     1|
|2229  |              dffs                                                    |rvdffs_1318                      |     1|
|2230  |                dffs                                                  |rvdff_1319                       |     1|
|2231  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_1000 |     1|
|2232  |              dffs                                                    |rvdffs_1316                      |     1|
|2233  |                dffs                                                  |rvdff_1317                       |     1|
|2234  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_1001 |     1|
|2235  |              dffs                                                    |rvdffs_1314                      |     1|
|2236  |                dffs                                                  |rvdff_1315                       |     1|
|2237  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_1002 |     1|
|2238  |              dffs                                                    |rvdffs_1312                      |     1|
|2239  |                dffs                                                  |rvdff_1313                       |     1|
|2240  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_1003 |     1|
|2241  |              dffs                                                    |rvdffs_1310                      |     1|
|2242  |                dffs                                                  |rvdff_1311                       |     1|
|2243  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_1004 |     1|
|2244  |              dffs                                                    |rvdffs_1308                      |     1|
|2245  |                dffs                                                  |rvdff_1309                       |     1|
|2246  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_1005 |     1|
|2247  |              dffs                                                    |rvdffs_1306                      |     1|
|2248  |                dffs                                                  |rvdff_1307                       |     1|
|2249  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_1006 |     1|
|2250  |              dffs                                                    |rvdffs_1304                      |     1|
|2251  |                dffs                                                  |rvdff_1305                       |     1|
|2252  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_1007 |     1|
|2253  |              dffs                                                    |rvdffs_1302                      |     1|
|2254  |                dffs                                                  |rvdff_1303                       |     1|
|2255  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_1008 |     1|
|2256  |              dffs                                                    |rvdffs_1300                      |     1|
|2257  |                dffs                                                  |rvdff_1301                       |     1|
|2258  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_1009 |     1|
|2259  |              dffs                                                    |rvdffs_1298                      |     1|
|2260  |                dffs                                                  |rvdff_1299                       |     1|
|2261  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_1010 |     1|
|2262  |              dffs                                                    |rvdffs_1296                      |     1|
|2263  |                dffs                                                  |rvdff_1297                       |     1|
|2264  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_1011 |     1|
|2265  |              dffs                                                    |rvdffs_1294                      |     1|
|2266  |                dffs                                                  |rvdff_1295                       |     1|
|2267  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_1012 |     1|
|2268  |              dffs                                                    |rvdffs_1292                      |     1|
|2269  |                dffs                                                  |rvdff_1293                       |     1|
|2270  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_1013 |     1|
|2271  |              dffs                                                    |rvdffs_1290                      |     1|
|2272  |                dffs                                                  |rvdff_1291                       |     1|
|2273  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way0_tagvalid_dup   |rvdffs_fpga__parameterized1_1014 |     1|
|2274  |              dffs                                                    |rvdffs_1288                      |     1|
|2275  |                dffs                                                  |rvdff_1289                       |     1|
|2276  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way1_tagvalid_dup   |rvdffs_fpga__parameterized1_1015 |     1|
|2277  |              dffs                                                    |rvdffs_1286                      |     1|
|2278  |                dffs                                                  |rvdff_1287                       |     1|
|2279  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way2_tagvalid_dup   |rvdffs_fpga__parameterized1_1016 |     1|
|2280  |              dffs                                                    |rvdffs_1284                      |     1|
|2281  |                dffs                                                  |rvdff_1285                       |     1|
|2282  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way3_tagvalid_dup   |rvdffs_fpga__parameterized1_1017 |     1|
|2283  |              dffs                                                    |rvdffs_1282                      |     1|
|2284  |                dffs                                                  |rvdff_1283                       |     1|
|2285  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0      |     3|
|2286  |              dffs                                                    |rvdffs__parameterized1_1280      |     3|
|2287  |                dffs                                                  |rvdff__parameterized1_1281       |     3|
|2288  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1018 |     3|
|2289  |              dffs                                                    |rvdffs__parameterized1_1278      |     3|
|2290  |                dffs                                                  |rvdff__parameterized1_1279       |     3|
|2291  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1019 |     3|
|2292  |              dffs                                                    |rvdffs__parameterized1_1276      |     3|
|2293  |                dffs                                                  |rvdff__parameterized1_1277       |     3|
|2294  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1020 |     3|
|2295  |              dffs                                                    |rvdffs__parameterized1_1274      |     3|
|2296  |                dffs                                                  |rvdff__parameterized1_1275       |     3|
|2297  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1021 |     3|
|2298  |              dffs                                                    |rvdffs__parameterized1_1272      |     3|
|2299  |                dffs                                                  |rvdff__parameterized1_1273       |     3|
|2300  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1022 |     3|
|2301  |              dffs                                                    |rvdffs__parameterized1_1270      |     3|
|2302  |                dffs                                                  |rvdff__parameterized1_1271       |     3|
|2303  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1023 |     3|
|2304  |              dffs                                                    |rvdffs__parameterized1_1268      |     3|
|2305  |                dffs                                                  |rvdff__parameterized1_1269       |     3|
|2306  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1024 |     3|
|2307  |              dffs                                                    |rvdffs__parameterized1_1266      |     3|
|2308  |                dffs                                                  |rvdff__parameterized1_1267       |     3|
|2309  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1025 |     3|
|2310  |              dffs                                                    |rvdffs__parameterized1_1264      |     3|
|2311  |                dffs                                                  |rvdff__parameterized1_1265       |     3|
|2312  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1026 |     3|
|2313  |              dffs                                                    |rvdffs__parameterized1_1262      |     3|
|2314  |                dffs                                                  |rvdff__parameterized1_1263       |     3|
|2315  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1027 |     3|
|2316  |              dffs                                                    |rvdffs__parameterized1_1260      |     3|
|2317  |                dffs                                                  |rvdff__parameterized1_1261       |     3|
|2318  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1028 |     3|
|2319  |              dffs                                                    |rvdffs__parameterized1_1258      |     3|
|2320  |                dffs                                                  |rvdff__parameterized1_1259       |     3|
|2321  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1029 |     3|
|2322  |              dffs                                                    |rvdffs__parameterized1_1256      |     3|
|2323  |                dffs                                                  |rvdff__parameterized1_1257       |     3|
|2324  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1030 |     3|
|2325  |              dffs                                                    |rvdffs__parameterized1_1254      |     3|
|2326  |                dffs                                                  |rvdff__parameterized1_1255       |     3|
|2327  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1031 |     3|
|2328  |              dffs                                                    |rvdffs__parameterized1_1252      |     3|
|2329  |                dffs                                                  |rvdff__parameterized1_1253       |     3|
|2330  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1032 |     3|
|2331  |              dffs                                                    |rvdffs__parameterized1_1250      |     3|
|2332  |                dffs                                                  |rvdff__parameterized1_1251       |     3|
|2333  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1033 |     3|
|2334  |              dffs                                                    |rvdffs__parameterized1_1248      |     3|
|2335  |                dffs                                                  |rvdff__parameterized1_1249       |     3|
|2336  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1034 |     3|
|2337  |              dffs                                                    |rvdffs__parameterized1_1246      |     3|
|2338  |                dffs                                                  |rvdff__parameterized1_1247       |     3|
|2339  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1035 |     3|
|2340  |              dffs                                                    |rvdffs__parameterized1_1244      |     3|
|2341  |                dffs                                                  |rvdff__parameterized1_1245       |     3|
|2342  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1036 |     3|
|2343  |              dffs                                                    |rvdffs__parameterized1_1242      |     3|
|2344  |                dffs                                                  |rvdff__parameterized1_1243       |     3|
|2345  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1037 |     3|
|2346  |              dffs                                                    |rvdffs__parameterized1_1240      |     3|
|2347  |                dffs                                                  |rvdff__parameterized1_1241       |     3|
|2348  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1038 |     3|
|2349  |              dffs                                                    |rvdffs__parameterized1_1238      |     3|
|2350  |                dffs                                                  |rvdff__parameterized1_1239       |     3|
|2351  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1039 |     3|
|2352  |              dffs                                                    |rvdffs__parameterized1_1236      |     3|
|2353  |                dffs                                                  |rvdff__parameterized1_1237       |     3|
|2354  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1040 |     3|
|2355  |              dffs                                                    |rvdffs__parameterized1_1234      |     3|
|2356  |                dffs                                                  |rvdff__parameterized1_1235       |     3|
|2357  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1041 |     3|
|2358  |              dffs                                                    |rvdffs__parameterized1_1232      |     3|
|2359  |                dffs                                                  |rvdff__parameterized1_1233       |     3|
|2360  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1042 |     3|
|2361  |              dffs                                                    |rvdffs__parameterized1_1230      |     3|
|2362  |                dffs                                                  |rvdff__parameterized1_1231       |     3|
|2363  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1043 |     3|
|2364  |              dffs                                                    |rvdffs__parameterized1_1228      |     3|
|2365  |                dffs                                                  |rvdff__parameterized1_1229       |     3|
|2366  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1044 |     3|
|2367  |              dffs                                                    |rvdffs__parameterized1_1226      |     3|
|2368  |                dffs                                                  |rvdff__parameterized1_1227       |     3|
|2369  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1045 |     3|
|2370  |              dffs                                                    |rvdffs__parameterized1_1224      |     3|
|2371  |                dffs                                                  |rvdff__parameterized1_1225       |     3|
|2372  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1046 |     3|
|2373  |              dffs                                                    |rvdffs__parameterized1_1222      |     3|
|2374  |                dffs                                                  |rvdff__parameterized1_1223       |     3|
|2375  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1047 |     3|
|2376  |              dffs                                                    |rvdffs__parameterized1_1220      |     3|
|2377  |                dffs                                                  |rvdff__parameterized1_1221       |     3|
|2378  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1048 |     3|
|2379  |              dffs                                                    |rvdffs__parameterized1_1218      |     3|
|2380  |                dffs                                                  |rvdff__parameterized1_1219       |     3|
|2381  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1049 |     3|
|2382  |              dffs                                                    |rvdffs__parameterized1_1216      |     3|
|2383  |                dffs                                                  |rvdff__parameterized1_1217       |     3|
|2384  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1050 |     3|
|2385  |              dffs                                                    |rvdffs__parameterized1_1214      |     3|
|2386  |                dffs                                                  |rvdff__parameterized1_1215       |     3|
|2387  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1051 |     3|
|2388  |              dffs                                                    |rvdffs__parameterized1_1212      |     3|
|2389  |                dffs                                                  |rvdff__parameterized1_1213       |     3|
|2390  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1052 |     3|
|2391  |              dffs                                                    |rvdffs__parameterized1_1210      |     3|
|2392  |                dffs                                                  |rvdff__parameterized1_1211       |     3|
|2393  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1053 |     3|
|2394  |              dffs                                                    |rvdffs__parameterized1_1208      |     3|
|2395  |                dffs                                                  |rvdff__parameterized1_1209       |     3|
|2396  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1054 |     3|
|2397  |              dffs                                                    |rvdffs__parameterized1_1206      |     3|
|2398  |                dffs                                                  |rvdff__parameterized1_1207       |     3|
|2399  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1055 |     3|
|2400  |              dffs                                                    |rvdffs__parameterized1_1204      |     3|
|2401  |                dffs                                                  |rvdff__parameterized1_1205       |     3|
|2402  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1056 |     3|
|2403  |              dffs                                                    |rvdffs__parameterized1_1202      |     3|
|2404  |                dffs                                                  |rvdff__parameterized1_1203       |     3|
|2405  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1057 |     3|
|2406  |              dffs                                                    |rvdffs__parameterized1_1200      |     3|
|2407  |                dffs                                                  |rvdff__parameterized1_1201       |     3|
|2408  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1058 |     3|
|2409  |              dffs                                                    |rvdffs__parameterized1_1198      |     3|
|2410  |                dffs                                                  |rvdff__parameterized1_1199       |     3|
|2411  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1059 |     3|
|2412  |              dffs                                                    |rvdffs__parameterized1_1196      |     3|
|2413  |                dffs                                                  |rvdff__parameterized1_1197       |     3|
|2414  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1060 |     3|
|2415  |              dffs                                                    |rvdffs__parameterized1_1194      |     3|
|2416  |                dffs                                                  |rvdff__parameterized1_1195       |     3|
|2417  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1061 |     3|
|2418  |              dffs                                                    |rvdffs__parameterized1_1192      |     3|
|2419  |                dffs                                                  |rvdff__parameterized1_1193       |     3|
|2420  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1062 |     3|
|2421  |              dffs                                                    |rvdffs__parameterized1_1190      |     3|
|2422  |                dffs                                                  |rvdff__parameterized1_1191       |     3|
|2423  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1063 |     3|
|2424  |              dffs                                                    |rvdffs__parameterized1_1188      |     3|
|2425  |                dffs                                                  |rvdff__parameterized1_1189       |     3|
|2426  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1064 |     3|
|2427  |              dffs                                                    |rvdffs__parameterized1_1186      |     3|
|2428  |                dffs                                                  |rvdff__parameterized1_1187       |     3|
|2429  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1065 |     3|
|2430  |              dffs                                                    |rvdffs__parameterized1_1184      |     3|
|2431  |                dffs                                                  |rvdff__parameterized1_1185       |     3|
|2432  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1066 |     3|
|2433  |              dffs                                                    |rvdffs__parameterized1_1182      |     3|
|2434  |                dffs                                                  |rvdff__parameterized1_1183       |     3|
|2435  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1067 |     3|
|2436  |              dffs                                                    |rvdffs__parameterized1_1180      |     3|
|2437  |                dffs                                                  |rvdff__parameterized1_1181       |     3|
|2438  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1068 |     3|
|2439  |              dffs                                                    |rvdffs__parameterized1_1178      |     3|
|2440  |                dffs                                                  |rvdff__parameterized1_1179       |     3|
|2441  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1069 |     3|
|2442  |              dffs                                                    |rvdffs__parameterized1_1176      |     3|
|2443  |                dffs                                                  |rvdff__parameterized1_1177       |     3|
|2444  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1070 |     3|
|2445  |              dffs                                                    |rvdffs__parameterized1_1174      |     3|
|2446  |                dffs                                                  |rvdff__parameterized1_1175       |     3|
|2447  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1071 |     3|
|2448  |              dffs                                                    |rvdffs__parameterized1_1172      |     3|
|2449  |                dffs                                                  |rvdff__parameterized1_1173       |     3|
|2450  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1072 |     3|
|2451  |              dffs                                                    |rvdffs__parameterized1_1170      |     3|
|2452  |                dffs                                                  |rvdff__parameterized1_1171       |     3|
|2453  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status        |rvdffs_fpga__parameterized0_1073 |     3|
|2454  |              dffs                                                    |rvdffs__parameterized1_1168      |     3|
|2455  |                dffs                                                  |rvdff__parameterized1_1169       |     3|
|2456  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status        |rvdffs_fpga__parameterized0_1074 |     3|
|2457  |              dffs                                                    |rvdffs__parameterized1_1166      |     3|
|2458  |                dffs                                                  |rvdff__parameterized1_1167       |     3|
|2459  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status        |rvdffs_fpga__parameterized0_1075 |     3|
|2460  |              dffs                                                    |rvdffs__parameterized1_1164      |     3|
|2461  |                dffs                                                  |rvdff__parameterized1_1165       |     3|
|2462  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status        |rvdffs_fpga__parameterized0_1076 |     3|
|2463  |              dffs                                                    |rvdffs__parameterized1_1162      |     3|
|2464  |                dffs                                                  |rvdff__parameterized1_1163       |     3|
|2465  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status        |rvdffs_fpga__parameterized0_1077 |     3|
|2466  |              dffs                                                    |rvdffs__parameterized1_1160      |     3|
|2467  |                dffs                                                  |rvdff__parameterized1_1161       |     3|
|2468  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status        |rvdffs_fpga__parameterized0_1078 |     3|
|2469  |              dffs                                                    |rvdffs__parameterized1_1158      |     3|
|2470  |                dffs                                                  |rvdff__parameterized1_1159       |     3|
|2471  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status        |rvdffs_fpga__parameterized0_1079 |     3|
|2472  |              dffs                                                    |rvdffs__parameterized1_1156      |     3|
|2473  |                dffs                                                  |rvdff__parameterized1_1157       |     3|
|2474  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status        |rvdffs_fpga__parameterized0_1080 |     3|
|2475  |              dffs                                                    |rvdffs__parameterized1_1154      |     3|
|2476  |                dffs                                                  |rvdff__parameterized1_1155       |     3|
|2477  |            act_miss_ff                                               |rvdff_1081                       |     1|
|2478  |            axi_clken_ff                                              |rvdff_1082                       |     1|
|2479  |            axi_cmd_beat_ff                                           |rvdff_fpga__parameterized1_1083  |     4|
|2480  |              dffs                                                    |rvdffs__parameterized1_1152      |     4|
|2481  |                dffs                                                  |rvdff__parameterized1_1153       |     4|
|2482  |            axi_cmd_ff                                                |rvdff_fpga__parameterized0_1084  |     1|
|2483  |              dffs                                                    |rvdffs_1150                      |     1|
|2484  |                dffs                                                  |rvdff_1151                       |     1|
|2485  |            axi_cmd_req_ff                                            |rvdff_1085                       |     2|
|2486  |            axi_data_ff                                               |rvdff_fpga__parameterized3       |    80|
|2487  |              dffs                                                    |rvdffs__parameterized10_1148     |    80|
|2488  |                dffs                                                  |rvdff__parameterized12_1149      |    80|
|2489  |            axi_ic_req_ff2                                            |rvdff_fpga__parameterized0_1086  |     1|
|2490  |              dffs                                                    |rvdffs_1146                      |     1|
|2491  |                dffs                                                  |rvdff_1147                       |     1|
|2492  |            axi_mb_beat_count_ff                                      |rvdff__parameterized1_1087       |    10|
|2493  |            axi_rd_addr_ff                                            |rvdffs_fpga__parameterized0_1088 |     5|
|2494  |              dffs                                                    |rvdffs__parameterized1_1144      |     5|
|2495  |                dffs                                                  |rvdff__parameterized1_1145       |     5|
|2496  |            axi_rdy_ff                                                |rvdff_fpga__parameterized0_1089  |     1|
|2497  |              dffs                                                    |rvdffs_1142                      |     1|
|2498  |                dffs                                                  |rvdff_1143                       |     1|
|2499  |            axi_rsp_vld_ff                                            |rvdff_fpga__parameterized0_1090  |     1|
|2500  |              dffs                                                    |rvdffs_1140                      |     1|
|2501  |                dffs                                                  |rvdff_1141                       |     1|
|2502  |            byp_data_first_half                                       |rvdffe__parameterized5_1091      |    64|
|2503  |              \genblock.dff                                           |rvdffs__parameterized10_1138     |    64|
|2504  |                dffs                                                  |rvdff__parameterized12_1139      |    64|
|2505  |            byp_data_first_half_err                                   |rvdff_1092                       |     2|
|2506  |            byp_data_first_half_val                                   |rvdff_1093                       |     1|
|2507  |            byp_data_second_half                                      |rvdffe__parameterized5_1094      |    64|
|2508  |              \genblock.dff                                           |rvdffs__parameterized10_1136     |    64|
|2509  |                dffs                                                  |rvdff__parameterized12_1137      |    64|
|2510  |            byp_data_second_half_err                                  |rvdff_1095                       |     3|
|2511  |            byp_data_second_half_val                                  |rvdff_1096                       |     1|
|2512  |            crit_wd_ff                                                |rvdff_1097                       |     2|
|2513  |            cumul_err_ff                                              |rvdff_1098                       |     1|
|2514  |            fetch_req_f2_ff                                           |rvdff_1099                       |     1|
|2515  |            flush_final_ff                                            |rvdff_1100                       |     1|
|2516  |            ic_index_q                                                |rvdff__parameterized15           |     6|
|2517  |            ifu_debug_data_ff                                         |rvdffe__parameterized9           |    34|
|2518  |              \genblock.dff                                           |rvdffs__parameterized15          |    34|
|2519  |                dffs                                                  |rvdff__parameterized17           |    34|
|2520  |            ifu_debug_rd_en_ff                                        |rvdff_1101                       |     1|
|2521  |            ifu_debug_sel_ff                                          |rvdffe__parameterized8           |    11|
|2522  |              \genblock.dff                                           |rvdffs__parameterized14          |    11|
|2523  |                dffs                                                  |rvdff__parameterized10           |    11|
|2524  |            ifu_debug_valid_ff                                        |rvdff_1102                       |     2|
|2525  |            ifu_fetch_addr_f2_ff                                      |rvdffe__parameterized1           |    29|
|2526  |              \genblock.dff                                           |rvdffs__parameterized6_1134      |    29|
|2527  |                dffs                                                  |rvdff__parameterized6_1135       |    29|
|2528  |            ifu_pmu_sigs_ff                                           |rvdff__parameterized0            |     4|
|2529  |            imb_f2_ff                                                 |rvdffe__parameterized1_1103      |    29|
|2530  |              \genblock.dff                                           |rvdffs__parameterized6           |    29|
|2531  |                dffs                                                  |rvdff__parameterized6            |    29|
|2532  |            mb_rep_wayf2_ff                                           |rvdff_fpga__parameterized1_1104  |     3|
|2533  |              dffs                                                    |rvdffs__parameterized1_1132      |     3|
|2534  |                dffs                                                  |rvdff__parameterized1_1133       |     3|
|2535  |            mb_tagv_ff                                                |rvdff_fpga__parameterized2_1105  |    12|
|2536  |              dffs                                                    |rvdffs__parameterized3_1130      |    12|
|2537  |                dffs                                                  |rvdff__parameterized3_1131       |    12|
|2538  |            miss_state_ff                                             |rvdffs__parameterized1_1106      |   108|
|2539  |              dffs                                                    |rvdff__parameterized1_1129       |   108|
|2540  |            perr_dat_ff                                               |rvdffs__parameterized13          |    43|
|2541  |              dffs                                                    |rvdff__parameterized15_1128      |    43|
|2542  |            perr_err_ff                                               |rvdff_1107                       |     1|
|2543  |            perr_state_ff                                             |rvdffs__parameterized1_1108      |    14|
|2544  |              dffs                                                    |rvdff__parameterized1_1127       |    14|
|2545  |            reset_all_tag_ff                                          |rvdff_1109                       |     1|
|2546  |            reset_ic_f                                                |rvdff_1110                       |     1|
|2547  |            scvi_rsp_cmd_ff                                           |rvdff_fpga_1111                  |    12|
|2548  |              dffs                                                    |rvdffs__parameterized4_1125      |    12|
|2549  |                dffs                                                  |rvdff__parameterized4_1126       |    12|
|2550  |            scvi_rsp_tag_ff                                           |rvdff_fpga__parameterized1_1112  |     8|
|2551  |              dffs                                                    |rvdffs__parameterized1_1123      |     8|
|2552  |                dffs                                                  |rvdff__parameterized1_1124       |     8|
|2553  |            sel_mb_addr_flop                                          |rvdff_1113                       |     1|
|2554  |            status_data_ff                                            |rvdff__parameterized1_1114       |     3|
|2555  |            status_wr_addr_ff                                         |rvdff__parameterized16           |   212|
|2556  |            status_wren_ff                                            |rvdff_1115                       |     1|
|2557  |            tag_addr_ff                                               |rvdff__parameterized16_1116      |   249|
|2558  |            tag_v_ff                                                  |rvdff_1117                       |     1|
|2559  |            tag_v_we_ff                                               |rvdff__parameterized3_1118       |   268|
|2560  |            unc_miss_ff                                               |rvdff_fpga__parameterized0_1119  |     1|
|2561  |              dffs                                                    |rvdffs_1121                      |     1|
|2562  |                dffs                                                  |rvdff_1122                       |     1|
|2563  |            uncache_ff                                                |rvdff_1120                       |     1|
|2564  |        lsu                                                           |lsu                              | 11580|
|2565  |          bus_intf                                                    |lsu_bus_intf                     |  5395|
|2566  |            bus_buffer                                                |lsu_bus_buffer                   |  5305|
|2567  |              dec_nonblock_load_freeze_dc3ff                          |rvdff_fpga__parameterized0_377   |     1|
|2568  |                dffs                                                  |rvdffs_761                       |     1|
|2569  |                  dffs                                                |rvdff_762                        |     1|
|2570  |              \genblk9[0].buf_addrff                                  |rvdffe_378                       |    71|
|2571  |                \genblock.dff                                         |rvdffs__parameterized2_759       |    71|
|2572  |                  dffs                                                |rvdff__parameterized2_760        |    71|
|2573  |              \genblk9[0].buf_ageff                                   |rvdff__parameterized13_379       |    17|
|2574  |              \genblk9[0].buf_byteenff                                |rvdffs__parameterized3_380       |     4|
|2575  |                dffs                                                  |rvdff__parameterized3_758        |     4|
|2576  |              \genblk9[0].buf_dataff                                  |rvdffe_381                       |    37|
|2577  |                \genblock.dff                                         |rvdffs__parameterized2_756       |    37|
|2578  |                  dffs                                                |rvdff__parameterized2_757        |    37|
|2579  |              \genblk9[0].buf_dualff                                  |rvdffs_382                       |     1|
|2580  |                dffs                                                  |rvdff_755                        |     1|
|2581  |              \genblk9[0].buf_dualhiff                                |rvdffs_383                       |    28|
|2582  |                dffs                                                  |rvdff_754                        |    28|
|2583  |              \genblk9[0].buf_dualtagff                               |rvdffs__parameterized1_384       |     8|
|2584  |                dffs                                                  |rvdff__parameterized1_753        |     8|
|2585  |              \genblk9[0].buf_errorff                                 |rvdffsc_385                      |     3|
|2586  |                dffsc                                                 |rvdff_752                        |     3|
|2587  |              \genblk9[0].buf_nbff                                    |rvdffs_386                       |     1|
|2588  |                dffs                                                  |rvdff_751                        |     1|
|2589  |              \genblk9[0].buf_nomergeff                               |rvdffs_387                       |     1|
|2590  |                dffs                                                  |rvdff_750                        |     1|
|2591  |              \genblk9[0].buf_samedwff                                |rvdffs_388                       |     1|
|2592  |                dffs                                                  |rvdff_749                        |     1|
|2593  |              \genblk9[0].buf_sideeffectff                            |rvdffs_389                       |     1|
|2594  |                dffs                                                  |rvdff_748                        |     1|
|2595  |              \genblk9[0].buf_state_ff                                |rvdffs__parameterized1_390       |   112|
|2596  |                dffs                                                  |rvdff__parameterized1_747        |   112|
|2597  |              \genblk9[0].buf_szff                                    |rvdffs__parameterized4_391       |     2|
|2598  |                dffs                                                  |rvdff__parameterized4_746        |     2|
|2599  |              \genblk9[0].buf_unsignff                                |rvdffs_392                       |     1|
|2600  |                dffs                                                  |rvdff_745                        |     1|
|2601  |              \genblk9[0].buf_writeff                                 |rvdffs_393                       |     3|
|2602  |                dffs                                                  |rvdff_744                        |     3|
|2603  |              \genblk9[1].buf_addrff                                  |rvdffe_394                       |    71|
|2604  |                \genblock.dff                                         |rvdffs__parameterized2_742       |    71|
|2605  |                  dffs                                                |rvdff__parameterized2_743        |    71|
|2606  |              \genblk9[1].buf_ageff                                   |rvdff__parameterized13_395       |     9|
|2607  |              \genblk9[1].buf_byteenff                                |rvdffs__parameterized3_396       |     4|
|2608  |                dffs                                                  |rvdff__parameterized3_741        |     4|
|2609  |              \genblk9[1].buf_dataff                                  |rvdffe_397                       |    45|
|2610  |                \genblock.dff                                         |rvdffs__parameterized2_739       |    45|
|2611  |                  dffs                                                |rvdff__parameterized2_740        |    45|
|2612  |              \genblk9[1].buf_dualff                                  |rvdffs_398                       |     1|
|2613  |                dffs                                                  |rvdff_738                        |     1|
|2614  |              \genblk9[1].buf_dualhiff                                |rvdffs_399                       |     1|
|2615  |                dffs                                                  |rvdff_737                        |     1|
|2616  |              \genblk9[1].buf_dualtagff                               |rvdffs__parameterized1_400       |    28|
|2617  |                dffs                                                  |rvdff__parameterized1_736        |    28|
|2618  |              \genblk9[1].buf_errorff                                 |rvdffsc_401                      |     1|
|2619  |                dffsc                                                 |rvdff_735                        |     1|
|2620  |              \genblk9[1].buf_nbff                                    |rvdffs_402                       |     1|
|2621  |                dffs                                                  |rvdff_734                        |     1|
|2622  |              \genblk9[1].buf_nomergeff                               |rvdffs_403                       |     1|
|2623  |                dffs                                                  |rvdff_733                        |     1|
|2624  |              \genblk9[1].buf_samedwff                                |rvdffs_404                       |     1|
|2625  |                dffs                                                  |rvdff_732                        |     1|
|2626  |              \genblk9[1].buf_sideeffectff                            |rvdffs_405                       |     1|
|2627  |                dffs                                                  |rvdff_731                        |     1|
|2628  |              \genblk9[1].buf_state_ff                                |rvdffs__parameterized1_406       |   102|
|2629  |                dffs                                                  |rvdff__parameterized1_730        |   102|
|2630  |              \genblk9[1].buf_szff                                    |rvdffs__parameterized4_407       |     2|
|2631  |                dffs                                                  |rvdff__parameterized4_729        |     2|
|2632  |              \genblk9[1].buf_unsignff                                |rvdffs_408                       |     1|
|2633  |                dffs                                                  |rvdff_728                        |     1|
|2634  |              \genblk9[1].buf_writeff                                 |rvdffs_409                       |     3|
|2635  |                dffs                                                  |rvdff_727                        |     3|
|2636  |              \genblk9[2].buf_addrff                                  |rvdffe_410                       |   103|
|2637  |                \genblock.dff                                         |rvdffs__parameterized2_725       |   103|
|2638  |                  dffs                                                |rvdff__parameterized2_726        |   103|
|2639  |              \genblk9[2].buf_ageff                                   |rvdff__parameterized13_411       |    16|
|2640  |              \genblk9[2].buf_byteenff                                |rvdffs__parameterized3_412       |     4|
|2641  |                dffs                                                  |rvdff__parameterized3_724        |     4|
|2642  |              \genblk9[2].buf_dataff                                  |rvdffe_413                       |    52|
|2643  |                \genblock.dff                                         |rvdffs__parameterized2_722       |    52|
|2644  |                  dffs                                                |rvdff__parameterized2_723        |    52|
|2645  |              \genblk9[2].buf_dualff                                  |rvdffs_414                       |     1|
|2646  |                dffs                                                  |rvdff_721                        |     1|
|2647  |              \genblk9[2].buf_dualhiff                                |rvdffs_415                       |     3|
|2648  |                dffs                                                  |rvdff_720                        |     3|
|2649  |              \genblk9[2].buf_dualtagff                               |rvdffs__parameterized1_416       |     7|
|2650  |                dffs                                                  |rvdff__parameterized1_719        |     7|
|2651  |              \genblk9[2].buf_errorff                                 |rvdffsc_417                      |     4|
|2652  |                dffsc                                                 |rvdff_718                        |     4|
|2653  |              \genblk9[2].buf_nbff                                    |rvdffs_418                       |    16|
|2654  |                dffs                                                  |rvdff_717                        |    16|
|2655  |              \genblk9[2].buf_nomergeff                               |rvdffs_419                       |     1|
|2656  |                dffs                                                  |rvdff_716                        |     1|
|2657  |              \genblk9[2].buf_samedwff                                |rvdffs_420                       |     1|
|2658  |                dffs                                                  |rvdff_715                        |     1|
|2659  |              \genblk9[2].buf_sideeffectff                            |rvdffs_421                       |     1|
|2660  |                dffs                                                  |rvdff_714                        |     1|
|2661  |              \genblk9[2].buf_state_ff                                |rvdffs__parameterized1_422       |   104|
|2662  |                dffs                                                  |rvdff__parameterized1_713        |   104|
|2663  |              \genblk9[2].buf_szff                                    |rvdffs__parameterized4_423       |     2|
|2664  |                dffs                                                  |rvdff__parameterized4_712        |     2|
|2665  |              \genblk9[2].buf_unsignff                                |rvdffs_424                       |     1|
|2666  |                dffs                                                  |rvdff_711                        |     1|
|2667  |              \genblk9[2].buf_writeff                                 |rvdffs_425                       |     5|
|2668  |                dffs                                                  |rvdff_710                        |     5|
|2669  |              \genblk9[3].buf_addrff                                  |rvdffe_426                       |    70|
|2670  |                \genblock.dff                                         |rvdffs__parameterized2_708       |    70|
|2671  |                  dffs                                                |rvdff__parameterized2_709        |    70|
|2672  |              \genblk9[3].buf_ageff                                   |rvdff__parameterized13_427       |    12|
|2673  |              \genblk9[3].buf_byteenff                                |rvdffs__parameterized3_428       |     4|
|2674  |                dffs                                                  |rvdff__parameterized3_707        |     4|
|2675  |              \genblk9[3].buf_dataff                                  |rvdffe_429                       |    47|
|2676  |                \genblock.dff                                         |rvdffs__parameterized2_705       |    47|
|2677  |                  dffs                                                |rvdff__parameterized2_706        |    47|
|2678  |              \genblk9[3].buf_dualff                                  |rvdffs_430                       |     1|
|2679  |                dffs                                                  |rvdff_704                        |     1|
|2680  |              \genblk9[3].buf_dualhiff                                |rvdffs_431                       |     1|
|2681  |                dffs                                                  |rvdff_703                        |     1|
|2682  |              \genblk9[3].buf_dualtagff                               |rvdffs__parameterized1_432       |   289|
|2683  |                dffs                                                  |rvdff__parameterized1_702        |   289|
|2684  |              \genblk9[3].buf_errorff                                 |rvdffsc_433                      |     2|
|2685  |                dffsc                                                 |rvdff_701                        |     2|
|2686  |              \genblk9[3].buf_nbff                                    |rvdffs_434                       |     1|
|2687  |                dffs                                                  |rvdff_700                        |     1|
|2688  |              \genblk9[3].buf_nomergeff                               |rvdffs_435                       |     1|
|2689  |                dffs                                                  |rvdff_699                        |     1|
|2690  |              \genblk9[3].buf_samedwff                                |rvdffs_436                       |     1|
|2691  |                dffs                                                  |rvdff_698                        |     1|
|2692  |              \genblk9[3].buf_sideeffectff                            |rvdffs_437                       |     2|
|2693  |                dffs                                                  |rvdff_697                        |     2|
|2694  |              \genblk9[3].buf_state_ff                                |rvdffs__parameterized1_438       |   144|
|2695  |                dffs                                                  |rvdff__parameterized1_696        |   144|
|2696  |              \genblk9[3].buf_szff                                    |rvdffs__parameterized4_439       |     2|
|2697  |                dffs                                                  |rvdff__parameterized4_695        |     2|
|2698  |              \genblk9[3].buf_unsignff                                |rvdffs_440                       |     1|
|2699  |                dffs                                                  |rvdff_694                        |     1|
|2700  |              \genblk9[3].buf_writeff                                 |rvdffs_441                       |     3|
|2701  |                dffs                                                  |rvdff_693                        |     3|
|2702  |              \genblk9[4].buf_addrff                                  |rvdffe_442                       |    70|
|2703  |                \genblock.dff                                         |rvdffs__parameterized2_691       |    70|
|2704  |                  dffs                                                |rvdff__parameterized2_692        |    70|
|2705  |              \genblk9[4].buf_ageff                                   |rvdff__parameterized13_443       |    13|
|2706  |              \genblk9[4].buf_byteenff                                |rvdffs__parameterized3_444       |     4|
|2707  |                dffs                                                  |rvdff__parameterized3_690        |     4|
|2708  |              \genblk9[4].buf_dataff                                  |rvdffe_445                       |    51|
|2709  |                \genblock.dff                                         |rvdffs__parameterized2_688       |    51|
|2710  |                  dffs                                                |rvdff__parameterized2_689        |    51|
|2711  |              \genblk9[4].buf_dualff                                  |rvdffs_446                       |     3|
|2712  |                dffs                                                  |rvdff_687                        |     3|
|2713  |              \genblk9[4].buf_dualhiff                                |rvdffs_447                       |     1|
|2714  |                dffs                                                  |rvdff_686                        |     1|
|2715  |              \genblk9[4].buf_dualtagff                               |rvdffs__parameterized1_448       |     8|
|2716  |                dffs                                                  |rvdff__parameterized1_685        |     8|
|2717  |              \genblk9[4].buf_errorff                                 |rvdffsc_449                      |     3|
|2718  |                dffsc                                                 |rvdff_684                        |     3|
|2719  |              \genblk9[4].buf_nbff                                    |rvdffs_450                       |    26|
|2720  |                dffs                                                  |rvdff_683                        |    26|
|2721  |              \genblk9[4].buf_nomergeff                               |rvdffs_451                       |     1|
|2722  |                dffs                                                  |rvdff_682                        |     1|
|2723  |              \genblk9[4].buf_samedwff                                |rvdffs_452                       |     1|
|2724  |                dffs                                                  |rvdff_681                        |     1|
|2725  |              \genblk9[4].buf_sideeffectff                            |rvdffs_453                       |     1|
|2726  |                dffs                                                  |rvdff_680                        |     1|
|2727  |              \genblk9[4].buf_state_ff                                |rvdffs__parameterized1_454       |   116|
|2728  |                dffs                                                  |rvdff__parameterized1_679        |   116|
|2729  |              \genblk9[4].buf_szff                                    |rvdffs__parameterized4_455       |     2|
|2730  |                dffs                                                  |rvdff__parameterized4_678        |     2|
|2731  |              \genblk9[4].buf_unsignff                                |rvdffs_456                       |     1|
|2732  |                dffs                                                  |rvdff_677                        |     1|
|2733  |              \genblk9[4].buf_writeff                                 |rvdffs_457                       |     2|
|2734  |                dffs                                                  |rvdff_676                        |     2|
|2735  |              \genblk9[5].buf_addrff                                  |rvdffe_458                       |    71|
|2736  |                \genblock.dff                                         |rvdffs__parameterized2_674       |    71|
|2737  |                  dffs                                                |rvdff__parameterized2_675        |    71|
|2738  |              \genblk9[5].buf_ageff                                   |rvdff__parameterized13_459       |    12|
|2739  |              \genblk9[5].buf_byteenff                                |rvdffs__parameterized3_460       |     4|
|2740  |                dffs                                                  |rvdff__parameterized3_673        |     4|
|2741  |              \genblk9[5].buf_dataff                                  |rvdffe_461                       |    39|
|2742  |                \genblock.dff                                         |rvdffs__parameterized2_671       |    39|
|2743  |                  dffs                                                |rvdff__parameterized2_672        |    39|
|2744  |              \genblk9[5].buf_dualff                                  |rvdffs_462                       |     2|
|2745  |                dffs                                                  |rvdff_670                        |     2|
|2746  |              \genblk9[5].buf_dualhiff                                |rvdffs_463                       |     1|
|2747  |                dffs                                                  |rvdff_669                        |     1|
|2748  |              \genblk9[5].buf_dualtagff                               |rvdffs__parameterized1_464       |    47|
|2749  |                dffs                                                  |rvdff__parameterized1_668        |    47|
|2750  |              \genblk9[5].buf_errorff                                 |rvdffsc_465                      |     3|
|2751  |                dffsc                                                 |rvdff_667                        |     3|
|2752  |              \genblk9[5].buf_nbff                                    |rvdffs_466                       |     1|
|2753  |                dffs                                                  |rvdff_666                        |     1|
|2754  |              \genblk9[5].buf_nomergeff                               |rvdffs_467                       |     1|
|2755  |                dffs                                                  |rvdff_665                        |     1|
|2756  |              \genblk9[5].buf_samedwff                                |rvdffs_468                       |     1|
|2757  |                dffs                                                  |rvdff_664                        |     1|
|2758  |              \genblk9[5].buf_sideeffectff                            |rvdffs_469                       |     1|
|2759  |                dffs                                                  |rvdff_663                        |     1|
|2760  |              \genblk9[5].buf_state_ff                                |rvdffs__parameterized1_470       |   159|
|2761  |                dffs                                                  |rvdff__parameterized1_662        |   159|
|2762  |              \genblk9[5].buf_szff                                    |rvdffs__parameterized4_471       |     2|
|2763  |                dffs                                                  |rvdff__parameterized4_661        |     2|
|2764  |              \genblk9[5].buf_unsignff                                |rvdffs_472                       |     1|
|2765  |                dffs                                                  |rvdff_660                        |     1|
|2766  |              \genblk9[5].buf_writeff                                 |rvdffs_473                       |     3|
|2767  |                dffs                                                  |rvdff_659                        |     3|
|2768  |              \genblk9[6].buf_addrff                                  |rvdffe_474                       |   103|
|2769  |                \genblock.dff                                         |rvdffs__parameterized2_657       |   103|
|2770  |                  dffs                                                |rvdff__parameterized2_658        |   103|
|2771  |              \genblk9[6].buf_ageff                                   |rvdff__parameterized13_475       |    16|
|2772  |              \genblk9[6].buf_byteenff                                |rvdffs__parameterized3_476       |     4|
|2773  |                dffs                                                  |rvdff__parameterized3_656        |     4|
|2774  |              \genblk9[6].buf_dataff                                  |rvdffe_477                       |    68|
|2775  |                \genblock.dff                                         |rvdffs__parameterized2_654       |    68|
|2776  |                  dffs                                                |rvdff__parameterized2_655        |    68|
|2777  |              \genblk9[6].buf_dualff                                  |rvdffs_478                       |     2|
|2778  |                dffs                                                  |rvdff_653                        |     2|
|2779  |              \genblk9[6].buf_dualhiff                                |rvdffs_479                       |     1|
|2780  |                dffs                                                  |rvdff_652                        |     1|
|2781  |              \genblk9[6].buf_dualtagff                               |rvdffs__parameterized1_480       |     8|
|2782  |                dffs                                                  |rvdff__parameterized1_651        |     8|
|2783  |              \genblk9[6].buf_errorff                                 |rvdffsc_481                      |     5|
|2784  |                dffsc                                                 |rvdff_650                        |     5|
|2785  |              \genblk9[6].buf_nbff                                    |rvdffs_482                       |    22|
|2786  |                dffs                                                  |rvdff_649                        |    22|
|2787  |              \genblk9[6].buf_nomergeff                               |rvdffs_483                       |     1|
|2788  |                dffs                                                  |rvdff_648                        |     1|
|2789  |              \genblk9[6].buf_samedwff                                |rvdffs_484                       |     1|
|2790  |                dffs                                                  |rvdff_647                        |     1|
|2791  |              \genblk9[6].buf_sideeffectff                            |rvdffs_485                       |     1|
|2792  |                dffs                                                  |rvdff_646                        |     1|
|2793  |              \genblk9[6].buf_state_ff                                |rvdffs__parameterized1_486       |   117|
|2794  |                dffs                                                  |rvdff__parameterized1_645        |   117|
|2795  |              \genblk9[6].buf_szff                                    |rvdffs__parameterized4_487       |     2|
|2796  |                dffs                                                  |rvdff__parameterized4_644        |     2|
|2797  |              \genblk9[6].buf_unsignff                                |rvdffs_488                       |     1|
|2798  |                dffs                                                  |rvdff_643                        |     1|
|2799  |              \genblk9[6].buf_writeff                                 |rvdffs_489                       |     6|
|2800  |                dffs                                                  |rvdff_642                        |     6|
|2801  |              \genblk9[7].buf_addrff                                  |rvdffe_490                       |    70|
|2802  |                \genblock.dff                                         |rvdffs__parameterized2_640       |    70|
|2803  |                  dffs                                                |rvdff__parameterized2_641        |    70|
|2804  |              \genblk9[7].buf_ageff                                   |rvdff__parameterized13_491       |    15|
|2805  |              \genblk9[7].buf_byteenff                                |rvdffs__parameterized3_492       |     4|
|2806  |                dffs                                                  |rvdff__parameterized3_639        |     4|
|2807  |              \genblk9[7].buf_dataff                                  |rvdffe_493                       |    41|
|2808  |                \genblock.dff                                         |rvdffs__parameterized2_637       |    41|
|2809  |                  dffs                                                |rvdff__parameterized2_638        |    41|
|2810  |              \genblk9[7].buf_dualff                                  |rvdffs_494                       |     2|
|2811  |                dffs                                                  |rvdff_636                        |     2|
|2812  |              \genblk9[7].buf_dualhiff                                |rvdffs_495                       |     1|
|2813  |                dffs                                                  |rvdff_635                        |     1|
|2814  |              \genblk9[7].buf_dualtagff                               |rvdffs__parameterized1_496       |    12|
|2815  |                dffs                                                  |rvdff__parameterized1_634        |    12|
|2816  |              \genblk9[7].buf_errorff                                 |rvdffsc_497                      |     1|
|2817  |                dffsc                                                 |rvdff_633                        |     1|
|2818  |              \genblk9[7].buf_nbff                                    |rvdffs_498                       |     1|
|2819  |                dffs                                                  |rvdff_632                        |     1|
|2820  |              \genblk9[7].buf_nomergeff                               |rvdffs_499                       |     1|
|2821  |                dffs                                                  |rvdff_631                        |     1|
|2822  |              \genblk9[7].buf_samedwff                                |rvdffs_500                       |     1|
|2823  |                dffs                                                  |rvdff_630                        |     1|
|2824  |              \genblk9[7].buf_sideeffectff                            |rvdffs_501                       |     1|
|2825  |                dffs                                                  |rvdff_629                        |     1|
|2826  |              \genblk9[7].buf_state_ff                                |rvdffs__parameterized1_502       |    86|
|2827  |                dffs                                                  |rvdff__parameterized1_628        |    86|
|2828  |              \genblk9[7].buf_szff                                    |rvdffs__parameterized4_503       |     2|
|2829  |                dffs                                                  |rvdff__parameterized4_627        |     2|
|2830  |              \genblk9[7].buf_unsignff                                |rvdffs_504                       |     1|
|2831  |                dffs                                                  |rvdff_626                        |     1|
|2832  |              \genblk9[7].buf_writeff                                 |rvdffs_505                       |     3|
|2833  |                dffs                                                  |rvdff_625                        |     3|
|2834  |              ibuf_addrff                                             |rvdffe_506                       |   318|
|2835  |                \genblock.dff                                         |rvdffs__parameterized2_623       |   318|
|2836  |                  dffs                                                |rvdff__parameterized2_624        |   318|
|2837  |              ibuf_byteenff                                           |rvdffs__parameterized3_507       |    48|
|2838  |                dffs                                                  |rvdff__parameterized3_622        |    48|
|2839  |              ibuf_dataff                                             |rvdffe_508                       |    40|
|2840  |                \genblock.dff                                         |rvdffs__parameterized2_620       |    40|
|2841  |                  dffs                                                |rvdff__parameterized2_621        |    40|
|2842  |              ibuf_dualff                                             |rvdffs_509                       |     9|
|2843  |                dffs                                                  |rvdff_619                        |     9|
|2844  |              ibuf_dualtagff                                          |rvdffs__parameterized1_510       |     3|
|2845  |                dffs                                                  |rvdff__parameterized1_618        |     3|
|2846  |              ibuf_nbff                                               |rvdffs_511                       |     9|
|2847  |                dffs                                                  |rvdff_617                        |     9|
|2848  |              ibuf_nomergeff                                          |rvdffs_512                       |     2|
|2849  |                dffs                                                  |rvdff_616                        |     2|
|2850  |              ibuf_samedwff                                           |rvdffs_513                       |     9|
|2851  |                dffs                                                  |rvdff_615                        |     9|
|2852  |              ibuf_sideeffectff                                       |rvdffs_514                       |     9|
|2853  |                dffs                                                  |rvdff_614                        |     9|
|2854  |              ibuf_szff                                               |rvdffs__parameterized4_515       |    18|
|2855  |                dffs                                                  |rvdff__parameterized4_613        |    18|
|2856  |              ibuf_tagff                                              |rvdffs__parameterized1_516       |    29|
|2857  |                dffs                                                  |rvdff__parameterized1_612        |    29|
|2858  |              ibuf_timerff                                            |rvdff__parameterized1_517        |     8|
|2859  |              ibuf_unsignff                                           |rvdffs_518                       |     9|
|2860  |                dffs                                                  |rvdff_611                        |     9|
|2861  |              ibuf_valid_ff                                           |rvdffsc_519                      |     1|
|2862  |                dffsc                                                 |rvdff_610                        |     1|
|2863  |              ibuf_writeff                                            |rvdffs_520                       |    68|
|2864  |                dffs                                                  |rvdff_609                        |    68|
|2865  |              ld_bus_dataff                                           |rvdff__parameterized2_521        |    48|
|2866  |              ld_bus_errorff                                          |rvdff_522                        |     1|
|2867  |              ld_freezeff                                             |rvdffsc_523                      |     1|
|2868  |                dffsc                                                 |rvdff_608                        |     1|
|2869  |              lsu_FreezePtrff                                         |rvdffs__parameterized1_524       |   237|
|2870  |                dffs                                                  |rvdff__parameterized1_607        |   237|
|2871  |              lsu_WrPtr0_dc4ff                                        |rvdff__parameterized1_525        |    38|
|2872  |              lsu_WrPtr0_dc5ff                                        |rvdff__parameterized1_526        |   146|
|2873  |              lsu_WrPtr1_dc4ff                                        |rvdff__parameterized1_527        |     6|
|2874  |              lsu_WrPtr1_dc5ff                                        |rvdff__parameterized1_528        |    51|
|2875  |              lsu_axi_arready_ff                                      |rvdff_fpga__parameterized0_529   |     1|
|2876  |                dffs                                                  |rvdffs_605                       |     1|
|2877  |                  dffs                                                |rvdff_606                        |     1|
|2878  |              lsu_axi_arvalid_ff                                      |rvdff_fpga__parameterized0_530   |     1|
|2879  |                dffs                                                  |rvdffs_603                       |     1|
|2880  |                  dffs                                                |rvdff_604                        |     1|
|2881  |              lsu_axi_awready_ff                                      |rvdff_fpga__parameterized0_531   |     1|
|2882  |                dffs                                                  |rvdffs_601                       |     1|
|2883  |                  dffs                                                |rvdff_602                        |     1|
|2884  |              lsu_axi_awvalid_ff                                      |rvdff_fpga__parameterized0_532   |     1|
|2885  |                dffs                                                  |rvdffs_599                       |     1|
|2886  |                  dffs                                                |rvdff_600                        |     1|
|2887  |              lsu_axi_bid_ff                                          |rvdff_fpga__parameterized2_533   |    24|
|2888  |                dffs                                                  |rvdffs__parameterized3_597       |    24|
|2889  |                  dffs                                                |rvdff__parameterized3_598        |    24|
|2890  |              lsu_axi_bready_ff                                       |rvdff_fpga__parameterized0_534   |     1|
|2891  |                dffs                                                  |rvdffs_595                       |     1|
|2892  |                  dffs                                                |rvdff_596                        |     1|
|2893  |              lsu_axi_bresp_ff                                        |rvdff_fpga                       |     6|
|2894  |                dffs                                                  |rvdffs__parameterized4_593       |     6|
|2895  |                  dffs                                                |rvdff__parameterized4_594        |     6|
|2896  |              lsu_axi_bvalid_ff                                       |rvdff_fpga__parameterized0_535   |     1|
|2897  |                dffs                                                  |rvdffs_591                       |     1|
|2898  |                  dffs                                                |rvdff_592                        |     1|
|2899  |              lsu_axi_rdata_ff                                        |rvdffe__parameterized5_536       |   280|
|2900  |                \genblock.dff                                         |rvdffs__parameterized10_589      |   280|
|2901  |                  dffs                                                |rvdff__parameterized12_590       |   280|
|2902  |              lsu_axi_rid_ff                                          |rvdff_fpga__parameterized2_537   |    29|
|2903  |                dffs                                                  |rvdffs__parameterized3_587       |    29|
|2904  |                  dffs                                                |rvdff__parameterized3_588        |    29|
|2905  |              lsu_axi_rresp_ff                                        |rvdff_fpga_538                   |     3|
|2906  |                dffs                                                  |rvdffs__parameterized4_585       |     3|
|2907  |                  dffs                                                |rvdff__parameterized4_586        |     3|
|2908  |              lsu_axi_rvalid_ff                                       |rvdff_fpga__parameterized0_539   |     1|
|2909  |                dffs                                                  |rvdffs_583                       |     1|
|2910  |                  dffs                                                |rvdff_584                        |     1|
|2911  |              lsu_axi_wready_ff                                       |rvdff_fpga__parameterized0_540   |     3|
|2912  |                dffs                                                  |rvdffs_581                       |     3|
|2913  |                  dffs                                                |rvdff_582                        |     3|
|2914  |              lsu_axi_wvalid_ff                                       |rvdff_fpga__parameterized0_541   |     1|
|2915  |                dffs                                                  |rvdffs_579                       |     1|
|2916  |                  dffs                                                |rvdff_580                        |     1|
|2917  |              lsu_busreq_dc3ff                                        |rvdff_542                        |     9|
|2918  |              lsu_busreq_dc4ff                                        |rvdff_543                        |     8|
|2919  |              lsu_busreq_dc5ff                                        |rvdff_544                        |   237|
|2920  |              lsu_nonblock_load_valid_dc4ff                           |rvdff_545                        |     1|
|2921  |              lsu_nonblock_load_valid_dc5ff                           |rvdff_546                        |     1|
|2922  |              obuf_addrff                                             |rvdffe_547                       |    33|
|2923  |                \genblock.dff                                         |rvdffs__parameterized2_577       |    33|
|2924  |                  dffs                                                |rvdff__parameterized2_578        |    33|
|2925  |              obuf_byteenff                                           |rvdffs__parameterized11          |     8|
|2926  |                dffs                                                  |rvdff__parameterized13_576       |     8|
|2927  |              obuf_cmd_done_ff                                        |rvdff_fpga__parameterized0_548   |     3|
|2928  |                dffs                                                  |rvdffs_574                       |     3|
|2929  |                  dffs                                                |rvdff_575                        |     3|
|2930  |              obuf_data_done_ff                                       |rvdff_fpga__parameterized0_549   |     7|
|2931  |                dffs                                                  |rvdffs_572                       |     7|
|2932  |                  dffs                                                |rvdff_573                        |     7|
|2933  |              obuf_dataff                                             |rvdffe__parameterized5_550       |    64|
|2934  |                \genblock.dff                                         |rvdffs__parameterized10_570      |    64|
|2935  |                  dffs                                                |rvdff__parameterized12_571       |    64|
|2936  |              obuf_mergeff                                            |rvdffs_551                       |     1|
|2937  |                dffs                                                  |rvdff_569                        |     1|
|2938  |              obuf_sideeffectff                                       |rvdffs_552                       |     5|
|2939  |                dffs                                                  |rvdff_568                        |     5|
|2940  |              obuf_szff                                               |rvdffs__parameterized4_553       |     4|
|2941  |                dffs                                                  |rvdff__parameterized4_567        |     4|
|2942  |              obuf_tag0ff                                             |rvdffs__parameterized3_554       |   712|
|2943  |                dffs                                                  |rvdff__parameterized3_566        |   712|
|2944  |              obuf_tag1ff                                             |rvdffs__parameterized3_555       |    15|
|2945  |                dffs                                                  |rvdff__parameterized3_565        |    15|
|2946  |              obuf_timerff                                            |rvdff_fpga__parameterized1       |     4|
|2947  |                dffs                                                  |rvdffs__parameterized1_563       |     4|
|2948  |                  dffs                                                |rvdff__parameterized1_564        |     4|
|2949  |              obuf_valid_ff                                           |rvdffsc_fpga                     |     4|
|2950  |                dffs                                                  |rvdffs_561                       |     4|
|2951  |                  dffs                                                |rvdff_562                        |     4|
|2952  |              obuf_wren_ff                                            |rvdff_fpga__parameterized0_556   |     2|
|2953  |                dffs                                                  |rvdffs_559                       |     2|
|2954  |                  dffs                                                |rvdff_560                        |     2|
|2955  |              obuf_writeff                                            |rvdffs_557                       |     9|
|2956  |                dffs                                                  |rvdff_558                        |     9|
|2957  |            clken_ff                                                  |rvdff_357                        |     1|
|2958  |            is_sideeffects_dc4ff                                      |rvdff_358                        |     1|
|2959  |            is_sideeffects_dc5ff                                      |rvdff_359                        |     1|
|2960  |            ldst_dual_dc2ff                                           |rvdff_fpga__parameterized0_360   |     2|
|2961  |              dffs                                                    |rvdffs_375                       |     2|
|2962  |                dffs                                                  |rvdff_376                        |     2|
|2963  |            ldst_dual_dc3ff                                           |rvdff_fpga__parameterized0_361   |     1|
|2964  |              dffs                                                    |rvdffs_373                       |     1|
|2965  |                dffs                                                  |rvdff_374                        |     1|
|2966  |            ldst_dual_dc4ff                                           |rvdff_362                        |     2|
|2967  |            ldst_dual_dc5ff                                           |rvdff_363                        |     2|
|2968  |            lsu_byten_dc3ff                                           |rvdff_fpga__parameterized2_364   |     2|
|2969  |              dffs                                                    |rvdffs__parameterized3_371       |     2|
|2970  |                dffs                                                  |rvdff__parameterized3_372        |     2|
|2971  |            lsu_byten_dc4ff                                           |rvdff__parameterized3_365        |     6|
|2972  |            lsu_byten_dc5ff                                           |rvdff__parameterized3_366        |     7|
|2973  |            lsu_full_hit_dc3ff                                        |rvdff_fpga__parameterized0_367   |     1|
|2974  |              dffs                                                    |rvdffs_369                       |     1|
|2975  |                dffs                                                  |rvdff_370                        |     1|
|2976  |            lsu_fwddata_dc3ff                                         |rvdff__parameterized2_368        |    59|
|2977  |          clkdomain                                                   |lsu_clkdomain                    |     6|
|2978  |            lsu_c1_dc1_clkenff                                        |rvdff_343                        |     1|
|2979  |            lsu_c1_dc2_clkenff                                        |rvdff_344                        |     1|
|2980  |            lsu_freeze_c1_dc1_clkenff                                 |rvdff_fpga__parameterized0_345   |     1|
|2981  |              dffs                                                    |rvdffs_355                       |     1|
|2982  |                dffs                                                  |rvdff_356                        |     1|
|2983  |            lsu_freeze_c1_dc2_clkenff                                 |rvdff_fpga__parameterized0_346   |     1|
|2984  |              dffs                                                    |rvdffs_353                       |     1|
|2985  |                dffs                                                  |rvdff_354                        |     1|
|2986  |            lsu_freeze_c1_dc3_clkenff                                 |rvdff_fpga__parameterized0_347   |     1|
|2987  |              dffs                                                    |rvdffs_351                       |     1|
|2988  |                dffs                                                  |rvdff_352                        |     1|
|2989  |            lsu_freeze_c1_dc4_clkenff                                 |rvdff_fpga__parameterized0_348   |     1|
|2990  |              dffs                                                    |rvdffs_349                       |     1|
|2991  |                dffs                                                  |rvdff_350                        |     1|
|2992  |          dccm_ctl                                                    |lsu_dccm_ctl                     |   270|
|2993  |            \Gen_dccm_enable.dccm_data_ecc_hi_ff                      |rvdff_fpga__parameterized5       |     9|
|2994  |              dffs                                                    |rvdffs__parameterized30_341      |     9|
|2995  |                dffs                                                  |rvdff__parameterized34_342       |     9|
|2996  |            \Gen_dccm_enable.dccm_data_ecc_lo_ff                      |rvdff_fpga__parameterized5_326   |     9|
|2997  |              dffs                                                    |rvdffs__parameterized30          |     9|
|2998  |                dffs                                                  |rvdff__parameterized34           |     9|
|2999  |            \Gen_dccm_enable.dccm_data_hi_ff                          |rvdff_fpga__parameterized4       |   121|
|3000  |              dffs                                                    |rvdffs__parameterized2_339       |   121|
|3001  |                dffs                                                  |rvdff__parameterized2_340        |   121|
|3002  |            \Gen_dccm_enable.dccm_data_lo_ff                          |rvdff_fpga__parameterized4_327   |   119|
|3003  |              dffs                                                    |rvdffs__parameterized2_337       |   119|
|3004  |                dffs                                                  |rvdff__parameterized2_338        |   119|
|3005  |            \Gen_dccm_enable.dccm_rden_dc2ff                          |rvdff_fpga__parameterized0_328   |     2|
|3006  |              dffs                                                    |rvdffs_335                       |     2|
|3007  |                dffs                                                  |rvdff_336                        |     2|
|3008  |            \Gen_dccm_enable.dccm_rden_dc3ff                          |rvdff_fpga__parameterized0_329   |     1|
|3009  |              dffs                                                    |rvdffs_333                       |     1|
|3010  |                dffs                                                  |rvdff_334                        |     1|
|3011  |            picm_data_ff                                              |rvdffe_330                       |     9|
|3012  |              \genblock.dff                                           |rvdffs__parameterized2_331       |     9|
|3013  |                dffs                                                  |rvdff__parameterized2_332        |     9|
|3014  |          ecc                                                         |lsu_ecc                          |    21|
|3015  |            \Gen_dccm_enable.lsu_ecc_encode                           |rvecc_encode                     |    21|
|3016  |          lsu_i0_valid_dc1ff                                          |rvdff_fpga__parameterized0       |     2|
|3017  |            dffs                                                      |rvdffs_324                       |     2|
|3018  |              dffs                                                    |rvdff_325                        |     2|
|3019  |          lsu_i0_valid_dc2ff                                          |rvdff_fpga__parameterized0_66    |     2|
|3020  |            dffs                                                      |rvdffs_322                       |     2|
|3021  |              dffs                                                    |rvdff_323                        |     2|
|3022  |          lsu_i0_valid_dc3ff                                          |rvdff_fpga__parameterized0_67    |     3|
|3023  |            dffs                                                      |rvdffs_320                       |     3|
|3024  |              dffs                                                    |rvdff_321                        |     3|
|3025  |          lsu_i0_valid_dc4ff                                          |rvdff_fpga__parameterized0_68    |     1|
|3026  |            dffs                                                      |rvdffs_318                       |     1|
|3027  |              dffs                                                    |rvdff_319                        |     1|
|3028  |          lsu_i0_valid_dc5ff                                          |rvdff_69                         |     1|
|3029  |          lsu_lsc_ctl                                                 |lsu_lsc_ctl                      |  2835|
|3030  |            access_fault_dc2ff                                        |rvdff_fpga__parameterized0_235   |    10|
|3031  |              dffs                                                    |rvdffs_316                       |    10|
|3032  |                dffs                                                  |rvdff_317                        |    10|
|3033  |            access_fault_dc3ff                                        |rvdff_fpga__parameterized0_236   |     1|
|3034  |              dffs                                                    |rvdffs_314                       |     1|
|3035  |                dffs                                                  |rvdff_315                        |     1|
|3036  |            addr_external_dc2ff                                       |rvdff_fpga__parameterized0_237   |     1|
|3037  |              dffs                                                    |rvdffs_312                       |     1|
|3038  |                dffs                                                  |rvdff_313                        |     1|
|3039  |            addr_external_dc3ff                                       |rvdff_fpga__parameterized0_238   |     1|
|3040  |              dffs                                                    |rvdffs_310                       |     1|
|3041  |                dffs                                                  |rvdff_311                        |     1|
|3042  |            addr_in_dccm_dc2ff                                        |rvdff_fpga__parameterized0_239   |    12|
|3043  |              dffs                                                    |rvdffs_308                       |    12|
|3044  |                dffs                                                  |rvdff_309                        |    12|
|3045  |            addr_in_dccm_dc3ff                                        |rvdff_fpga__parameterized0_240   |     2|
|3046  |              dffs                                                    |rvdffs_306                       |     2|
|3047  |                dffs                                                  |rvdff_307                        |     2|
|3048  |            addr_in_pic_dc2ff                                         |rvdff_fpga__parameterized0_241   |     3|
|3049  |              dffs                                                    |rvdffs_304                       |     3|
|3050  |                dffs                                                  |rvdff_305                        |     3|
|3051  |            addr_in_pic_dc3ff                                         |rvdff_fpga__parameterized0_242   |     3|
|3052  |              dffs                                                    |rvdffs_302                       |     3|
|3053  |                dffs                                                  |rvdff_303                        |     3|
|3054  |            addrcheck                                                 |lsu_addrcheck                    |     4|
|3055  |              is_sideeffects_dc2ff                                    |rvdff_fpga__parameterized0_296   |     2|
|3056  |                dffs                                                  |rvdffs_300                       |     2|
|3057  |                  dffs                                                |rvdff_301                        |     2|
|3058  |              is_sideeffects_dc3ff                                    |rvdff_fpga__parameterized0_297   |     2|
|3059  |                dffs                                                  |rvdffs_298                       |     2|
|3060  |                  dffs                                                |rvdff_299                        |     2|
|3061  |            end_addr_dc2ff                                            |rvdffe_243                       |    90|
|3062  |              \genblock.dff                                           |rvdffs__parameterized2_294       |    90|
|3063  |                dffs                                                  |rvdff__parameterized2_295        |    90|
|3064  |            end_addr_dc3ff                                            |rvdffe_244                       |    65|
|3065  |              \genblock.dff                                           |rvdffs__parameterized2_292       |    65|
|3066  |                dffs                                                  |rvdff__parameterized2_293        |    65|
|3067  |            end_addr_dc4ff                                            |rvdff__parameterized2_245        |    59|
|3068  |            end_addr_dc5ff                                            |rvdff__parameterized2_246        |    91|
|3069  |            lsadder                                                   |rvlsadder                        |    17|
|3070  |            lsu_pkt_dc1ff                                             |rvdffe__parameterized22          |   114|
|3071  |              \genblock.dff                                           |rvdffs__parameterized29_290      |   114|
|3072  |                dffs                                                  |rvdff__parameterized25_291       |   114|
|3073  |            lsu_pkt_dc2ff                                             |rvdffe__parameterized22_247      |   208|
|3074  |              \genblock.dff                                           |rvdffs__parameterized29_288      |   208|
|3075  |                dffs                                                  |rvdff__parameterized25_289       |   208|
|3076  |            lsu_pkt_dc3ff                                             |rvdffe__parameterized22_248      |   646|
|3077  |              \genblock.dff                                           |rvdffs__parameterized29          |   646|
|3078  |                dffs                                                  |rvdff__parameterized25_287       |   646|
|3079  |            lsu_pkt_dc4ff                                             |rvdff__parameterized25           |     4|
|3080  |            lsu_pkt_dc5ff                                             |rvdff__parameterized25_249       |    24|
|3081  |            lsu_pkt_vlddc1ff                                          |rvdff_fpga__parameterized0_250   |    12|
|3082  |              dffs                                                    |rvdffs_285                       |    12|
|3083  |                dffs                                                  |rvdff_286                        |    12|
|3084  |            lsu_pkt_vlddc2ff                                          |rvdff_fpga__parameterized0_251   |     8|
|3085  |              dffs                                                    |rvdffs_283                       |     8|
|3086  |                dffs                                                  |rvdff_284                        |     8|
|3087  |            lsu_pkt_vlddc3ff                                          |rvdff_fpga__parameterized0_252   |    18|
|3088  |              dffs                                                    |rvdffs_281                       |    18|
|3089  |                dffs                                                  |rvdff_282                        |    18|
|3090  |            lsu_pkt_vlddc4ff                                          |rvdff_253                        |     1|
|3091  |            lsu_pkt_vlddc5ff                                          |rvdff_254                        |     5|
|3092  |            lsu_result_corr_dc4ff                                     |rvdff__parameterized2_255        |    32|
|3093  |            misaligned_fault_dc2ff                                    |rvdff_fpga__parameterized0_256   |     1|
|3094  |              dffs                                                    |rvdffs_279                       |     1|
|3095  |                dffs                                                  |rvdff_280                        |     1|
|3096  |            misaligned_fault_dc3ff                                    |rvdff_fpga__parameterized0_257   |     4|
|3097  |              dffs                                                    |rvdffs_277                       |     4|
|3098  |                dffs                                                  |rvdff_278                        |     4|
|3099  |            offsetff                                                  |rvdffe__parameterized13          |    25|
|3100  |              \genblock.dff                                           |rvdffs__parameterized19          |    25|
|3101  |                dffs                                                  |rvdff__parameterized22           |    25|
|3102  |            rs1ff                                                     |rvdffe_258                       |   109|
|3103  |              \genblock.dff                                           |rvdffs__parameterized2_275       |   109|
|3104  |                dffs                                                  |rvdff__parameterized2_276        |   109|
|3105  |            sadc2ff                                                   |rvdffe_259                       |   190|
|3106  |              \genblock.dff                                           |rvdffs__parameterized2_273       |   190|
|3107  |                dffs                                                  |rvdff__parameterized2_274        |   190|
|3108  |            sadc3ff                                                   |rvdffe_260                       |   286|
|3109  |              \genblock.dff                                           |rvdffs__parameterized2_271       |   286|
|3110  |                dffs                                                  |rvdff__parameterized2_272        |   286|
|3111  |            sadc4ff                                                   |rvdff__parameterized2_261        |   170|
|3112  |            sadc5ff                                                   |rvdff__parameterized2_262        |   223|
|3113  |            sddc1ff                                                   |rvdffe__parameterized5           |    65|
|3114  |              \genblock.dff                                           |rvdffs__parameterized10_269      |    65|
|3115  |                dffs                                                  |rvdff__parameterized12_270       |    65|
|3116  |            sddc2ff                                                   |rvdffe__parameterized5_263       |    64|
|3117  |              \genblock.dff                                           |rvdffs__parameterized10_267      |    64|
|3118  |                dffs                                                  |rvdff__parameterized12_268       |    64|
|3119  |            sddc3ff                                                   |rvdffe__parameterized5_264       |    80|
|3120  |              \genblock.dff                                           |rvdffs__parameterized10          |    80|
|3121  |                dffs                                                  |rvdff__parameterized12           |    80|
|3122  |            sddc4ff                                                   |rvdff__parameterized2_265        |    84|
|3123  |            sddc5ff                                                   |rvdff__parameterized2_266        |   102|
|3124  |          lsu_single_ecc_err_dc4                                      |rvdff_70                         |     1|
|3125  |          lsu_single_ecc_err_dc5                                      |rvdff_71                         |     1|
|3126  |          stbuf                                                       |lsu_stbuf                        |  3042|
|3127  |            \GenStBuf[0].stbuf_addr_in_picff                          |rvdffs_72                        |     1|
|3128  |              dffs                                                    |rvdff_234                        |     1|
|3129  |            \GenStBuf[0].stbuf_addrff                                 |rvdffe__parameterized0           |    18|
|3130  |              \genblock.dff                                           |rvdffs__parameterized5_232       |    18|
|3131  |                dffs                                                  |rvdff__parameterized5_233        |    18|
|3132  |            \GenStBuf[0].stbuf_byteenff                               |rvdffs__parameterized3_73        |    98|
|3133  |              dffs                                                    |rvdff__parameterized3_231        |    98|
|3134  |            \GenStBuf[0].stbuf_data_vldff                             |rvdffsc                          |    19|
|3135  |              dffsc                                                   |rvdff_230                        |    19|
|3136  |            \GenStBuf[0].stbuf_dataff                                 |rvdffe                           |    80|
|3137  |              \genblock.dff                                           |rvdffs__parameterized2_228       |    80|
|3138  |                dffs                                                  |rvdff__parameterized2_229        |    80|
|3139  |            \GenStBuf[0].stbuf_dma_picff                              |rvdffs_74                        |     1|
|3140  |              dffs                                                    |rvdff_227                        |     1|
|3141  |            \GenStBuf[0].stbuf_drain_vldff                            |rvdffsc_75                       |     1|
|3142  |              dffsc                                                   |rvdff_226                        |     1|
|3143  |            \GenStBuf[0].stbuf_flush_vldff                            |rvdffsc_76                       |     1|
|3144  |              dffsc                                                   |rvdff_225                        |     1|
|3145  |            \GenStBuf[1].stbuf_addr_in_picff                          |rvdffs_77                        |     1|
|3146  |              dffs                                                    |rvdff_224                        |     1|
|3147  |            \GenStBuf[1].stbuf_addrff                                 |rvdffe__parameterized0_78        |    18|
|3148  |              \genblock.dff                                           |rvdffs__parameterized5_222       |    18|
|3149  |                dffs                                                  |rvdff__parameterized5_223        |    18|
|3150  |            \GenStBuf[1].stbuf_byteenff                               |rvdffs__parameterized3_79        |    91|
|3151  |              dffs                                                    |rvdff__parameterized3_221        |    91|
|3152  |            \GenStBuf[1].stbuf_data_vldff                             |rvdffsc_80                       |    14|
|3153  |              dffsc                                                   |rvdff_220                        |    14|
|3154  |            \GenStBuf[1].stbuf_dataff                                 |rvdffe_81                        |    61|
|3155  |              \genblock.dff                                           |rvdffs__parameterized2_218       |    61|
|3156  |                dffs                                                  |rvdff__parameterized2_219        |    61|
|3157  |            \GenStBuf[1].stbuf_dma_picff                              |rvdffs_82                        |     2|
|3158  |              dffs                                                    |rvdff_217                        |     2|
|3159  |            \GenStBuf[1].stbuf_drain_vldff                            |rvdffsc_83                       |     2|
|3160  |              dffsc                                                   |rvdff_216                        |     2|
|3161  |            \GenStBuf[1].stbuf_flush_vldff                            |rvdffsc_84                       |     1|
|3162  |              dffsc                                                   |rvdff_215                        |     1|
|3163  |            \GenStBuf[2].stbuf_addr_in_picff                          |rvdffs_85                        |     1|
|3164  |              dffs                                                    |rvdff_214                        |     1|
|3165  |            \GenStBuf[2].stbuf_addrff                                 |rvdffe__parameterized0_86        |    24|
|3166  |              \genblock.dff                                           |rvdffs__parameterized5_212       |    24|
|3167  |                dffs                                                  |rvdff__parameterized5_213        |    24|
|3168  |            \GenStBuf[2].stbuf_byteenff                               |rvdffs__parameterized3_87        |    81|
|3169  |              dffs                                                    |rvdff__parameterized3_211        |    81|
|3170  |            \GenStBuf[2].stbuf_data_vldff                             |rvdffsc_88                       |     6|
|3171  |              dffsc                                                   |rvdff_210                        |     6|
|3172  |            \GenStBuf[2].stbuf_dataff                                 |rvdffe_89                        |   136|
|3173  |              \genblock.dff                                           |rvdffs__parameterized2_208       |   136|
|3174  |                dffs                                                  |rvdff__parameterized2_209        |   136|
|3175  |            \GenStBuf[2].stbuf_dma_picff                              |rvdffs_90                        |     1|
|3176  |              dffs                                                    |rvdff_207                        |     1|
|3177  |            \GenStBuf[2].stbuf_drain_vldff                            |rvdffsc_91                       |     1|
|3178  |              dffsc                                                   |rvdff_206                        |     1|
|3179  |            \GenStBuf[2].stbuf_flush_vldff                            |rvdffsc_92                       |     1|
|3180  |              dffsc                                                   |rvdff_205                        |     1|
|3181  |            \GenStBuf[3].stbuf_addr_in_picff                          |rvdffs_93                        |     1|
|3182  |              dffs                                                    |rvdff_204                        |     1|
|3183  |            \GenStBuf[3].stbuf_addrff                                 |rvdffe__parameterized0_94        |    26|
|3184  |              \genblock.dff                                           |rvdffs__parameterized5_202       |    26|
|3185  |                dffs                                                  |rvdff__parameterized5_203        |    26|
|3186  |            \GenStBuf[3].stbuf_byteenff                               |rvdffs__parameterized3_95        |   100|
|3187  |              dffs                                                    |rvdff__parameterized3_201        |   100|
|3188  |            \GenStBuf[3].stbuf_data_vldff                             |rvdffsc_96                       |     3|
|3189  |              dffsc                                                   |rvdff_200                        |     3|
|3190  |            \GenStBuf[3].stbuf_dataff                                 |rvdffe_97                        |    73|
|3191  |              \genblock.dff                                           |rvdffs__parameterized2_198       |    73|
|3192  |                dffs                                                  |rvdff__parameterized2_199        |    73|
|3193  |            \GenStBuf[3].stbuf_dma_picff                              |rvdffs_98                        |     1|
|3194  |              dffs                                                    |rvdff_197                        |     1|
|3195  |            \GenStBuf[3].stbuf_drain_vldff                            |rvdffsc_99                       |     2|
|3196  |              dffsc                                                   |rvdff_196                        |     2|
|3197  |            \GenStBuf[3].stbuf_flush_vldff                            |rvdffsc_100                      |     1|
|3198  |              dffsc                                                   |rvdff_195                        |     1|
|3199  |            \GenStBuf[4].stbuf_addr_in_picff                          |rvdffs_101                       |     1|
|3200  |              dffs                                                    |rvdff_194                        |     1|
|3201  |            \GenStBuf[4].stbuf_addrff                                 |rvdffe__parameterized0_102       |    18|
|3202  |              \genblock.dff                                           |rvdffs__parameterized5_192       |    18|
|3203  |                dffs                                                  |rvdff__parameterized5_193        |    18|
|3204  |            \GenStBuf[4].stbuf_byteenff                               |rvdffs__parameterized3_103       |    83|
|3205  |              dffs                                                    |rvdff__parameterized3_191        |    83|
|3206  |            \GenStBuf[4].stbuf_data_vldff                             |rvdffsc_104                      |     2|
|3207  |              dffsc                                                   |rvdff_190                        |     2|
|3208  |            \GenStBuf[4].stbuf_dataff                                 |rvdffe_105                       |    99|
|3209  |              \genblock.dff                                           |rvdffs__parameterized2_188       |    99|
|3210  |                dffs                                                  |rvdff__parameterized2_189        |    99|
|3211  |            \GenStBuf[4].stbuf_dma_picff                              |rvdffs_106                       |     2|
|3212  |              dffs                                                    |rvdff_187                        |     2|
|3213  |            \GenStBuf[4].stbuf_drain_vldff                            |rvdffsc_107                      |     1|
|3214  |              dffsc                                                   |rvdff_186                        |     1|
|3215  |            \GenStBuf[4].stbuf_flush_vldff                            |rvdffsc_108                      |     1|
|3216  |              dffsc                                                   |rvdff_185                        |     1|
|3217  |            \GenStBuf[5].stbuf_addr_in_picff                          |rvdffs_109                       |     1|
|3218  |              dffs                                                    |rvdff_184                        |     1|
|3219  |            \GenStBuf[5].stbuf_addrff                                 |rvdffe__parameterized0_110       |    16|
|3220  |              \genblock.dff                                           |rvdffs__parameterized5_182       |    16|
|3221  |                dffs                                                  |rvdff__parameterized5_183        |    16|
|3222  |            \GenStBuf[5].stbuf_byteenff                               |rvdffs__parameterized3_111       |    81|
|3223  |              dffs                                                    |rvdff__parameterized3_181        |    81|
|3224  |            \GenStBuf[5].stbuf_data_vldff                             |rvdffsc_112                      |     7|
|3225  |              dffsc                                                   |rvdff_180                        |     7|
|3226  |            \GenStBuf[5].stbuf_dataff                                 |rvdffe_113                       |    75|
|3227  |              \genblock.dff                                           |rvdffs__parameterized2_178       |    75|
|3228  |                dffs                                                  |rvdff__parameterized2_179        |    75|
|3229  |            \GenStBuf[5].stbuf_dma_picff                              |rvdffs_114                       |     1|
|3230  |              dffs                                                    |rvdff_177                        |     1|
|3231  |            \GenStBuf[5].stbuf_drain_vldff                            |rvdffsc_115                      |     2|
|3232  |              dffsc                                                   |rvdff_176                        |     2|
|3233  |            \GenStBuf[5].stbuf_flush_vldff                            |rvdffsc_116                      |     1|
|3234  |              dffsc                                                   |rvdff_175                        |     1|
|3235  |            \GenStBuf[6].stbuf_addr_in_picff                          |rvdffs_117                       |     1|
|3236  |              dffs                                                    |rvdff_174                        |     1|
|3237  |            \GenStBuf[6].stbuf_addrff                                 |rvdffe__parameterized0_118       |    24|
|3238  |              \genblock.dff                                           |rvdffs__parameterized5_172       |    24|
|3239  |                dffs                                                  |rvdff__parameterized5_173        |    24|
|3240  |            \GenStBuf[6].stbuf_byteenff                               |rvdffs__parameterized3_119       |    83|
|3241  |              dffs                                                    |rvdff__parameterized3_171        |    83|
|3242  |            \GenStBuf[6].stbuf_data_vldff                             |rvdffsc_120                      |     2|
|3243  |              dffsc                                                   |rvdff_170                        |     2|
|3244  |            \GenStBuf[6].stbuf_dataff                                 |rvdffe_121                       |   119|
|3245  |              \genblock.dff                                           |rvdffs__parameterized2_168       |   119|
|3246  |                dffs                                                  |rvdff__parameterized2_169        |   119|
|3247  |            \GenStBuf[6].stbuf_dma_picff                              |rvdffs_122                       |     1|
|3248  |              dffs                                                    |rvdff_167                        |     1|
|3249  |            \GenStBuf[6].stbuf_drain_vldff                            |rvdffsc_123                      |     1|
|3250  |              dffsc                                                   |rvdff_166                        |     1|
|3251  |            \GenStBuf[6].stbuf_flush_vldff                            |rvdffsc_124                      |     1|
|3252  |              dffsc                                                   |rvdff_165                        |     1|
|3253  |            \GenStBuf[7].stbuf_addr_in_picff                          |rvdffs_125                       |     1|
|3254  |              dffs                                                    |rvdff_164                        |     1|
|3255  |            \GenStBuf[7].stbuf_addrff                                 |rvdffe__parameterized0_126       |    26|
|3256  |              \genblock.dff                                           |rvdffs__parameterized5           |    26|
|3257  |                dffs                                                  |rvdff__parameterized5            |    26|
|3258  |            \GenStBuf[7].stbuf_byteenff                               |rvdffs__parameterized3_127       |    83|
|3259  |              dffs                                                    |rvdff__parameterized3_163        |    83|
|3260  |            \GenStBuf[7].stbuf_data_vldff                             |rvdffsc_128                      |     2|
|3261  |              dffsc                                                   |rvdff_162                        |     2|
|3262  |            \GenStBuf[7].stbuf_dataff                                 |rvdffe_129                       |    70|
|3263  |              \genblock.dff                                           |rvdffs__parameterized2_160       |    70|
|3264  |                dffs                                                  |rvdff__parameterized2_161        |    70|
|3265  |            \GenStBuf[7].stbuf_dma_picff                              |rvdffs_130                       |     1|
|3266  |              dffs                                                    |rvdff_159                        |     1|
|3267  |            \GenStBuf[7].stbuf_drain_vldff                            |rvdffsc_131                      |     2|
|3268  |              dffsc                                                   |rvdff_158                        |     2|
|3269  |            \GenStBuf[7].stbuf_flush_vldff                            |rvdffsc_132                      |     1|
|3270  |              dffsc                                                   |rvdff_157                        |     1|
|3271  |            RdPtrff                                                   |rvdffs__parameterized1           |   197|
|3272  |              dffs                                                    |rvdff__parameterized1_156        |   197|
|3273  |            WrPtr_dc4ff                                               |rvdff__parameterized1            |     3|
|3274  |            WrPtr_dc5ff                                               |rvdff__parameterized1_133        |    11|
|3275  |            WrPtrff                                                   |rvdffs__parameterized1_134       |   756|
|3276  |              dffs                                                    |rvdff__parameterized1_155        |   756|
|3277  |            dual_stbuf_write_dc4ff                                    |rvdff_135                        |     1|
|3278  |            dual_stbuf_write_dc5ff                                    |rvdff_136                        |     1|
|3279  |            ldst_dual_dc2ff                                           |rvdff_fpga__parameterized0_137   |     1|
|3280  |              dffs                                                    |rvdffs_153                       |     1|
|3281  |                dffs                                                  |rvdff_154                        |     1|
|3282  |            ldst_dual_dc3ff                                           |rvdff_fpga__parameterized0_138   |     1|
|3283  |              dffs                                                    |rvdffs_151                       |     1|
|3284  |                dffs                                                  |rvdff_152                        |     1|
|3285  |            ldst_reqvld_dc4ff                                         |rvdff_139                        |     1|
|3286  |            ldst_reqvld_dc5ff                                         |rvdff_140                        |     1|
|3287  |            stbuf_fwdbyteen_hi_dc3ff                                  |rvdff_fpga__parameterized2       |     4|
|3288  |              dffs                                                    |rvdffs__parameterized3_149       |     4|
|3289  |                dffs                                                  |rvdff__parameterized3_150        |     4|
|3290  |            stbuf_fwdbyteen_lo_dc3ff                                  |rvdff_fpga__parameterized2_141   |     4|
|3291  |              dffs                                                    |rvdffs__parameterized3_147       |     4|
|3292  |                dffs                                                  |rvdff__parameterized3_148        |     4|
|3293  |            stbuf_fwddata_hi_dc3ff                                    |rvdffe_142                       |   171|
|3294  |              \genblock.dff                                           |rvdffs__parameterized2_145       |   171|
|3295  |                dffs                                                  |rvdff__parameterized2_146        |   171|
|3296  |            stbuf_fwddata_lo_dc3ff                                    |rvdffe_143                       |   214|
|3297  |              \genblock.dff                                           |rvdffs__parameterized2           |   214|
|3298  |                dffs                                                  |rvdff__parameterized2_144        |   214|
|3299  |        pic_ctrl_inst                                                 |pic_ctrl                         |   336|
|3300  |          \SETREG[1].NON_ZERO_INT.config_gw_inst                      |configurable_gw                  |     1|
|3301  |            int_pend_ff                                               |rvdff_65                         |     1|
|3302  |          \SETREG[1].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4           |     3|
|3303  |            dffs                                                      |rvdff__parameterized4_64         |     3|
|3304  |          \SETREG[1].NON_ZERO_INT.intenable_ff                        |rvdffs                           |     1|
|3305  |            dffs                                                      |rvdff_63                         |     1|
|3306  |          \SETREG[1].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3           |     5|
|3307  |            dffs                                                      |rvdff__parameterized3_62         |     5|
|3308  |          \SETREG[2].NON_ZERO_INT.config_gw_inst                      |configurable_gw_0                |     1|
|3309  |            int_pend_ff                                               |rvdff_61                         |     1|
|3310  |          \SETREG[2].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_1         |    21|
|3311  |            dffs                                                      |rvdff__parameterized4_60         |    21|
|3312  |          \SETREG[2].NON_ZERO_INT.intenable_ff                        |rvdffs_2                         |     1|
|3313  |            dffs                                                      |rvdff_59                         |     1|
|3314  |          \SETREG[2].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_3         |     4|
|3315  |            dffs                                                      |rvdff__parameterized3_58         |     4|
|3316  |          \SETREG[3].NON_ZERO_INT.config_gw_inst                      |configurable_gw_4                |     1|
|3317  |            int_pend_ff                                               |rvdff_57                         |     1|
|3318  |          \SETREG[3].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_5         |     6|
|3319  |            dffs                                                      |rvdff__parameterized4_56         |     6|
|3320  |          \SETREG[3].NON_ZERO_INT.intenable_ff                        |rvdffs_6                         |     1|
|3321  |            dffs                                                      |rvdff_55                         |     1|
|3322  |          \SETREG[3].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_7         |     5|
|3323  |            dffs                                                      |rvdff__parameterized3_54         |     5|
|3324  |          \SETREG[4].NON_ZERO_INT.config_gw_inst                      |configurable_gw_8                |     1|
|3325  |            int_pend_ff                                               |rvdff_53                         |     1|
|3326  |          \SETREG[4].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_9         |    12|
|3327  |            dffs                                                      |rvdff__parameterized4_52         |    12|
|3328  |          \SETREG[4].NON_ZERO_INT.intenable_ff                        |rvdffs_10                        |     1|
|3329  |            dffs                                                      |rvdff_51                         |     1|
|3330  |          \SETREG[4].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_11        |     4|
|3331  |            dffs                                                      |rvdff__parameterized3_50         |     4|
|3332  |          \SETREG[5].NON_ZERO_INT.config_gw_inst                      |configurable_gw_12               |     1|
|3333  |            int_pend_ff                                               |rvdff_49                         |     1|
|3334  |          \SETREG[5].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_13        |     5|
|3335  |            dffs                                                      |rvdff__parameterized4_48         |     5|
|3336  |          \SETREG[5].NON_ZERO_INT.intenable_ff                        |rvdffs_14                        |     1|
|3337  |            dffs                                                      |rvdff_47                         |     1|
|3338  |          \SETREG[5].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_15        |     5|
|3339  |            dffs                                                      |rvdff__parameterized3_46         |     5|
|3340  |          \SETREG[6].NON_ZERO_INT.config_gw_inst                      |configurable_gw_16               |     1|
|3341  |            int_pend_ff                                               |rvdff_45                         |     1|
|3342  |          \SETREG[6].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_17        |    32|
|3343  |            dffs                                                      |rvdff__parameterized4_44         |    32|
|3344  |          \SETREG[6].NON_ZERO_INT.intenable_ff                        |rvdffs_18                        |     1|
|3345  |            dffs                                                      |rvdff_43                         |     1|
|3346  |          \SETREG[6].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_19        |     4|
|3347  |            dffs                                                      |rvdff__parameterized3_42         |     4|
|3348  |          \SETREG[7].NON_ZERO_INT.config_gw_inst                      |configurable_gw_20               |     1|
|3349  |            int_pend_ff                                               |rvdff_41                         |     1|
|3350  |          \SETREG[7].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_21        |     5|
|3351  |            dffs                                                      |rvdff__parameterized4_40         |     5|
|3352  |          \SETREG[7].NON_ZERO_INT.intenable_ff                        |rvdffs_22                        |     1|
|3353  |            dffs                                                      |rvdff_39                         |     1|
|3354  |          \SETREG[7].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_23        |     5|
|3355  |            dffs                                                      |rvdff__parameterized3_38         |     5|
|3356  |          \SETREG[8].NON_ZERO_INT.config_gw_inst                      |configurable_gw_24               |     1|
|3357  |            int_pend_ff                                               |rvdff_37                         |     1|
|3358  |          \SETREG[8].NON_ZERO_INT.gw_config_ff                        |rvdffs__parameterized4_25        |    14|
|3359  |            dffs                                                      |rvdff__parameterized4            |    14|
|3360  |          \SETREG[8].NON_ZERO_INT.intenable_ff                        |rvdffs_26                        |     1|
|3361  |            dffs                                                      |rvdff_36                         |     1|
|3362  |          \SETREG[8].NON_ZERO_INT.intpriority_ff                      |rvdffs__parameterized3_27        |     4|
|3363  |            dffs                                                      |rvdff__parameterized3_35         |     4|
|3364  |          claimid_ff                                                  |rvdff__parameterized13           |     4|
|3365  |          config_reg_ff                                               |rvdffs_28                        |    12|
|3366  |            dffs                                                      |rvdff_34                         |    12|
|3367  |          mexintpend_ff                                               |rvdff                            |     1|
|3368  |          picm_add_flop                                               |rvdff__parameterized2            |   156|
|3369  |          picm_dat_flop                                               |rvdff__parameterized2_29         |     5|
|3370  |          picm_mke_flop                                               |rvdff_30                         |     1|
|3371  |          picm_rde_flop                                               |rvdff_31                         |     1|
|3372  |          picm_wre_flop                                               |rvdff_32                         |     1|
|3373  |          pl_ff                                                       |rvdff__parameterized3            |     4|
|3374  |          wake_up_ff                                                  |rvdff_33                         |     1|
+------+----------------------------------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:34 ; elapsed = 00:12:15 . Memory (MB): peak = 1164.363 ; gain = 149.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 223 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:34 ; elapsed = 00:12:19 . Memory (MB): peak = 1164.363 ; gain = 149.043
Synthesis Optimization Complete : Time (s): cpu = 00:07:34 ; elapsed = 00:12:19 . Memory (MB): peak = 1164.363 ; gain = 149.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.730 ; gain = 2.574
INFO: [Netlist 29-17] Analyzing 1052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1342.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
375 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:30 ; elapsed = 00:13:28 . Memory (MB): peak = 1342.598 ; gain = 327.277
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_swerv_wrapper_verilog_0_0_synth_1/BD_swerv_wrapper_verilog_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 1710.250 ; gain = 367.652
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1710.250 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1710.250 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3373 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_swerv_wrapper_verilog_0_0_synth_1/BD_swerv_wrapper_verilog_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.316 ; gain = 0.020
INFO: [runtcl-4] Executing : report_utilization -file BD_swerv_wrapper_verilog_0_0_utilization_synth.rpt -pb BD_swerv_wrapper_verilog_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1718.316 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  6 17:08:37 2022...
