// Seed: 1353124805
module module_0 (
    output tri id_0
);
  logic id_2;
  assign id_2 = id_2;
  wire id_3;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output wor  id_0,
    output wire id_1,
    input  wand id_2,
    input  wire id_3,
    output wire id_4,
    output wand id_5
);
  assign id_5 = -1;
  module_0 modCall_1 (id_1);
  tri0 id_7 = 1;
endmodule
module module_2 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output logic id_4,
    input wor id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8
);
  assign id_3 = id_2;
  module_0 modCall_1 (id_3);
  always id_4 <= id_8;
endmodule
