Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 14:08:51 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+----------------------------------------+------------------+----------------+
|   Clock Signal   |                  Enable Signal                  |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------+----------------------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | u_uart_tx/o_data4_out                           | i_btnC_IBUF                            |                1 |              1 |
| ~i_clk_IBUF_BUFG |                                                 |                                        |                2 |              2 |
|  i_clk_IBUF_BUFG | u_uart_rx/n_data_counter0                       | u_uart_rx/n_data_counter[3]_i_1__0_n_0 |                1 |              4 |
|  i_clk_IBUF_BUFG | u_uart_rx/timer0                                | u_uart_rx/timer[3]_i_1_n_0             |                1 |              4 |
|  i_clk_IBUF_BUFG | u_uart_tx/n_data_counter[3]_i_2__0_n_0          | u_uart_tx/n_data_counter[3]_i_1_n_0    |                1 |              4 |
|  i_clk_IBUF_BUFG | u_uart_tx/timer0                                | u_iface/u_FIFO_tx/SR[0]                |                2 |              4 |
|  i_clk_IBUF_BUFG |                                                 |                                        |                3 |              5 |
|  i_clk_IBUF_BUFG | u_iface/u_FIFO_rx/E[0]                          | i_btnC_IBUF                            |                2 |              6 |
| ~i_clk_IBUF_BUFG |                                                 | i_btnC_IBUF                            |                2 |              6 |
|  i_clk_IBUF_BUFG | u_br_gen/brgen_valid_urx                        | i_btnC_IBUF                            |                2 |              7 |
|  i_clk_IBUF_BUFG | u_iface/u_FIFO_rx/FSM_onehot_state_reg[0][0]    | i_btnC_IBUF                            |                3 |              8 |
|  i_clk_IBUF_BUFG | u_iface/u_FIFO_rx/FSM_onehot_state_reg[1][0]    | i_btnC_IBUF                            |                3 |              8 |
|  i_clk_IBUF_BUFG | u_uart_rx/o_data0                               | i_btnC_IBUF                            |                1 |              8 |
|  i_clk_IBUF_BUFG | u_uart_tx/data[7]_i_1_n_0                       | i_btnC_IBUF                            |                2 |              8 |
|  i_clk_IBUF_BUFG |                                                 | i_btnC_IBUF                            |                3 |              9 |
|  i_clk_IBUF_BUFG |                                                 | u_br_gen/counter[9]_i_1_n_0            |                3 |             10 |
| ~i_clk_IBUF_BUFG | u_iface/u_FIFO_tx/p_0_in__0                     |                                        |                2 |             16 |
| ~i_clk_IBUF_BUFG | u_iface/u_FIFO_rx/buffer_reg_0_3_0_5_i_2__0_n_0 |                                        |                2 |             16 |
+------------------+-------------------------------------------------+----------------------------------------+------------------+----------------+


