// This is a code snippet in VERILOG
module add_sub(input [31:0] a, input [31:0] b, input sub, output [31:0] result);

	// declare internal wires and registers
	wire [31:0] a_neg;
	wire [31:0] b_neg;
	reg [31:0] sum;
	reg [31:0] diff;

	// add logic for determining whether to add or subtract
	assign a_neg = sub ? ~a + 1'b1 : a;
	assign b_neg = sub ? ~b + 1'b1 : b;

	// adder/subtractor logic
	always @(a_neg or b_neg) begin
		if(sub) begin // subtraction
			diff = a_neg + b_neg;
		end
		else begin // addition
			sum = a_neg + b_neg;
		end
	end

	// assign result based on addition or subtraction
	assign result = sub ? diff : sum;

endmodule