
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Thu Apr 23 03:41:49 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\designer\FFT_Accel_system\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                      Requested     Requested     Clock                                                                       Clock                   Clock
Level     Clock                                                      Frequency     Period        Type                                                                        Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                                    default_clkgroup        0    
1 .         FFT_Accel_system_sb_0/CCC_0/GL0                          100.0 MHz     10.000        generated (from FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        842  
1 .         FFT_Accel_system_sb_0/CCC_0/GL1                          125.0 MHz     8.000         generated (from FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        1    
                                                                                                                                                                                                          
0 -       FFT_Accel_system|GMII_RX_CLK                               100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_0     1    
==========================================================================================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                                                                     Clock Pin                                                                    Non-clock Pin     Non-clock Pin                               
Clock                                                      Load      Pin                                                                        Seq Example                                                                  Seq Example       Comb Example                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     0         FFT_Accel_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                                                                            -                 -                                           
FFT_Accel_system_sb_0/CCC_0/GL0                            842       FFT_Accel_system_sb_0.CCC_0.CCC_INST.GL0(CCC)                              FFT_AHB_Wrapper_0.FFT_out_data_ready_last.C                                  -                 FFT_Accel_system_sb_0.CCC_0.GL0_INST.I(BUFG)
FFT_Accel_system_sb_0/CCC_0/GL1                            1         FFT_Accel_system_sb_0.CCC_0.CCC_INST.GL1(CCC)                              FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST.GTX_CLKPF     -                 FFT_Accel_system_sb_0.CCC_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                                                                                                           
FFT_Accel_system|GMII_RX_CLK                               1         GMII_RX_CLK(port)                                                          FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST.RX_CLKPF      -                 -                                           
===========================================================================================================================================================================================================================================================================================
