module modN_counter(input clk,rst,output reg [3:0]q);
always @ (posedge clk or posedge rst)
begin
if(rst)
q<=4'b0;
else if (q==9)
q<=4'b0;
else
q<=q+1;
end
endmodule

//TESTBENCH
module tb_modN_counter();
reg clk,rst;
wire [3:0]q;
modN_counter m1(clk,rst,q);
always
#5 clk=~clk;
initial
begin
rst=1; clk=0;
#10; rst=0; #200; rst=1;
#10; $stop;
end
endmodule
