{
  "module_name": "fsl_spdif.h",
  "hash_id": "44865027bf22de25428dbf93498a8fe5a2b89f5f3be14019c7331f01f1d0b52f",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_spdif.h",
  "human_readable_source": " \n \n\n#ifndef _FSL_SPDIF_DAI_H\n#define _FSL_SPDIF_DAI_H\n\n \n#define REG_SPDIF_SCR \t\t\t0x0\t \n#define REG_SPDIF_SRCD\t\t \t0x4\t \n#define REG_SPDIF_SRPC\t\t\t0x8\t \n#define REG_SPDIF_SIE\t\t\t0xc\t \n#define REG_SPDIF_SIS\t\t\t0x10\t \n#define REG_SPDIF_SIC\t\t\t0x10\t \n#define REG_SPDIF_SRL\t\t\t0x14\t \n#define REG_SPDIF_SRR\t\t\t0x18\t \n#define REG_SPDIF_SRCSH\t\t\t0x1c\t \n#define REG_SPDIF_SRCSL\t\t\t0x20\t \n#define REG_SPDIF_SRU\t\t\t0x24\t \n#define REG_SPDIF_SRQ\t\t\t0x28\t \n#define REG_SPDIF_STL\t\t\t0x2C\t \n#define REG_SPDIF_STR\t\t\t0x30\t \n#define REG_SPDIF_STCSCH\t\t0x34\t \n#define REG_SPDIF_STCSCL\t\t0x38\t \n#define REG_SPDIF_STCSPH\t\t0x3C\t \n#define REG_SPDIF_STCSPL\t\t0x40\t \n#define REG_SPDIF_SRFM\t\t\t0x44\t \n#define REG_SPDIF_STC\t\t\t0x50\t \n\n#define REG_SPDIF_SRCCA_31_0\t\t0x60\t \n#define REG_SPDIF_SRCCA_63_32\t\t0x64\t \n#define REG_SPDIF_SRCCA_95_64\t\t0x68\t \n#define REG_SPDIF_SRCCA_127_96\t\t0x6C\t \n#define REG_SPDIF_SRCCA_159_128\t\t0x70\t \n#define REG_SPDIF_SRCCA_191_160\t\t0x74\t \n#define REG_SPDIF_STCCA_31_0\t\t0x78\t \n#define REG_SPDIF_STCCA_63_32\t\t0x7C\t \n#define REG_SPDIF_STCCA_95_64\t\t0x80\t \n#define REG_SPDIF_STCCA_127_96\t\t0x84\t \n#define REG_SPDIF_STCCA_159_128\t\t0x88\t \n#define REG_SPDIF_STCCA_191_160\t\t0x8C\t \n\n \n#define SCR_RXFIFO_CTL_OFFSET\t\t23\n#define SCR_RXFIFO_CTL_MASK\t\t(1 << SCR_RXFIFO_CTL_OFFSET)\n#define SCR_RXFIFO_CTL_ZERO\t\t(1 << SCR_RXFIFO_CTL_OFFSET)\n#define SCR_RXFIFO_OFF_OFFSET\t\t22\n#define SCR_RXFIFO_OFF_MASK\t\t(1 << SCR_RXFIFO_OFF_OFFSET)\n#define SCR_RXFIFO_OFF\t\t\t(1 << SCR_RXFIFO_OFF_OFFSET)\n#define SCR_RXFIFO_RST_OFFSET\t\t21\n#define SCR_RXFIFO_RST_MASK\t\t(1 << SCR_RXFIFO_RST_OFFSET)\n#define SCR_RXFIFO_RST\t\t\t(1 << SCR_RXFIFO_RST_OFFSET)\n#define SCR_RXFIFO_FSEL_OFFSET\t\t19\n#define SCR_RXFIFO_FSEL_MASK\t\t(0x3 << SCR_RXFIFO_FSEL_OFFSET)\n#define SCR_RXFIFO_FSEL_IF0\t\t(0x0 << SCR_RXFIFO_FSEL_OFFSET)\n#define SCR_RXFIFO_FSEL_IF4\t\t(0x1 << SCR_RXFIFO_FSEL_OFFSET)\n#define SCR_RXFIFO_FSEL_IF8\t\t(0x2 << SCR_RXFIFO_FSEL_OFFSET)\n#define SCR_RXFIFO_FSEL_IF12\t\t(0x3 << SCR_RXFIFO_FSEL_OFFSET)\n#define SCR_RXFIFO_AUTOSYNC_OFFSET\t18\n#define SCR_RXFIFO_AUTOSYNC_MASK\t(1 << SCR_RXFIFO_AUTOSYNC_OFFSET)\n#define SCR_RXFIFO_AUTOSYNC\t\t(1 << SCR_RXFIFO_AUTOSYNC_OFFSET)\n#define SCR_TXFIFO_AUTOSYNC_OFFSET\t17\n#define SCR_TXFIFO_AUTOSYNC_MASK\t(1 << SCR_TXFIFO_AUTOSYNC_OFFSET)\n#define SCR_TXFIFO_AUTOSYNC\t\t(1 << SCR_TXFIFO_AUTOSYNC_OFFSET)\n#define SCR_TXFIFO_FSEL_OFFSET\t\t15\n#define SCR_TXFIFO_FSEL_MASK\t\t(0x3 << SCR_TXFIFO_FSEL_OFFSET)\n#define SCR_TXFIFO_FSEL_IF0\t\t(0x0 << SCR_TXFIFO_FSEL_OFFSET)\n#define SCR_TXFIFO_FSEL_IF4\t\t(0x1 << SCR_TXFIFO_FSEL_OFFSET)\n#define SCR_TXFIFO_FSEL_IF8\t\t(0x2 << SCR_TXFIFO_FSEL_OFFSET)\n#define SCR_TXFIFO_FSEL_IF12\t\t(0x3 << SCR_TXFIFO_FSEL_OFFSET)\n#define SCR_RAW_CAPTURE_MODE\t\tBIT(14)\n#define SCR_LOW_POWER\t\t\t(1 << 13)\n#define SCR_SOFT_RESET\t\t\t(1 << 12)\n#define SCR_TXFIFO_CTRL_OFFSET\t\t10\n#define SCR_TXFIFO_CTRL_MASK\t\t(0x3 << SCR_TXFIFO_CTRL_OFFSET)\n#define SCR_TXFIFO_CTRL_ZERO\t\t(0x0 << SCR_TXFIFO_CTRL_OFFSET)\n#define SCR_TXFIFO_CTRL_NORMAL\t\t(0x1 << SCR_TXFIFO_CTRL_OFFSET)\n#define SCR_TXFIFO_CTRL_ONESAMPLE\t(0x2 << SCR_TXFIFO_CTRL_OFFSET)\n#define SCR_DMA_RX_EN_OFFSET\t\t9\n#define SCR_DMA_RX_EN_MASK\t\t(1 << SCR_DMA_RX_EN_OFFSET)\n#define SCR_DMA_RX_EN\t\t\t(1 << SCR_DMA_RX_EN_OFFSET)\n#define SCR_DMA_TX_EN_OFFSET\t\t8\n#define SCR_DMA_TX_EN_MASK\t\t(1 << SCR_DMA_TX_EN_OFFSET)\n#define SCR_DMA_TX_EN\t\t\t(1 << SCR_DMA_TX_EN_OFFSET)\n#define SCR_VAL_OFFSET\t\t\t5\n#define SCR_VAL_MASK\t\t\t(1 << SCR_VAL_OFFSET)\n#define SCR_VAL_CLEAR\t\t\t(1 << SCR_VAL_OFFSET)\n#define SCR_TXSEL_OFFSET\t\t2\n#define SCR_TXSEL_MASK\t\t\t(0x7 << SCR_TXSEL_OFFSET)\n#define SCR_TXSEL_OFF\t\t\t(0 << SCR_TXSEL_OFFSET)\n#define SCR_TXSEL_RX\t\t\t(1 << SCR_TXSEL_OFFSET)\n#define SCR_TXSEL_NORMAL\t\t(0x5 << SCR_TXSEL_OFFSET)\n#define SCR_USRC_SEL_OFFSET\t\t0x0\n#define SCR_USRC_SEL_MASK\t\t(0x3 << SCR_USRC_SEL_OFFSET)\n#define SCR_USRC_SEL_NONE\t\t(0x0 << SCR_USRC_SEL_OFFSET)\n#define SCR_USRC_SEL_RECV\t\t(0x1 << SCR_USRC_SEL_OFFSET)\n#define SCR_USRC_SEL_CHIP\t\t(0x3 << SCR_USRC_SEL_OFFSET)\n\n#define SCR_DMA_xX_EN(tx)\t\t(tx ? SCR_DMA_TX_EN : SCR_DMA_RX_EN)\n\n \n#define SRCD_CD_USER_OFFSET\t\t1\n#define SRCD_CD_USER\t\t\t(1 << SRCD_CD_USER_OFFSET)\n\n \n#define SRPC_DPLL_LOCKED\t\t(1 << 6)\n#define SRPC_CLKSRC_SEL_OFFSET\t\t7\n#define SRPC_CLKSRC_SEL_MASK\t\t(0xf << SRPC_CLKSRC_SEL_OFFSET)\n#define SRPC_CLKSRC_SEL_SET(x)\t\t((x << SRPC_CLKSRC_SEL_OFFSET) & SRPC_CLKSRC_SEL_MASK)\n#define SRPC_CLKSRC_SEL_LOCKED_OFFSET1\t5\n#define SRPC_CLKSRC_SEL_LOCKED_OFFSET2\t2\n#define SRPC_GAINSEL_OFFSET\t\t3\n#define SRPC_GAINSEL_MASK\t\t(0x7 << SRPC_GAINSEL_OFFSET)\n#define SRPC_GAINSEL_SET(x)\t\t((x << SRPC_GAINSEL_OFFSET) & SRPC_GAINSEL_MASK)\n\n#define SRPC_CLKSRC_MAX\t\t\t16\n\nenum spdif_gainsel {\n\tGAINSEL_MULTI_24 = 0,\n\tGAINSEL_MULTI_16,\n\tGAINSEL_MULTI_12,\n\tGAINSEL_MULTI_8,\n\tGAINSEL_MULTI_6,\n\tGAINSEL_MULTI_4,\n\tGAINSEL_MULTI_3,\n};\n#define GAINSEL_MULTI_MAX\t\t(GAINSEL_MULTI_3 + 1)\n#define SPDIF_DEFAULT_GAINSEL\t\tGAINSEL_MULTI_8\n\n \n#define INT_DPLL_LOCKED\t\t\t(1 << 20)\n#define INT_TXFIFO_UNOV\t\t\t(1 << 19)\n#define INT_TXFIFO_RESYNC\t\t(1 << 18)\n#define INT_CNEW\t\t\t(1 << 17)\n#define INT_VAL_NOGOOD\t\t\t(1 << 16)\n#define INT_SYM_ERR\t\t\t(1 << 15)\n#define INT_BIT_ERR\t\t\t(1 << 14)\n#define INT_URX_FUL\t\t\t(1 << 10)\n#define INT_URX_OV\t\t\t(1 << 9)\n#define INT_QRX_FUL\t\t\t(1 << 8)\n#define INT_QRX_OV\t\t\t(1 << 7)\n#define INT_UQ_SYNC\t\t\t(1 << 6)\n#define INT_UQ_ERR\t\t\t(1 << 5)\n#define INT_RXFIFO_UNOV\t\t\t(1 << 4)\n#define INT_RXFIFO_RESYNC\t\t(1 << 3)\n#define INT_LOSS_LOCK\t\t\t(1 << 2)\n#define INT_TX_EM\t\t\t(1 << 1)\n#define INT_RXFIFO_FUL\t\t\t(1 << 0)\n\n \n#define STC_SYSCLK_DF_OFFSET\t\t11\n#define STC_SYSCLK_DF_MASK\t\t(0x1ff << STC_SYSCLK_DF_OFFSET)\n#define STC_SYSCLK_DF(x)\t\t((((x) - 1) << STC_SYSCLK_DF_OFFSET) & STC_SYSCLK_DF_MASK)\n#define STC_TXCLK_SRC_OFFSET\t\t8\n#define STC_TXCLK_SRC_MASK\t\t(0x7 << STC_TXCLK_SRC_OFFSET)\n#define STC_TXCLK_SRC_SET(x)\t\t((x << STC_TXCLK_SRC_OFFSET) & STC_TXCLK_SRC_MASK)\n#define STC_TXCLK_ALL_EN_OFFSET\t\t7\n#define STC_TXCLK_ALL_EN_MASK\t\t(1 << STC_TXCLK_ALL_EN_OFFSET)\n#define STC_TXCLK_ALL_EN\t\t(1 << STC_TXCLK_ALL_EN_OFFSET)\n#define STC_TXCLK_DF_OFFSET\t\t0\n#define STC_TXCLK_DF_MASK\t\t(0x7f << STC_TXCLK_DF_OFFSET)\n#define STC_TXCLK_DF(x)\t\t((((x) - 1) << STC_TXCLK_DF_OFFSET) & STC_TXCLK_DF_MASK)\n#define STC_TXCLK_SRC_MAX\t\t8\n\n#define STC_TXCLK_SPDIF_ROOT\t\t1\n\n \nenum spdif_txrate {\n\tSPDIF_TXRATE_22050 = 0,\n\tSPDIF_TXRATE_32000,\n\tSPDIF_TXRATE_44100,\n\tSPDIF_TXRATE_48000,\n\tSPDIF_TXRATE_88200,\n\tSPDIF_TXRATE_96000,\n\tSPDIF_TXRATE_176400,\n\tSPDIF_TXRATE_192000,\n};\n#define SPDIF_TXRATE_MAX\t\t(SPDIF_TXRATE_192000 + 1)\n\n\n#define SPDIF_CSTATUS_BYTE\t\t6\n#define SPDIF_UBITS_SIZE\t\t96\n#define SPDIF_QSUB_SIZE\t\t\t(SPDIF_UBITS_SIZE / 8)\n\n\n#define FSL_SPDIF_RATES_PLAYBACK\t(SNDRV_PCM_RATE_22050 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_32000 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_44100 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_48000 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_88200 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_96000 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_176400 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_192000)\n\n#define FSL_SPDIF_RATES_CAPTURE\t\t(SNDRV_PCM_RATE_16000 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_32000 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_44100 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_48000 |\t\\\n\t\t\t\t\t SNDRV_PCM_RATE_88200 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_64000 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_96000 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_176400 | \\\n\t\t\t\t\t SNDRV_PCM_RATE_192000)\n\n#define FSL_SPDIF_FORMATS_PLAYBACK\t(SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\t\t\t SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\t\t\t SNDRV_PCM_FMTBIT_S24_LE)\n\n#define FSL_SPDIF_FORMATS_CAPTURE\t(SNDRV_PCM_FMTBIT_S24_LE)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}