// Seed: 1508022192
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    output wire id_2,
    input  wire id_3,
    input  wire id_4,
    input  tri  id_5,
    input  wire id_6,
    output tri1 id_7,
    output wand id_8
);
  supply0 id_10;
  assign id_10 = 1;
  wire id_11;
  wire id_12, id_13;
  wire  id_14 = 1;
  logic id_15;
  assign module_1.id_5 = 0;
  final disable id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd1
) (
    output uwire id_0,
    input wor id_1,
    input supply1 _id_2,
    input tri id_3[1 : id_2],
    output tri id_4,
    input supply1 id_5
);
  tri0 id_7 = id_2 ^ id_2;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_1,
      id_3,
      id_3,
      id_5,
      id_4,
      id_4
  );
  assign id_0 = 1 - id_1;
endmodule
