{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 22:42:05 2017 " "Info: Processing started: Thu Sep 14 22:42:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Csc21100_Half_adder -c Csc21100_Half_adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Csc21100_Half_adder -c Csc21100_Half_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_4_bit_add_sub_symbol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_4_bit_add_sub_symbol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_4_bit_add_sub_symbol " "Info: Found entity 1: Block_4_bit_add_sub_symbol" {  } { { "Block_4_bit_add_sub_symbol.bdf" "" { Schematic "G:/Csc21100/Csc21100_Half_adder/Block_4_bit_add_sub_symbol.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_4_bit_add_sub_symbol " "Info: Elaborating entity \"Block_4_bit_add_sub_symbol\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "block_4_bit_add_sub.bdf 1 1 " "Warning: Using design file block_4_bit_add_sub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block_4_bit_add_sub " "Info: Found entity 1: block_4_bit_add_sub" {  } { { "block_4_bit_add_sub.bdf" "" { Schematic "G:/Csc21100/Csc21100_Half_adder/block_4_bit_add_sub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_4_bit_add_sub Block_4_bit_add_sub:inst " "Info: Elaborating entity \"Block_4_bit_add_sub\" for hierarchy \"Block_4_bit_add_sub:inst\"" {  } { { "Block_4_bit_add_sub_symbol.bdf" "inst" { Schematic "G:/Csc21100/Csc21100_Half_adder/Block_4_bit_add_sub_symbol.bdf" { { 48 344 440 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "block_logic_2_half_adder.bdf 1 1 " "Warning: Using design file block_logic_2_half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block_logic_2_half_adder " "Info: Found entity 1: block_logic_2_half_adder" {  } { { "block_logic_2_half_adder.bdf" "" { Schematic "G:/Csc21100/Csc21100_Half_adder/block_logic_2_half_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_logic_2_half_adder Block_4_bit_add_sub:inst\|Block_logic_2_half_adder:inst " "Info: Elaborating entity \"Block_logic_2_half_adder\" for hierarchy \"Block_4_bit_add_sub:inst\|Block_logic_2_half_adder:inst\"" {  } { { "Block_4_bit_add_sub.bdf" "inst" { Schematic "G:/Csc21100/Csc21100_Half_adder/Block_4_bit_add_sub.bdf" { { 24 424 520 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "block_logic_gates.bdf 1 1 " "Warning: Using design file block_logic_gates.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block_logic_gates " "Info: Found entity 1: block_logic_gates" {  } { { "block_logic_gates.bdf" "" { Schematic "G:/Csc21100/Csc21100_Half_adder/block_logic_gates.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_logic_gates Block_4_bit_add_sub:inst\|Block_logic_2_half_adder:inst\|Block_logic_gates:inst " "Info: Elaborating entity \"Block_logic_gates\" for hierarchy \"Block_4_bit_add_sub:inst\|Block_logic_2_half_adder:inst\|Block_logic_gates:inst\"" {  } { { "Block_logic_2_half_adder.bdf" "inst" { Schematic "G:/Csc21100/Csc21100_Half_adder/Block_logic_2_half_adder.bdf" { { 88 272 368 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Info: Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 22:42:23 2017 " "Info: Processing ended: Thu Sep 14 22:42:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
