{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716280449855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716280449856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 09:34:09 2024 " "Processing started: Tue May 21 09:34:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716280449856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280449856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AirFryer -c AirFryer " "Command: quartus_map --read_settings_files=on --write_settings_files=off AirFryer -c AirFryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280449856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716280450005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716280450005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AirFryerFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AirFryerFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AirFryerFSM-Behavioral " "Found design unit 1: AirFryerFSM-Behavioral" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/AirFryerFSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456951 ""} { "Info" "ISGN_ENTITY_NAME" "1 AirFryerFSM " "Found entity 1: AirFryerFSM" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/AirFryerFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClkDividerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClkDividerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456951 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456951 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"fsm\";  expecting \"(\", or \"'\", or \".\" AirFryer.vhd(29) " "VHDL syntax error at AirFryer.vhd(29) near text \"fsm\";  expecting \"(\", or \"'\", or \".\"" {  } { { "AirFryer.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/AirFryer.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"(\", or an identifier (\"end\" is a reserved keyword), or  unary operator AirFryer.vhd(37) " "VHDL syntax error at AirFryer.vhd(37) near text \"end\";  expecting \"(\", or an identifier (\"end\" is a reserved keyword), or  unary operator" {  } { { "AirFryer.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/AirFryer.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AirFryer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file AirFryer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement TimerN.vhd(39) " "VHDL syntax error at TimerN.vhd(39) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "TimerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerN.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" TimerN.vhd(39) " "VHDL syntax error at TimerN.vhd(39) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "TimerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerN.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement TimerN.vhd(58) " "VHDL syntax error at TimerN.vhd(58) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "TimerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerN.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" TimerN.vhd(58) " "VHDL syntax error at TimerN.vhd(58) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "TimerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerN.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement TimerN.vhd(77) " "VHDL syntax error at TimerN.vhd(77) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "TimerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerN.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" TimerN.vhd(77) " "VHDL syntax error at TimerN.vhd(77) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "TimerN.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerN.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerN.vhd 0 0 " "Found 0 design units, including 0 entities, in source file TimerN.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerM-Behavioral " "Found design unit 1: TimerM-Behavioral" {  } { { "TimerM.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456953 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerM " "Found entity 1: TimerM" {  } { { "TimerM.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TimerM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TempCtrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TempCtrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempCtrl-Behavioral " "Found design unit 1: TempCtrl-Behavioral" {  } { { "TempCtrl.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TempCtrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456953 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempCtrl " "Found entity 1: TempCtrl" {  } { { "TempCtrl.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/ProjFinal/TempCtrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716280456953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280456953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716280457081 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 21 09:34:17 2024 " "Processing ended: Tue May 21 09:34:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716280457081 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716280457081 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716280457081 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716280457081 ""}
