<root><simulation><result_generated_time />2023-05-12 16:51:53<layer><layer_spec />{'B': 1, 'K': 192, 'C': 32, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 25088, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 192.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />6/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [112, 1, 1], 'O': [448, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 2), ('OY', 4)]], [[('K', 4)], [('C', 2), ('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('OY', 7)], [('OX', 2), ('OY', 4), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('OY', 7), ('K', 4)], [('OX', 2), ('OY', 4), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 2), ('C', 2)], [('C', 8), ('K', 2), ('K', 3), ('OX', 7)], []]<I />[[('K', 4), ('OX', 2), ('C', 2), ('C', 8), ('K', 2), ('K', 3)], [('OX', 7)], []]<O />[[('K', 4), ('OX', 2), ('C', 2), ('C', 8)], [('K', 2), ('K', 3), ('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [56.0, 2, 7, 1], 'I': [8.0, 24.0, 1.0, 1.0], 'O': [2.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 49152, 49152], 'I': [256, 200704, 200704], 'O': [64, 1204224, 1204224], 'O_partial': [64, 0, 0], 'O_final': [0, 1204224, 1204224]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.5, 0.01, 0.0], 'O': [0.12, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.12, 0.04, 0.0]}<effective_mem_size_bit />{'W': [32, 49152, 49152], 'I': [256, 200704, 200704], 'O': [64, 602112, 1204224], 'O_partial': [64, 0, 0], 'O_final': [0, 602112, 1204224]}<total_unit_count />{'W': [896, 16, 1, 1], 'I': [896, 112, 1, 1], 'O': [896, 448, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [112, 112, 1, 1], 'O': [448, 448, 1, 1]}<duplicate_unit_count />{'W': [56.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[86016, 43008], [43008, 6144], [6144, 0]]<I />[[150528, 25088], [25088, 25088], [25088, 0]]<O />[[(2257920, 2408448), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(2257920, 2408448), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[10752, 5376], [672, 96], [24, 0]]<I />[[18816, 3136], [392, 392], [98, 0]]<O />[[(282240, 301056), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([282240, 301056], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />688128</mac_count></basic_info><energy><total_energy />10565934.1<mem_energy_breakdown><W />[5.6, 79.7, 32.0]<I />[7.5, 77.7, 130.5]<O />[210.9, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />34406.4<total />10564141.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8019<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9165<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5866<latency_cycle_without_data_loading />5376<ideal_computing_cycle />5376<data_loading><load_cycle_total />490<load_cycle_individual />{'W': [2, 96, 0], 'I': [56, 392, 0]}<load_cycle_combined />{'W': 96, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-5375], [-5025, -4690], [-5376, -5376]], 'I': [[-5375], [-4584, -4272], [-5376, -5376]], 'O': [[-5376], [-5334, -3024], [-3024, -4788]]}<mem_stall_cycle_shared />{'W': [[-5375], [-5025, 0], [0, 0]], 'I': [[-5375], [-4584, 0], [0, 0]], 'O': [[-5376], [-5334, -3024], [-3024, -4788]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 49152, 49152], 'I': [256, 200704, 200704], 'O': [64, 1204224, 1204224], 'O_partial': [64, 0, 0], 'O_final': [0, 1204224, 1204224]}<data_size_each_level_total />{'W': [1024, 49152, 49152], 'I': [28672, 200704, 200704], 'O': [28672, 1204224, 1204224]}<loop_cycles_each_level />{'W': [16, 5376, 5376], 'I': [768, 5376, 5376], 'O': [128, 5376, 5376]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [6, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [64.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 0.3], [37.3, 37.3], [37.3, 37.3]], 'O': [[8.0, 0.5], [224.0, 224.0], [224.0, 224.0]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [64.0, 64.0], [64.0, 9.1]], 'I': [[8.0, 2.0], [224.0, 37.3], [37.3, 37.3]], 'O': [[8.0, 8.0], [3584.0, 224.0], [224.0, 224.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [64.0, 9.1], [9.1, 0]], 'I': [[8.0, 0.3], [37.3, 37.3], [37.3, 0]], 'O': [[8.0, 0.5], [224.0, 224.0], [224.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [325.3, 270.5], [46.5, 224.0]], 'I': [[8.0, 0.3], [325.3, 270.5], [46.5, 224.0]], 'O': [[8.0, 0.5], [325.3, 270.5], [46.5, 224.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5376], [16, 16, 336], [5376, 5376, 1]], 'I': [[1, 1, 5376], [768, 768, 7], [5376, 5376, 1]], 'O': [[1, 1, 5376], [128, 128, 42], [5376, 5376, 1]]}<trans_time_real />{'W': [[0, 1, 5376], [[1, 16, 336], [2, 16, 336]], [[96, 5376, 1], [24, 5376, 1]]], 'I': [[0, 1, 5376], [[4, 768, 7], [56, 768, 7]], [[392, 5376, 1], [98, 5376, 1]]], 'O': [[0, 1, 5376], [[1, 128, 42], [56, 128, 42]], [[2352, 5376, 1], [588, 5376, 1]]]}<single_stall_cycle />{'W': [[-1], [-15, -14], [-5280, -5352]], 'I': [[-1], [-764, -712], [-4984, -5278]], 'O': [[-1], [-127, -72], [-3024, -4788]]}<single_stall_count />{'W': [5375, 335, 0], 'I': [5375, 6, 0], 'O': [5376, 42, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [670, 0], 'I': [336, 0], 'O': [2352, 2352]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [2352, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4370, -5376], [-3024, -3024]], 1: [[-5376, -5376], [-3024, -5376]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>