module tb_bcd_sub();
reg [3:0] a,b;
reg bin;
wire [3:0] diff;
wire bout;
bcd_sub uut(.a(a),.b(b),.bin(bin),.diff(diff),bout(bout));
initial begin
a=4'd5; b=4'd3; bin=0;
#10 a=4'd8; b=4'd2; bin=0;
#10 a=4'd4; b=4'd9; bin=0;
#10 $finish;
end 
endmodule