// Seed: 3316433938
module module_0 ();
  reg id_0;
  type_3(
      1, id_1, 1
  );
  assign id_1 = id_0;
  always @(posedge 1'b0) begin
    id_1 <= "";
  end
endmodule
`resetall `timescale 1ps / 1ps
module module_1 (
    input  logic  id_0,
    output string id_1,
    output logic  id_2
);
  logic id_3;
  assign id_1 = "";
  logic id_4;
  logic id_5;
  logic id_6, id_7;
endmodule
