****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Sat Oct  5 20:07:25 2019
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clock (mode mode_norm.slow.RCmax) at root pin clock:
(0) clock [in Port] [Location (25.15, 0.01)] [Net: clock] [Fanout: 3] 
 (1) cto_buf_5040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (40.32, 0.77)] [Net: cts37] [Fanout: 1] 
  (2) cto_buf_5027:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 0.77)] [Net: cts36] [Fanout: 1] 
   (3) cts_inv_7194308:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.66, 2.30)] [Net: ctsbuf_net_352746] [Fanout: 1] 
    (4) cts_inv_7154304:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.15, 0.77)] [Net: ctsbuf_net_342745] [Fanout: 3] 
     (5) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4666:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.21, 2.30)] [Net: cts21] [Fanout: 4] 
       (7) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 1.16)] [SINK PIN] 
       (7) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.47, 1.16)] [SINK PIN] 
       (7) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.31, 1.16)] [SINK PIN] 
       (7) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 1.91)] [SINK PIN] 
      (6) cto_buf_drc_4665:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 2.30)] [Net: cts20] [Fanout: 3] 
       (7) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 1.91)] [SINK PIN] 
       (7) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 1.16)] [SINK PIN] 
       (7) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 2.70)] [SINK PIN] 
     (5) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (17.60, 5.38)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4668:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.62, 6.91)] [Net: cts23] [Fanout: 2] 
       (7) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 4.23)] [SINK PIN] 
       (7) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
      (6) cto_buf_drc_4667:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.26, 5.38)] [Net: cts22] [Fanout: 2] 
       (7) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 5.77)] [SINK PIN] 
       (7) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 4.98)] [SINK PIN] 
     (5) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.33, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
      (6) cto_buf_drc_4669:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.42, 9.98)] [Net: cts24] [Fanout: 8] 
       (7) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 8.84)] [SINK PIN] 
       (7) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 8.06)] [SINK PIN] 
       (7) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.13)] [SINK PIN] 
       (7) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.91)] [SINK PIN] 
       (7) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 8.06)] [SINK PIN] 
       (7) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 10.38)] [SINK PIN] 
       (7) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 11.13)] [SINK PIN] 
       (7) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 11.91)] [SINK PIN] 
 (1) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 23.81)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
  (2) cto_buf_drc_4395:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.28, 23.81)] [Net: cts2] [Fanout: 2] 
   (3) cto_buf_drc_4334:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.60, 23.81)] [Net: cts1] [Fanout: 1] 
    (4) cto_buf_drc_4396:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.11, 23.81)] [Net: cts3] [Fanout: 1] 
     (5) cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.24, 33.02)] [Net: cts5] [Fanout: 10] 
      (6) cto_buf_drc_4657:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 37.63)] [Net: cts13] [Fanout: 9] 
       (7) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 36.49)] [SINK PIN] 
       (7) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 42.63)] [SINK PIN] 
       (7) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 42.63)] [SINK PIN] 
       (7) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 43.38)] [SINK PIN] 
       (7) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 41.85)] [SINK PIN] 
       (7) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 40.31)] [SINK PIN] 
       (7) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 39.56)] [SINK PIN] 
       (7) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 37.24)] [SINK PIN] 
       (7) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 38.02)] [SINK PIN] 
      (6) cto_buf_drc_4596:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.02, 36.10)] [Net: cts6] [Fanout: 1] 
       (7) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (18.69, 37.63)] [Net: cts8] [Fanout: 9] 
        (8) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
        (8) cto_buf_drc_4655:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.95, 39.17)] [Net: cts11] [Fanout: 8] 
         (9) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 34.95)] [SINK PIN] 
         (9) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 41.85)] [SINK PIN] 
         (9) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 41.10)] [SINK PIN] 
         (9) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 40.31)] [SINK PIN] 
         (9) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.42, 40.31)] [SINK PIN] 
         (9) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 38.02)] [SINK PIN] 
         (9) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
         (9) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 35.70)] [SINK PIN] 
        (8) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.44, 41.10)] [SINK PIN] 
        (8) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 41.10)] [SINK PIN] 
        (8) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 41.10)] [SINK PIN] 
        (8) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 41.10)] [SINK PIN] 
        (8) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 40.31)] [SINK PIN] 
        (8) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 41.85)] [SINK PIN] 
        (8) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 40.31)] [SINK PIN] 
      (6) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 34.95)] [SINK PIN] 
      (6) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.64, 42.63)] [SINK PIN] 
      (6) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 43.38)] [SINK PIN] 
      (6) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 37.24)] [SINK PIN] 
      (6) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 39.56)] [SINK PIN] 
      (6) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 40.31)] [SINK PIN] 
      (6) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 38.02)] [SINK PIN] 
      (6) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 42.63)] [SINK PIN] 
   (3) cto_buf_drc_4333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.96, 25.34)] [Net: cts0] [Fanout: 1] 
    (4) cto_buf_drc_4659:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.00, 22.27)] [Net: cts15] [Fanout: 2] 
     (5) cto_buf_drc_4661:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.10, 25.34)] [Net: cts17] [Fanout: 16] 
      (6) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 31.10)] [SINK PIN] 
      (6) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 34.17)] [SINK PIN] 
      (6) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 32.63)] [SINK PIN] 
      (6) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
      (6) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 28.81)] [SINK PIN] 
      (6) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 28.02)] [SINK PIN] 
      (6) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 26.49)] [SINK PIN] 
      (6) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 24.20)] [SINK PIN] 
      (6) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
      (6) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
      (6) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 19.59)] [SINK PIN] 
      (6) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.22, 18.06)] [SINK PIN] 
      (6) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 18.81)] [SINK PIN] 
      (6) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.12, 26.49)] [SINK PIN] 
      (6) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 28.02)] [SINK PIN] 
      (6) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 32.63)] [SINK PIN] 
     (5) cto_buf_drc_4660:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.56, 16.13)] [Net: cts16] [Fanout: 9] 
      (6) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 17.27)] [SINK PIN] 
      (6) cto_buf_drc_4662:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 11.52)] [Net: cts18] [Fanout: 8] 
       (7) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 5.77)] [SINK PIN] 
       (7) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 9.59)] [SINK PIN] 
       (7) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.87, 8.06)] [SINK PIN] 
       (7) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 4.98)] [SINK PIN] 
       (7) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 4.98)] [SINK PIN] 
       (7) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 3.45)] [SINK PIN] 
       (7) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 5.77)] [SINK PIN] 
       (7) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 6.52)] [SINK PIN] 
      (6) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 17.27)] [SINK PIN] 
      (6) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 10.38)] [SINK PIN] 
      (6) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 11.13)] [SINK PIN] 
      (6) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 13.45)] [SINK PIN] 
      (6) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 12.66)] [SINK PIN] 
      (6) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
      (6) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 15.74)] [SINK PIN] 
 (1) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.01, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_12712] [ICG] [Fanout: 1] 
  (2) clk_gate_remainder_reg/cto_buf_drc_4664:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.10, 25.34)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
   (3) clk_gate_remainder_reg/cts_buf_5014090:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_332744] [Fanout: 2] 
    (4) clk_gate_remainder_reg/cts_inv_4974086:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_322743] [Fanout: 2] 
     (5) clk_gate_remainder_reg/cto_buf_drc_4742:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.99, 37.63)] [Net: clk_gate_remainder_reg/cts16] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4484037:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_222733] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4697:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.62, 36.10)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4254014:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_182729] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4703:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (13.89, 28.42)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3933982:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.25, 23.81)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 7] 
           (11) ccd_drc_inst_6013:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 22.27)] [Net: ccd_drc_0] [Fanout: 3] 
            (12) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
            (12) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
            (12) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 22.66)] [SINK PIN] 
           (11) cto_buf_drc_4713:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 22.27)] [Net: cts32] [Fanout: 9] 
            (12) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 21.88)] [SINK PIN] 
            (12) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 21.13)] [SINK PIN] 
            (12) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 21.13)] [SINK PIN] 
            (12) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 21.13)] [SINK PIN] 
            (12) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 18.81)] [SINK PIN] 
            (12) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 21.13)] [SINK PIN] 
            (12) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.31, 18.06)] [SINK PIN] 
            (12) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 21.88)] [SINK PIN] 
            (12) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 21.13)] [SINK PIN] 
           (11) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
           (11) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 18.81)] [SINK PIN] 
           (11) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
           (11) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.42, 31.10)] [SINK PIN] 
           (11) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 24.20)] [SINK PIN] 
     (5) clk_gate_remainder_reg/cts_inv_4874076:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_292740] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4724061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.47, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252736] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4700:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (20.86, 36.10)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_3953984:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (18.69, 33.02)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 10] 
         (9) clk_gate_remainder_reg/cts_inv_3673956:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_52716] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3543943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 6] 
           (11) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 31.10)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_drc_4717:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (12.48, 33.02)] [Net: cts34] [Fanout: 6] 
            (12) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 41.10)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 34.17)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.48, 32.63)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 42.63)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.66, 41.85)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.91, 31.88)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 31.10)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 8.84)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 30.34)] [BALANCE PIN] [Offset values] 
         (9) ccd_drc_inst_6656:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (22.72, 31.49)] [Net: ccd_drc_4] [Fanout: 6] 
          (10) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 27.27)] [SINK PIN] 
          (10) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 26.49)] [SINK PIN] 
          (10) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 32.63)] [SINK PIN] 
          (10) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 31.88)] [SINK PIN] 
          (10) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 29.56)] [SINK PIN] 
          (10) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.66, 30.34)] [SINK PIN] 
         (9) cto_buf_drc_4709:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.18, 31.49)] [Net: cts28] [Fanout: 9] 
          (10) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
          (10) ccd_drc_inst_6657:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.66, 33.02)] [Net: ccd_drc_5] [Fanout: 7] 
           (11) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.67, 34.95)] [SINK PIN] 
           (11) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 36.49)] [SINK PIN] 
           (11) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 35.70)] [SINK PIN] 
           (11) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 34.95)] [SINK PIN] 
           (11) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.75, 34.95)] [SINK PIN] 
           (11) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
           (11) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.50, 35.70)] [SINK PIN] 
          (10) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.82, 28.81)] [SINK PIN] 
          (10) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 32.63)] [SINK PIN] 
          (10) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 34.17)] [SINK PIN] 
          (10) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 31.88)] [SINK PIN] 
          (10) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 31.10)] [SINK PIN] 
          (10) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 32.63)] [SINK PIN] 
          (10) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 33.42)] [SINK PIN] 
         (9) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 32.63)] [SINK PIN] 
         (9) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 34.95)] [SINK PIN] 
         (9) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 34.95)] [SINK PIN] 
         (9) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 35.70)] [SINK PIN] 
         (9) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 36.49)] [SINK PIN] 
         (9) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 32.63)] [SINK PIN] 
         (9) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
       (7) clk_gate_remainder_reg/cts_inv_4494038:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_232734] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4696:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.11, 29.95)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_4224011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_152726] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4702:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.14, 22.27)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3903979:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (28.80, 17.66)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 11] 
            (12) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 11.91)] [SINK PIN] 
            (12) cto_buf_drc_4711:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.38, 19.20)] [Net: cts30] [Fanout: 9] 
             (13) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 16.52)] [SINK PIN] 
             (13) ccd_drc_inst_6655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 20.74)] [Net: ccd_drc_3] [Fanout: 2] 
              (14) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
              (14) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 21.88)] [SINK PIN] 
             (13) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 14.20)] [SINK PIN] 
             (13) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 18.06)] [SINK PIN] 
             (13) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 13.45)] [SINK PIN] 
             (13) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 11.13)] [SINK PIN] 
             (13) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.03, 19.59)] [SINK PIN] 
             (13) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 20.34)] [SINK PIN] 
             (13) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.80, 12.66)] [SINK PIN] 
            (12) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 10.38)] [SINK PIN] 
            (12) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 8.84)] [SINK PIN] 
            (12) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 12.66)] [SINK PIN] 
            (12) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 11.13)] [SINK PIN] 
            (12) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 14.20)] [SINK PIN] 
            (12) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 16.52)] [SINK PIN] 
            (12) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 16.52)] [SINK PIN] 
            (12) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
            (12) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 11.13)] [SINK PIN] 
    (4) clk_gate_remainder_reg/cts_inv_4964085:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_312742] [Fanout: 1] 
     (5) clk_gate_remainder_reg/cts_inv_4864075:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.14, 36.10)] [Net: clk_gate_remainder_reg/ctsbuf_net_282739] [Fanout: 2] 
      (6) clk_gate_remainder_reg/cts_inv_4714060:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_242735] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4694:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.11, 34.56)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4454034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192730] [Fanout: 2] 
         (9) clk_gate_remainder_reg/cts_inv_4204009:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_132724] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3923981:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.69, 31.49)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 12] 
           (11) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 31.88)] [SINK PIN] 
           (11) ccd_drc_inst_6654:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.52, 36.10)] [Net: ccd_drc_2] [Fanout: 7] 
            (12) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 38.78)] [SINK PIN] 
            (12) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 36.49)] [SINK PIN] 
            (12) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
            (12) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 41.10)] [SINK PIN] 
            (12) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 36.49)] [SINK PIN] 
            (12) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 40.31)] [SINK PIN] 
            (12) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 35.70)] [SINK PIN] 
           (11) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 24.20)] [SINK PIN] 
           (11) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [SINK PIN] 
           (11) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 26.49)] [SINK PIN] 
           (11) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.17)] [SINK PIN] 
           (11) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [SINK PIN] 
           (11) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 27.27)] [SINK PIN] 
           (11) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 28.02)] [SINK PIN] 
           (11) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 29.56)] [SINK PIN] 
           (11) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 30.34)] [SINK PIN] 
           (11) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 33.42)] [SINK PIN] 
         (9) clk_gate_remainder_reg/cts_inv_4244013:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_172728] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4704:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.62, 28.42)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3943983:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.36, 25.34)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 7] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4774:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.35, 28.42)] [Net: clk_gate_remainder_reg/cts17] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3683957:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62717] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4714:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (15.04, 28.42)] [Net: clk_gate_remainder_reg/cts14] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_3553944:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (11.97, 26.88)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 10] 
                (16) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.39, 18.06)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 7.30)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.81)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 32.63)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.64, 31.10)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 31.10)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.82, 30.34)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.45, 28.81)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 20.34)] [SINK PIN] 
            (12) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 21.88)] [SINK PIN] 
            (12) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.95)] [SINK PIN] 
            (12) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 18.81)] [SINK PIN] 
            (12) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 10.38)] [SINK PIN] 
            (12) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 17.27)] [SINK PIN] 
      (6) clk_gate_remainder_reg/cts_inv_4734062:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262737] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cts_inv_4474036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.85, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_212732] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4214010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_142725] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4705:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (11.78, 29.95)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3913980:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.30, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 10] 
           (11) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 33.42)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_3663955:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_42715] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4715:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (5.50, 19.20)] [Net: clk_gate_remainder_reg/cts15] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3533942:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.42, 16.13)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 2] 
              (14) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 18.06)] [BALANCE PIN] [Offset values] 
              (14) ccd_drc_inst_6653:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (3.14, 16.13)] [Net: ccd_drc_1] [Fanout: 10] 
               (15) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 16.52)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.13)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 5.77)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 18.06)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.91)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 14.98)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 10.38)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 25.74)] [SINK PIN] 
           (11) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 27.27)] [SINK PIN] 
           (11) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
           (11) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 29.56)] [SINK PIN] 
           (11) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
           (11) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.16, 31.88)] [SINK PIN] 
           (11) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 32.63)] [SINK PIN] 
           (11) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 33.42)] [SINK PIN] 

Printing structure of clock (mode mode_norm.worst_low.RCmax) at root pin clock:
(0) clock [in Port] [Location (25.15, 0.01)] [Net: clock] [Fanout: 3] 
 (1) cto_buf_5040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (40.32, 0.77)] [Net: cts37] [Fanout: 1] 
  (2) cto_buf_5027:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 0.77)] [Net: cts36] [Fanout: 1] 
   (3) cts_inv_7194308:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.66, 2.30)] [Net: ctsbuf_net_352746] [Fanout: 1] 
    (4) cts_inv_7154304:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.15, 0.77)] [Net: ctsbuf_net_342745] [Fanout: 3] 
     (5) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4666:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.21, 2.30)] [Net: cts21] [Fanout: 4] 
       (7) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 1.16)] [SINK PIN] 
       (7) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.47, 1.16)] [SINK PIN] 
       (7) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.31, 1.16)] [SINK PIN] 
       (7) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 1.91)] [SINK PIN] 
      (6) cto_buf_drc_4665:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 2.30)] [Net: cts20] [Fanout: 3] 
       (7) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 1.91)] [SINK PIN] 
       (7) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 1.16)] [SINK PIN] 
       (7) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 2.70)] [SINK PIN] 
     (5) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (17.60, 5.38)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4668:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.62, 6.91)] [Net: cts23] [Fanout: 2] 
       (7) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 4.23)] [SINK PIN] 
       (7) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
      (6) cto_buf_drc_4667:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.26, 5.38)] [Net: cts22] [Fanout: 2] 
       (7) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 5.77)] [SINK PIN] 
       (7) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 4.98)] [SINK PIN] 
     (5) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.33, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
      (6) cto_buf_drc_4669:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.42, 9.98)] [Net: cts24] [Fanout: 8] 
       (7) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 8.84)] [SINK PIN] 
       (7) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 8.06)] [SINK PIN] 
       (7) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.13)] [SINK PIN] 
       (7) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.91)] [SINK PIN] 
       (7) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 8.06)] [SINK PIN] 
       (7) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 10.38)] [SINK PIN] 
       (7) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 11.13)] [SINK PIN] 
       (7) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 11.91)] [SINK PIN] 
 (1) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 23.81)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
  (2) cto_buf_drc_4395:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.28, 23.81)] [Net: cts2] [Fanout: 2] 
   (3) cto_buf_drc_4334:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.60, 23.81)] [Net: cts1] [Fanout: 1] 
    (4) cto_buf_drc_4396:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.11, 23.81)] [Net: cts3] [Fanout: 1] 
     (5) cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.24, 33.02)] [Net: cts5] [Fanout: 10] 
      (6) cto_buf_drc_4657:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 37.63)] [Net: cts13] [Fanout: 9] 
       (7) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 36.49)] [SINK PIN] 
       (7) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 42.63)] [SINK PIN] 
       (7) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 42.63)] [SINK PIN] 
       (7) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 43.38)] [SINK PIN] 
       (7) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 41.85)] [SINK PIN] 
       (7) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 40.31)] [SINK PIN] 
       (7) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 39.56)] [SINK PIN] 
       (7) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 37.24)] [SINK PIN] 
       (7) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 38.02)] [SINK PIN] 
      (6) cto_buf_drc_4596:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.02, 36.10)] [Net: cts6] [Fanout: 1] 
       (7) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (18.69, 37.63)] [Net: cts8] [Fanout: 9] 
        (8) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
        (8) cto_buf_drc_4655:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.95, 39.17)] [Net: cts11] [Fanout: 8] 
         (9) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 34.95)] [SINK PIN] 
         (9) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 41.85)] [SINK PIN] 
         (9) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 41.10)] [SINK PIN] 
         (9) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 40.31)] [SINK PIN] 
         (9) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.42, 40.31)] [SINK PIN] 
         (9) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 38.02)] [SINK PIN] 
         (9) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
         (9) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 35.70)] [SINK PIN] 
        (8) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.44, 41.10)] [SINK PIN] 
        (8) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 41.10)] [SINK PIN] 
        (8) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 41.10)] [SINK PIN] 
        (8) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 41.10)] [SINK PIN] 
        (8) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 40.31)] [SINK PIN] 
        (8) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 41.85)] [SINK PIN] 
        (8) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 40.31)] [SINK PIN] 
      (6) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 34.95)] [SINK PIN] 
      (6) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.64, 42.63)] [SINK PIN] 
      (6) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 43.38)] [SINK PIN] 
      (6) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 37.24)] [SINK PIN] 
      (6) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 39.56)] [SINK PIN] 
      (6) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 40.31)] [SINK PIN] 
      (6) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 38.02)] [SINK PIN] 
      (6) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 42.63)] [SINK PIN] 
   (3) cto_buf_drc_4333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.96, 25.34)] [Net: cts0] [Fanout: 1] 
    (4) cto_buf_drc_4659:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.00, 22.27)] [Net: cts15] [Fanout: 2] 
     (5) cto_buf_drc_4661:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.10, 25.34)] [Net: cts17] [Fanout: 16] 
      (6) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 31.10)] [SINK PIN] 
      (6) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 34.17)] [SINK PIN] 
      (6) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 32.63)] [SINK PIN] 
      (6) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
      (6) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 28.81)] [SINK PIN] 
      (6) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 28.02)] [SINK PIN] 
      (6) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 26.49)] [SINK PIN] 
      (6) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 24.20)] [SINK PIN] 
      (6) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
      (6) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
      (6) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 19.59)] [SINK PIN] 
      (6) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.22, 18.06)] [SINK PIN] 
      (6) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 18.81)] [SINK PIN] 
      (6) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.12, 26.49)] [SINK PIN] 
      (6) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 28.02)] [SINK PIN] 
      (6) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 32.63)] [SINK PIN] 
     (5) cto_buf_drc_4660:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.56, 16.13)] [Net: cts16] [Fanout: 9] 
      (6) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 17.27)] [SINK PIN] 
      (6) cto_buf_drc_4662:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 11.52)] [Net: cts18] [Fanout: 8] 
       (7) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 5.77)] [SINK PIN] 
       (7) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 9.59)] [SINK PIN] 
       (7) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.87, 8.06)] [SINK PIN] 
       (7) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 4.98)] [SINK PIN] 
       (7) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 4.98)] [SINK PIN] 
       (7) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 3.45)] [SINK PIN] 
       (7) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 5.77)] [SINK PIN] 
       (7) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 6.52)] [SINK PIN] 
      (6) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 17.27)] [SINK PIN] 
      (6) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 10.38)] [SINK PIN] 
      (6) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 11.13)] [SINK PIN] 
      (6) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 13.45)] [SINK PIN] 
      (6) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 12.66)] [SINK PIN] 
      (6) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
      (6) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 15.74)] [SINK PIN] 
 (1) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.01, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_12712] [ICG] [Fanout: 1] 
  (2) clk_gate_remainder_reg/cto_buf_drc_4664:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.10, 25.34)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
   (3) clk_gate_remainder_reg/cts_buf_5014090:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_332744] [Fanout: 2] 
    (4) clk_gate_remainder_reg/cts_inv_4974086:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_322743] [Fanout: 2] 
     (5) clk_gate_remainder_reg/cto_buf_drc_4742:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.99, 37.63)] [Net: clk_gate_remainder_reg/cts16] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4484037:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_222733] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4697:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.62, 36.10)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4254014:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_182729] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4703:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (13.89, 28.42)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3933982:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.25, 23.81)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 7] 
           (11) ccd_drc_inst_6013:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 22.27)] [Net: ccd_drc_0] [Fanout: 3] 
            (12) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
            (12) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
            (12) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 22.66)] [SINK PIN] 
           (11) cto_buf_drc_4713:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 22.27)] [Net: cts32] [Fanout: 9] 
            (12) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 21.88)] [SINK PIN] 
            (12) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 21.13)] [SINK PIN] 
            (12) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 21.13)] [SINK PIN] 
            (12) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 21.13)] [SINK PIN] 
            (12) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 18.81)] [SINK PIN] 
            (12) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 21.13)] [SINK PIN] 
            (12) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.31, 18.06)] [SINK PIN] 
            (12) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 21.88)] [SINK PIN] 
            (12) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 21.13)] [SINK PIN] 
           (11) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
           (11) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 18.81)] [SINK PIN] 
           (11) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
           (11) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.42, 31.10)] [SINK PIN] 
           (11) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 24.20)] [SINK PIN] 
     (5) clk_gate_remainder_reg/cts_inv_4874076:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_292740] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4724061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.47, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252736] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4700:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (20.86, 36.10)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_3953984:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (18.69, 33.02)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 10] 
         (9) clk_gate_remainder_reg/cts_inv_3673956:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_52716] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3543943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 6] 
           (11) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 31.10)] [SINK PIN] 
           (11) cto_buf_drc_4717:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (12.48, 33.02)] [Net: cts34] [Fanout: 6] 
            (12) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 41.10)] [SINK PIN] 
            (12) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [SINK PIN] 
            (12) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 34.17)] [SINK PIN] 
            (12) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.48, 32.63)] [SINK PIN] 
            (12) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 42.63)] [SINK PIN] 
            (12) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.66, 41.85)] [SINK PIN] 
           (11) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.91, 31.88)] [SINK PIN] 
           (11) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 31.10)] [SINK PIN] 
           (11) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 8.84)] [SINK PIN] 
           (11) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 30.34)] [SINK PIN] 
         (9) ccd_drc_inst_6656:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (22.72, 31.49)] [Net: ccd_drc_4] [Fanout: 6] 
          (10) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 27.27)] [SINK PIN] 
          (10) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 26.49)] [SINK PIN] 
          (10) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 32.63)] [SINK PIN] 
          (10) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 31.88)] [SINK PIN] 
          (10) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 29.56)] [SINK PIN] 
          (10) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.66, 30.34)] [SINK PIN] 
         (9) cto_buf_drc_4709:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.18, 31.49)] [Net: cts28] [Fanout: 9] 
          (10) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
          (10) ccd_drc_inst_6657:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.66, 33.02)] [Net: ccd_drc_5] [Fanout: 7] 
           (11) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.67, 34.95)] [SINK PIN] 
           (11) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 36.49)] [SINK PIN] 
           (11) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 35.70)] [SINK PIN] 
           (11) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 34.95)] [SINK PIN] 
           (11) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.75, 34.95)] [SINK PIN] 
           (11) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
           (11) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.50, 35.70)] [SINK PIN] 
          (10) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.82, 28.81)] [SINK PIN] 
          (10) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 32.63)] [SINK PIN] 
          (10) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 34.17)] [SINK PIN] 
          (10) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 31.88)] [SINK PIN] 
          (10) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 31.10)] [SINK PIN] 
          (10) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 32.63)] [SINK PIN] 
          (10) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 33.42)] [SINK PIN] 
         (9) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 32.63)] [SINK PIN] 
         (9) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 34.95)] [SINK PIN] 
         (9) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 34.95)] [SINK PIN] 
         (9) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 35.70)] [SINK PIN] 
         (9) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 36.49)] [SINK PIN] 
         (9) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 32.63)] [SINK PIN] 
         (9) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
       (7) clk_gate_remainder_reg/cts_inv_4494038:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_232734] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4696:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.11, 29.95)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_4224011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_152726] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4702:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.14, 22.27)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3903979:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (28.80, 17.66)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 11] 
            (12) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 11.91)] [SINK PIN] 
            (12) cto_buf_drc_4711:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.38, 19.20)] [Net: cts30] [Fanout: 9] 
             (13) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 16.52)] [SINK PIN] 
             (13) ccd_drc_inst_6655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 20.74)] [Net: ccd_drc_3] [Fanout: 2] 
              (14) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
              (14) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 21.88)] [SINK PIN] 
             (13) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 14.20)] [SINK PIN] 
             (13) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 18.06)] [SINK PIN] 
             (13) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 13.45)] [SINK PIN] 
             (13) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 11.13)] [SINK PIN] 
             (13) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.03, 19.59)] [SINK PIN] 
             (13) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 20.34)] [SINK PIN] 
             (13) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.80, 12.66)] [SINK PIN] 
            (12) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 10.38)] [SINK PIN] 
            (12) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 8.84)] [SINK PIN] 
            (12) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 12.66)] [SINK PIN] 
            (12) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 11.13)] [SINK PIN] 
            (12) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 14.20)] [SINK PIN] 
            (12) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 16.52)] [SINK PIN] 
            (12) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 16.52)] [SINK PIN] 
            (12) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
            (12) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 11.13)] [SINK PIN] 
    (4) clk_gate_remainder_reg/cts_inv_4964085:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_312742] [Fanout: 1] 
     (5) clk_gate_remainder_reg/cts_inv_4864075:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.14, 36.10)] [Net: clk_gate_remainder_reg/ctsbuf_net_282739] [Fanout: 2] 
      (6) clk_gate_remainder_reg/cts_inv_4714060:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_242735] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4694:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.11, 34.56)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4454034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192730] [Fanout: 2] 
         (9) clk_gate_remainder_reg/cts_inv_4204009:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_132724] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3923981:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.69, 31.49)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 12] 
           (11) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 31.88)] [SINK PIN] 
           (11) ccd_drc_inst_6654:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.52, 36.10)] [Net: ccd_drc_2] [Fanout: 7] 
            (12) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 38.78)] [SINK PIN] 
            (12) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 36.49)] [SINK PIN] 
            (12) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
            (12) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 41.10)] [SINK PIN] 
            (12) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 36.49)] [SINK PIN] 
            (12) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 40.31)] [SINK PIN] 
            (12) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 35.70)] [SINK PIN] 
           (11) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 24.20)] [SINK PIN] 
           (11) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [SINK PIN] 
           (11) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 26.49)] [SINK PIN] 
           (11) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.17)] [SINK PIN] 
           (11) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [SINK PIN] 
           (11) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 27.27)] [SINK PIN] 
           (11) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 28.02)] [SINK PIN] 
           (11) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 29.56)] [SINK PIN] 
           (11) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 30.34)] [SINK PIN] 
           (11) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 33.42)] [SINK PIN] 
         (9) clk_gate_remainder_reg/cts_inv_4244013:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_172728] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4704:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.62, 28.42)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3943983:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.36, 25.34)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 7] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4774:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.35, 28.42)] [Net: clk_gate_remainder_reg/cts17] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3683957:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62717] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4714:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (15.04, 28.42)] [Net: clk_gate_remainder_reg/cts14] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_3553944:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (11.97, 26.88)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 10] 
                (16) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.39, 18.06)] [SINK PIN] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 7.30)] [SINK PIN] 
                (16) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [SINK PIN] 
                (16) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [SINK PIN] 
                (16) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.81)] [SINK PIN] 
                (16) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 32.63)] [SINK PIN] 
                (16) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.64, 31.10)] [SINK PIN] 
                (16) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 31.10)] [SINK PIN] 
                (16) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.82, 30.34)] [SINK PIN] 
                (16) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.45, 28.81)] [SINK PIN] 
            (12) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 20.34)] [SINK PIN] 
            (12) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 21.88)] [SINK PIN] 
            (12) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.95)] [SINK PIN] 
            (12) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 18.81)] [SINK PIN] 
            (12) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 10.38)] [SINK PIN] 
            (12) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 17.27)] [SINK PIN] 
      (6) clk_gate_remainder_reg/cts_inv_4734062:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262737] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cts_inv_4474036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.85, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_212732] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4214010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_142725] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4705:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (11.78, 29.95)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3913980:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.30, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 10] 
           (11) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 33.42)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_3663955:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_42715] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4715:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (5.50, 19.20)] [Net: clk_gate_remainder_reg/cts15] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3533942:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.42, 16.13)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 2] 
              (14) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 18.06)] [SINK PIN] 
              (14) ccd_drc_inst_6653:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (3.14, 16.13)] [Net: ccd_drc_1] [Fanout: 10] 
               (15) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 16.52)] [SINK PIN] 
               (15) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [SINK PIN] 
               (15) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.13)] [SINK PIN] 
               (15) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 5.77)] [SINK PIN] 
               (15) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [SINK PIN] 
               (15) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 18.06)] [SINK PIN] 
               (15) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.91)] [SINK PIN] 
               (15) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 14.98)] [SINK PIN] 
               (15) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [SINK PIN] 
               (15) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 10.38)] [SINK PIN] 
           (11) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 25.74)] [SINK PIN] 
           (11) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 27.27)] [SINK PIN] 
           (11) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
           (11) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 29.56)] [SINK PIN] 
           (11) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
           (11) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.16, 31.88)] [SINK PIN] 
           (11) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 32.63)] [SINK PIN] 
           (11) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 33.42)] [SINK PIN] 

Printing structure of clock (mode mode_norm.fast.RCmin) at root pin clock:
(0) clock [in Port] [Location (25.15, 0.01)] [Net: clock] [Fanout: 3] 
 (1) cto_buf_5040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (40.32, 0.77)] [Net: cts37] [Fanout: 1] 
  (2) cto_buf_5027:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 0.77)] [Net: cts36] [Fanout: 1] 
   (3) cts_inv_7194308:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.66, 2.30)] [Net: ctsbuf_net_352746] [Fanout: 1] 
    (4) cts_inv_7154304:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.15, 0.77)] [Net: ctsbuf_net_342745] [Fanout: 3] 
     (5) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4666:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.21, 2.30)] [Net: cts21] [Fanout: 4] 
       (7) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 1.16)] [SINK PIN] 
       (7) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.47, 1.16)] [SINK PIN] 
       (7) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.31, 1.16)] [SINK PIN] 
       (7) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 1.91)] [SINK PIN] 
      (6) cto_buf_drc_4665:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 2.30)] [Net: cts20] [Fanout: 3] 
       (7) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 1.91)] [SINK PIN] 
       (7) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 1.16)] [SINK PIN] 
       (7) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 2.70)] [SINK PIN] 
     (5) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (17.60, 5.38)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4668:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.62, 6.91)] [Net: cts23] [Fanout: 2] 
       (7) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 4.23)] [SINK PIN] 
       (7) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
      (6) cto_buf_drc_4667:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.26, 5.38)] [Net: cts22] [Fanout: 2] 
       (7) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 5.77)] [SINK PIN] 
       (7) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 4.98)] [SINK PIN] 
     (5) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.33, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
      (6) cto_buf_drc_4669:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.42, 9.98)] [Net: cts24] [Fanout: 8] 
       (7) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 8.84)] [SINK PIN] 
       (7) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 8.06)] [SINK PIN] 
       (7) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.13)] [SINK PIN] 
       (7) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.91)] [SINK PIN] 
       (7) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 8.06)] [SINK PIN] 
       (7) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 10.38)] [SINK PIN] 
       (7) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 11.13)] [SINK PIN] 
       (7) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 11.91)] [SINK PIN] 
 (1) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 23.81)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
  (2) cto_buf_drc_4395:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.28, 23.81)] [Net: cts2] [Fanout: 2] 
   (3) cto_buf_drc_4334:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.60, 23.81)] [Net: cts1] [Fanout: 1] 
    (4) cto_buf_drc_4396:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.11, 23.81)] [Net: cts3] [Fanout: 1] 
     (5) cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.24, 33.02)] [Net: cts5] [Fanout: 10] 
      (6) cto_buf_drc_4657:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 37.63)] [Net: cts13] [Fanout: 9] 
       (7) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 36.49)] [SINK PIN] 
       (7) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 42.63)] [SINK PIN] 
       (7) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 42.63)] [SINK PIN] 
       (7) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 43.38)] [SINK PIN] 
       (7) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 41.85)] [SINK PIN] 
       (7) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 40.31)] [SINK PIN] 
       (7) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 39.56)] [SINK PIN] 
       (7) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 37.24)] [SINK PIN] 
       (7) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 38.02)] [SINK PIN] 
      (6) cto_buf_drc_4596:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.02, 36.10)] [Net: cts6] [Fanout: 1] 
       (7) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (18.69, 37.63)] [Net: cts8] [Fanout: 9] 
        (8) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
        (8) cto_buf_drc_4655:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.95, 39.17)] [Net: cts11] [Fanout: 8] 
         (9) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 34.95)] [SINK PIN] 
         (9) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 41.85)] [SINK PIN] 
         (9) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 41.10)] [SINK PIN] 
         (9) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 40.31)] [SINK PIN] 
         (9) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.42, 40.31)] [SINK PIN] 
         (9) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 38.02)] [SINK PIN] 
         (9) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
         (9) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 35.70)] [SINK PIN] 
        (8) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.44, 41.10)] [SINK PIN] 
        (8) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 41.10)] [SINK PIN] 
        (8) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 41.10)] [SINK PIN] 
        (8) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 41.10)] [SINK PIN] 
        (8) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 40.31)] [SINK PIN] 
        (8) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 41.85)] [SINK PIN] 
        (8) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 40.31)] [SINK PIN] 
      (6) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 34.95)] [SINK PIN] 
      (6) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.64, 42.63)] [SINK PIN] 
      (6) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 43.38)] [SINK PIN] 
      (6) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 37.24)] [SINK PIN] 
      (6) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 39.56)] [SINK PIN] 
      (6) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 40.31)] [SINK PIN] 
      (6) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 38.02)] [SINK PIN] 
      (6) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 42.63)] [SINK PIN] 
   (3) cto_buf_drc_4333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.96, 25.34)] [Net: cts0] [Fanout: 1] 
    (4) cto_buf_drc_4659:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.00, 22.27)] [Net: cts15] [Fanout: 2] 
     (5) cto_buf_drc_4661:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.10, 25.34)] [Net: cts17] [Fanout: 16] 
      (6) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 31.10)] [SINK PIN] 
      (6) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 34.17)] [SINK PIN] 
      (6) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 32.63)] [SINK PIN] 
      (6) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
      (6) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 28.81)] [SINK PIN] 
      (6) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 28.02)] [SINK PIN] 
      (6) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 26.49)] [SINK PIN] 
      (6) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 24.20)] [SINK PIN] 
      (6) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
      (6) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
      (6) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 19.59)] [SINK PIN] 
      (6) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.22, 18.06)] [SINK PIN] 
      (6) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 18.81)] [SINK PIN] 
      (6) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.12, 26.49)] [SINK PIN] 
      (6) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 28.02)] [SINK PIN] 
      (6) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 32.63)] [SINK PIN] 
     (5) cto_buf_drc_4660:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.56, 16.13)] [Net: cts16] [Fanout: 9] 
      (6) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 17.27)] [SINK PIN] 
      (6) cto_buf_drc_4662:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 11.52)] [Net: cts18] [Fanout: 8] 
       (7) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 5.77)] [SINK PIN] 
       (7) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 9.59)] [SINK PIN] 
       (7) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.87, 8.06)] [SINK PIN] 
       (7) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 4.98)] [SINK PIN] 
       (7) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 4.98)] [SINK PIN] 
       (7) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 3.45)] [SINK PIN] 
       (7) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 5.77)] [SINK PIN] 
       (7) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 6.52)] [SINK PIN] 
      (6) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 17.27)] [SINK PIN] 
      (6) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 10.38)] [SINK PIN] 
      (6) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 11.13)] [SINK PIN] 
      (6) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 13.45)] [SINK PIN] 
      (6) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 12.66)] [SINK PIN] 
      (6) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
      (6) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 15.74)] [SINK PIN] 
 (1) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.01, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_12712] [ICG] [Fanout: 1] 
  (2) clk_gate_remainder_reg/cto_buf_drc_4664:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.10, 25.34)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
   (3) clk_gate_remainder_reg/cts_buf_5014090:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_332744] [Fanout: 2] 
    (4) clk_gate_remainder_reg/cts_inv_4974086:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_322743] [Fanout: 2] 
     (5) clk_gate_remainder_reg/cto_buf_drc_4742:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.99, 37.63)] [Net: clk_gate_remainder_reg/cts16] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4484037:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_222733] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4697:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.62, 36.10)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4254014:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_182729] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4703:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (13.89, 28.42)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3933982:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.25, 23.81)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 7] 
           (11) ccd_drc_inst_6013:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 22.27)] [Net: ccd_drc_0] [Fanout: 3] 
            (12) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
            (12) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
            (12) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 22.66)] [SINK PIN] 
           (11) cto_buf_drc_4713:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 22.27)] [Net: cts32] [Fanout: 9] 
            (12) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 21.88)] [SINK PIN] 
            (12) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 21.13)] [SINK PIN] 
            (12) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 21.13)] [SINK PIN] 
            (12) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 21.13)] [SINK PIN] 
            (12) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 18.81)] [SINK PIN] 
            (12) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 21.13)] [SINK PIN] 
            (12) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.31, 18.06)] [SINK PIN] 
            (12) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 21.88)] [SINK PIN] 
            (12) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 21.13)] [SINK PIN] 
           (11) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
           (11) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 18.81)] [SINK PIN] 
           (11) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
           (11) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.42, 31.10)] [SINK PIN] 
           (11) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 24.20)] [SINK PIN] 
     (5) clk_gate_remainder_reg/cts_inv_4874076:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_292740] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4724061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.47, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252736] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4700:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (20.86, 36.10)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_3953984:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (18.69, 33.02)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 10] 
         (9) clk_gate_remainder_reg/cts_inv_3673956:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_52716] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3543943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 6] 
           (11) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 31.10)] [SINK PIN] 
           (11) cto_buf_drc_4717:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (12.48, 33.02)] [Net: cts34] [Fanout: 6] 
            (12) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 41.10)] [SINK PIN] 
            (12) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [SINK PIN] 
            (12) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 34.17)] [SINK PIN] 
            (12) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.48, 32.63)] [SINK PIN] 
            (12) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 42.63)] [SINK PIN] 
            (12) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.66, 41.85)] [SINK PIN] 
           (11) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.91, 31.88)] [SINK PIN] 
           (11) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 31.10)] [SINK PIN] 
           (11) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 8.84)] [SINK PIN] 
           (11) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 30.34)] [SINK PIN] 
         (9) ccd_drc_inst_6656:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (22.72, 31.49)] [Net: ccd_drc_4] [Fanout: 6] 
          (10) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 27.27)] [SINK PIN] 
          (10) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 26.49)] [SINK PIN] 
          (10) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 32.63)] [SINK PIN] 
          (10) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 31.88)] [SINK PIN] 
          (10) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 29.56)] [SINK PIN] 
          (10) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.66, 30.34)] [SINK PIN] 
         (9) cto_buf_drc_4709:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.18, 31.49)] [Net: cts28] [Fanout: 9] 
          (10) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
          (10) ccd_drc_inst_6657:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.66, 33.02)] [Net: ccd_drc_5] [Fanout: 7] 
           (11) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.67, 34.95)] [SINK PIN] 
           (11) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 36.49)] [SINK PIN] 
           (11) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 35.70)] [SINK PIN] 
           (11) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 34.95)] [SINK PIN] 
           (11) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.75, 34.95)] [SINK PIN] 
           (11) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
           (11) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.50, 35.70)] [SINK PIN] 
          (10) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.82, 28.81)] [SINK PIN] 
          (10) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 32.63)] [SINK PIN] 
          (10) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 34.17)] [SINK PIN] 
          (10) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 31.88)] [SINK PIN] 
          (10) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 31.10)] [SINK PIN] 
          (10) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 32.63)] [SINK PIN] 
          (10) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 33.42)] [SINK PIN] 
         (9) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 32.63)] [SINK PIN] 
         (9) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 34.95)] [SINK PIN] 
         (9) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 34.95)] [SINK PIN] 
         (9) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 35.70)] [SINK PIN] 
         (9) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 36.49)] [SINK PIN] 
         (9) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 32.63)] [SINK PIN] 
         (9) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
       (7) clk_gate_remainder_reg/cts_inv_4494038:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_232734] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4696:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.11, 29.95)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_4224011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_152726] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4702:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.14, 22.27)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3903979:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (28.80, 17.66)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 11] 
            (12) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 11.91)] [SINK PIN] 
            (12) cto_buf_drc_4711:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.38, 19.20)] [Net: cts30] [Fanout: 9] 
             (13) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 16.52)] [SINK PIN] 
             (13) ccd_drc_inst_6655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 20.74)] [Net: ccd_drc_3] [Fanout: 2] 
              (14) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
              (14) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 21.88)] [SINK PIN] 
             (13) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 14.20)] [SINK PIN] 
             (13) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 18.06)] [SINK PIN] 
             (13) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 13.45)] [SINK PIN] 
             (13) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 11.13)] [SINK PIN] 
             (13) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.03, 19.59)] [SINK PIN] 
             (13) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 20.34)] [SINK PIN] 
             (13) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.80, 12.66)] [SINK PIN] 
            (12) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 10.38)] [SINK PIN] 
            (12) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 8.84)] [SINK PIN] 
            (12) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 12.66)] [SINK PIN] 
            (12) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 11.13)] [SINK PIN] 
            (12) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 14.20)] [SINK PIN] 
            (12) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 16.52)] [SINK PIN] 
            (12) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 16.52)] [SINK PIN] 
            (12) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
            (12) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 11.13)] [SINK PIN] 
    (4) clk_gate_remainder_reg/cts_inv_4964085:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_312742] [Fanout: 1] 
     (5) clk_gate_remainder_reg/cts_inv_4864075:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.14, 36.10)] [Net: clk_gate_remainder_reg/ctsbuf_net_282739] [Fanout: 2] 
      (6) clk_gate_remainder_reg/cts_inv_4714060:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_242735] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4694:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.11, 34.56)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4454034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192730] [Fanout: 2] 
         (9) clk_gate_remainder_reg/cts_inv_4204009:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_132724] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3923981:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.69, 31.49)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 12] 
           (11) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 31.88)] [SINK PIN] 
           (11) ccd_drc_inst_6654:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.52, 36.10)] [Net: ccd_drc_2] [Fanout: 7] 
            (12) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 38.78)] [SINK PIN] 
            (12) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 36.49)] [SINK PIN] 
            (12) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
            (12) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 41.10)] [SINK PIN] 
            (12) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 36.49)] [SINK PIN] 
            (12) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 40.31)] [SINK PIN] 
            (12) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 35.70)] [SINK PIN] 
           (11) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 24.20)] [SINK PIN] 
           (11) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [SINK PIN] 
           (11) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 26.49)] [SINK PIN] 
           (11) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.17)] [SINK PIN] 
           (11) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [SINK PIN] 
           (11) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 27.27)] [SINK PIN] 
           (11) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 28.02)] [SINK PIN] 
           (11) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 29.56)] [SINK PIN] 
           (11) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 30.34)] [SINK PIN] 
           (11) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 33.42)] [SINK PIN] 
         (9) clk_gate_remainder_reg/cts_inv_4244013:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_172728] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4704:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.62, 28.42)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3943983:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.36, 25.34)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 7] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4774:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.35, 28.42)] [Net: clk_gate_remainder_reg/cts17] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3683957:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62717] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4714:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (15.04, 28.42)] [Net: clk_gate_remainder_reg/cts14] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_3553944:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (11.97, 26.88)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 10] 
                (16) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.39, 18.06)] [SINK PIN] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 7.30)] [SINK PIN] 
                (16) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [SINK PIN] 
                (16) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [SINK PIN] 
                (16) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.81)] [SINK PIN] 
                (16) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 32.63)] [SINK PIN] 
                (16) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.64, 31.10)] [SINK PIN] 
                (16) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 31.10)] [SINK PIN] 
                (16) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.82, 30.34)] [SINK PIN] 
                (16) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.45, 28.81)] [SINK PIN] 
            (12) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 20.34)] [SINK PIN] 
            (12) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 21.88)] [SINK PIN] 
            (12) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.95)] [SINK PIN] 
            (12) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 18.81)] [SINK PIN] 
            (12) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 10.38)] [SINK PIN] 
            (12) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 17.27)] [SINK PIN] 
      (6) clk_gate_remainder_reg/cts_inv_4734062:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262737] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cts_inv_4474036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.85, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_212732] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4214010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_142725] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4705:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (11.78, 29.95)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3913980:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.30, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 10] 
           (11) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 33.42)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_3663955:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_42715] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4715:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (5.50, 19.20)] [Net: clk_gate_remainder_reg/cts15] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3533942:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.42, 16.13)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 2] 
              (14) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 18.06)] [SINK PIN] 
              (14) ccd_drc_inst_6653:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (3.14, 16.13)] [Net: ccd_drc_1] [Fanout: 10] 
               (15) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 16.52)] [SINK PIN] 
               (15) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [SINK PIN] 
               (15) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.13)] [SINK PIN] 
               (15) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 5.77)] [SINK PIN] 
               (15) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [SINK PIN] 
               (15) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 18.06)] [SINK PIN] 
               (15) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.91)] [SINK PIN] 
               (15) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 14.98)] [SINK PIN] 
               (15) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [SINK PIN] 
               (15) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 10.38)] [SINK PIN] 
           (11) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 25.74)] [SINK PIN] 
           (11) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 27.27)] [SINK PIN] 
           (11) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
           (11) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 29.56)] [SINK PIN] 
           (11) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
           (11) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.16, 31.88)] [SINK PIN] 
           (11) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 32.63)] [SINK PIN] 
           (11) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 33.42)] [SINK PIN] 

Printing structure of clock (mode mode_norm.fast.RCmin_bc) at root pin clock:
(0) clock [in Port] [Location (25.15, 0.01)] [Net: clock] [Fanout: 3] 
 (1) cto_buf_5040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (40.32, 0.77)] [Net: cts37] [Fanout: 1] 
  (2) cto_buf_5027:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 0.77)] [Net: cts36] [Fanout: 1] 
   (3) cts_inv_7194308:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.66, 2.30)] [Net: ctsbuf_net_352746] [Fanout: 1] 
    (4) cts_inv_7154304:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.15, 0.77)] [Net: ctsbuf_net_342745] [Fanout: 3] 
     (5) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4666:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.21, 2.30)] [Net: cts21] [Fanout: 4] 
       (7) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 1.16)] [SINK PIN] 
       (7) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.47, 1.16)] [SINK PIN] 
       (7) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.31, 1.16)] [SINK PIN] 
       (7) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 1.91)] [SINK PIN] 
      (6) cto_buf_drc_4665:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 2.30)] [Net: cts20] [Fanout: 3] 
       (7) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 1.91)] [SINK PIN] 
       (7) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 1.16)] [SINK PIN] 
       (7) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 2.70)] [SINK PIN] 
     (5) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (17.60, 5.38)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_drc_4668:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.62, 6.91)] [Net: cts23] [Fanout: 2] 
       (7) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 4.23)] [SINK PIN] 
       (7) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
      (6) cto_buf_drc_4667:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.26, 5.38)] [Net: cts22] [Fanout: 2] 
       (7) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 5.77)] [SINK PIN] 
       (7) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 4.98)] [SINK PIN] 
     (5) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.33, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
      (6) cto_buf_drc_4669:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.42, 9.98)] [Net: cts24] [Fanout: 8] 
       (7) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 8.84)] [SINK PIN] 
       (7) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 8.06)] [SINK PIN] 
       (7) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.13)] [SINK PIN] 
       (7) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 11.91)] [SINK PIN] 
       (7) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 8.06)] [SINK PIN] 
       (7) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 10.38)] [SINK PIN] 
       (7) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 11.13)] [SINK PIN] 
       (7) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 11.91)] [SINK PIN] 
 (1) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 23.81)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
  (2) cto_buf_drc_4395:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.28, 23.81)] [Net: cts2] [Fanout: 2] 
   (3) cto_buf_drc_4334:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.60, 23.81)] [Net: cts1] [Fanout: 1] 
    (4) cto_buf_drc_4396:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.11, 23.81)] [Net: cts3] [Fanout: 1] 
     (5) cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (26.24, 33.02)] [Net: cts5] [Fanout: 10] 
      (6) cto_buf_drc_4657:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 37.63)] [Net: cts13] [Fanout: 9] 
       (7) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 36.49)] [SINK PIN] 
       (7) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 42.63)] [SINK PIN] 
       (7) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 42.63)] [SINK PIN] 
       (7) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 43.38)] [SINK PIN] 
       (7) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 41.85)] [SINK PIN] 
       (7) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 40.31)] [SINK PIN] 
       (7) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 39.56)] [SINK PIN] 
       (7) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 37.24)] [SINK PIN] 
       (7) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 38.02)] [SINK PIN] 
      (6) cto_buf_drc_4596:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.02, 36.10)] [Net: cts6] [Fanout: 1] 
       (7) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (18.69, 37.63)] [Net: cts8] [Fanout: 9] 
        (8) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
        (8) cto_buf_drc_4655:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.95, 39.17)] [Net: cts11] [Fanout: 8] 
         (9) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 34.95)] [SINK PIN] 
         (9) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 41.85)] [SINK PIN] 
         (9) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 41.10)] [SINK PIN] 
         (9) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 40.31)] [SINK PIN] 
         (9) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.42, 40.31)] [SINK PIN] 
         (9) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 38.02)] [SINK PIN] 
         (9) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
         (9) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 35.70)] [SINK PIN] 
        (8) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.44, 41.10)] [SINK PIN] 
        (8) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 41.10)] [SINK PIN] 
        (8) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 41.10)] [SINK PIN] 
        (8) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 41.10)] [SINK PIN] 
        (8) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 40.31)] [SINK PIN] 
        (8) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 41.85)] [SINK PIN] 
        (8) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 40.31)] [SINK PIN] 
      (6) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 34.95)] [SINK PIN] 
      (6) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.64, 42.63)] [SINK PIN] 
      (6) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 43.38)] [SINK PIN] 
      (6) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 37.24)] [SINK PIN] 
      (6) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 39.56)] [SINK PIN] 
      (6) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 40.31)] [SINK PIN] 
      (6) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 38.02)] [SINK PIN] 
      (6) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 42.63)] [SINK PIN] 
   (3) cto_buf_drc_4333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.96, 25.34)] [Net: cts0] [Fanout: 1] 
    (4) cto_buf_drc_4659:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.00, 22.27)] [Net: cts15] [Fanout: 2] 
     (5) cto_buf_drc_4661:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.10, 25.34)] [Net: cts17] [Fanout: 16] 
      (6) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 31.10)] [SINK PIN] 
      (6) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 34.17)] [SINK PIN] 
      (6) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 32.63)] [SINK PIN] 
      (6) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
      (6) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 28.81)] [SINK PIN] 
      (6) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 28.02)] [SINK PIN] 
      (6) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 26.49)] [SINK PIN] 
      (6) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 24.20)] [SINK PIN] 
      (6) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
      (6) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
      (6) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 19.59)] [SINK PIN] 
      (6) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.22, 18.06)] [SINK PIN] 
      (6) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 18.81)] [SINK PIN] 
      (6) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.12, 26.49)] [SINK PIN] 
      (6) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 28.02)] [SINK PIN] 
      (6) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 32.63)] [SINK PIN] 
     (5) cto_buf_drc_4660:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.56, 16.13)] [Net: cts16] [Fanout: 9] 
      (6) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 17.27)] [SINK PIN] 
      (6) cto_buf_drc_4662:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 11.52)] [Net: cts18] [Fanout: 8] 
       (7) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 5.77)] [SINK PIN] 
       (7) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 9.59)] [SINK PIN] 
       (7) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.87, 8.06)] [SINK PIN] 
       (7) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 4.98)] [SINK PIN] 
       (7) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 4.98)] [SINK PIN] 
       (7) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 3.45)] [SINK PIN] 
       (7) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 5.77)] [SINK PIN] 
       (7) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 6.52)] [SINK PIN] 
      (6) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 17.27)] [SINK PIN] 
      (6) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 10.38)] [SINK PIN] 
      (6) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 11.13)] [SINK PIN] 
      (6) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 13.45)] [SINK PIN] 
      (6) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 12.66)] [SINK PIN] 
      (6) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
      (6) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 15.74)] [SINK PIN] 
 (1) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.01, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_12712] [ICG] [Fanout: 1] 
  (2) clk_gate_remainder_reg/cto_buf_drc_4664:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.10, 25.34)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
   (3) clk_gate_remainder_reg/cts_buf_5014090:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_332744] [Fanout: 2] 
    (4) clk_gate_remainder_reg/cts_inv_4974086:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_322743] [Fanout: 2] 
     (5) clk_gate_remainder_reg/cto_buf_drc_4742:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.99, 37.63)] [Net: clk_gate_remainder_reg/cts16] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4484037:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_222733] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4697:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.62, 36.10)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4254014:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_182729] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4703:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (13.89, 28.42)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3933982:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.25, 23.81)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 7] 
           (11) ccd_drc_inst_6013:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 22.27)] [Net: ccd_drc_0] [Fanout: 3] 
            (12) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
            (12) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
            (12) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 22.66)] [SINK PIN] 
           (11) cto_buf_drc_4713:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 22.27)] [Net: cts32] [Fanout: 9] 
            (12) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 21.88)] [SINK PIN] 
            (12) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 21.13)] [SINK PIN] 
            (12) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 21.13)] [SINK PIN] 
            (12) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 21.13)] [SINK PIN] 
            (12) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 18.81)] [SINK PIN] 
            (12) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 21.13)] [SINK PIN] 
            (12) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.31, 18.06)] [SINK PIN] 
            (12) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 21.88)] [SINK PIN] 
            (12) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 21.13)] [SINK PIN] 
           (11) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
           (11) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 18.81)] [SINK PIN] 
           (11) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
           (11) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.42, 31.10)] [SINK PIN] 
           (11) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 24.20)] [SINK PIN] 
     (5) clk_gate_remainder_reg/cts_inv_4874076:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_292740] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_inv_4724061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.47, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252736] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4700:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (20.86, 36.10)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_3953984:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (18.69, 33.02)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 10] 
         (9) clk_gate_remainder_reg/cts_inv_3673956:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_52716] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3543943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 6] 
           (11) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 31.10)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_drc_4717:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (12.48, 33.02)] [Net: cts34] [Fanout: 6] 
            (12) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 41.10)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 34.17)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.48, 32.63)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 42.63)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.66, 41.85)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.91, 31.88)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 31.10)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 8.84)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 30.34)] [BALANCE PIN] [Offset values] 
         (9) ccd_drc_inst_6656:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (22.72, 31.49)] [Net: ccd_drc_4] [Fanout: 6] 
          (10) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 27.27)] [SINK PIN] 
          (10) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 26.49)] [SINK PIN] 
          (10) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 32.63)] [SINK PIN] 
          (10) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 31.88)] [SINK PIN] 
          (10) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 29.56)] [SINK PIN] 
          (10) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.66, 30.34)] [SINK PIN] 
         (9) cto_buf_drc_4709:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.18, 31.49)] [Net: cts28] [Fanout: 9] 
          (10) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
          (10) ccd_drc_inst_6657:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.66, 33.02)] [Net: ccd_drc_5] [Fanout: 7] 
           (11) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.67, 34.95)] [SINK PIN] 
           (11) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 36.49)] [SINK PIN] 
           (11) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 35.70)] [SINK PIN] 
           (11) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 34.95)] [SINK PIN] 
           (11) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.75, 34.95)] [SINK PIN] 
           (11) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
           (11) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.50, 35.70)] [SINK PIN] 
          (10) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.82, 28.81)] [SINK PIN] 
          (10) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 32.63)] [SINK PIN] 
          (10) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 34.17)] [SINK PIN] 
          (10) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 31.88)] [SINK PIN] 
          (10) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 31.10)] [SINK PIN] 
          (10) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 32.63)] [SINK PIN] 
          (10) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 33.42)] [SINK PIN] 
         (9) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 32.63)] [SINK PIN] 
         (9) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 34.95)] [SINK PIN] 
         (9) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 34.95)] [SINK PIN] 
         (9) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 35.70)] [SINK PIN] 
         (9) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 36.49)] [SINK PIN] 
         (9) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 32.63)] [SINK PIN] 
         (9) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
       (7) clk_gate_remainder_reg/cts_inv_4494038:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_232734] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4696:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.11, 29.95)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_4224011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_152726] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4702:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.14, 22.27)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3903979:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (28.80, 17.66)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 11] 
            (12) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 11.91)] [SINK PIN] 
            (12) cto_buf_drc_4711:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.38, 19.20)] [Net: cts30] [Fanout: 9] 
             (13) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 16.52)] [SINK PIN] 
             (13) ccd_drc_inst_6655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 20.74)] [Net: ccd_drc_3] [Fanout: 2] 
              (14) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
              (14) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 21.88)] [SINK PIN] 
             (13) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 14.20)] [SINK PIN] 
             (13) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 18.06)] [SINK PIN] 
             (13) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 13.45)] [SINK PIN] 
             (13) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 11.13)] [SINK PIN] 
             (13) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.03, 19.59)] [SINK PIN] 
             (13) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 20.34)] [SINK PIN] 
             (13) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.80, 12.66)] [SINK PIN] 
            (12) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.56, 10.38)] [SINK PIN] 
            (12) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 8.84)] [SINK PIN] 
            (12) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 12.66)] [SINK PIN] 
            (12) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 11.13)] [SINK PIN] 
            (12) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 14.20)] [SINK PIN] 
            (12) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 16.52)] [SINK PIN] 
            (12) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 16.52)] [SINK PIN] 
            (12) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
            (12) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 11.13)] [SINK PIN] 
    (4) clk_gate_remainder_reg/cts_inv_4964085:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_312742] [Fanout: 1] 
     (5) clk_gate_remainder_reg/cts_inv_4864075:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.14, 36.10)] [Net: clk_gate_remainder_reg/ctsbuf_net_282739] [Fanout: 2] 
      (6) clk_gate_remainder_reg/cts_inv_4714060:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_242735] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cto_buf_drc_4694:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.11, 34.56)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4454034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192730] [Fanout: 2] 
         (9) clk_gate_remainder_reg/cts_inv_4204009:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_132724] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3923981:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.69, 31.49)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 12] 
           (11) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 31.88)] [SINK PIN] 
           (11) ccd_drc_inst_6654:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.52, 36.10)] [Net: ccd_drc_2] [Fanout: 7] 
            (12) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 38.78)] [SINK PIN] 
            (12) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 36.49)] [SINK PIN] 
            (12) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
            (12) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 41.10)] [SINK PIN] 
            (12) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 36.49)] [SINK PIN] 
            (12) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 40.31)] [SINK PIN] 
            (12) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 35.70)] [SINK PIN] 
           (11) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 24.20)] [SINK PIN] 
           (11) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [SINK PIN] 
           (11) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 26.49)] [SINK PIN] 
           (11) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.17)] [SINK PIN] 
           (11) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [SINK PIN] 
           (11) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 27.27)] [SINK PIN] 
           (11) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.18, 28.02)] [SINK PIN] 
           (11) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 29.56)] [SINK PIN] 
           (11) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 30.34)] [SINK PIN] 
           (11) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 33.42)] [SINK PIN] 
         (9) clk_gate_remainder_reg/cts_inv_4244013:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_172728] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_buf_drc_4704:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (26.62, 28.42)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_3943983:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.36, 25.34)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 7] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4774:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.35, 28.42)] [Net: clk_gate_remainder_reg/cts17] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3683957:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62717] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4714:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (15.04, 28.42)] [Net: clk_gate_remainder_reg/cts14] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_3553944:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (11.97, 26.88)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 10] 
                (16) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.39, 18.06)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 7.30)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.81)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 32.63)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.64, 31.10)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 31.10)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.82, 30.34)] [BALANCE PIN] [Offset values] 
                (16) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.45, 28.81)] [BALANCE PIN] [Offset values] 
            (12) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 20.34)] [SINK PIN] 
            (12) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 21.88)] [SINK PIN] 
            (12) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.95)] [SINK PIN] 
            (12) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 18.81)] [SINK PIN] 
            (12) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 10.38)] [SINK PIN] 
            (12) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.38, 17.27)] [SINK PIN] 
      (6) clk_gate_remainder_reg/cts_inv_4734062:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262737] [Fanout: 1] 
       (7) clk_gate_remainder_reg/cts_inv_4474036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.85, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_212732] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cts_inv_4214010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_142725] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4705:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (11.78, 29.95)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_3913980:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.30, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 10] 
           (11) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 33.42)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_3663955:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_42715] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4715:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (5.50, 19.20)] [Net: clk_gate_remainder_reg/cts15] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_3533942:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.42, 16.13)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 2] 
              (14) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 18.06)] [BALANCE PIN] [Offset values] 
              (14) ccd_drc_inst_6653:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (3.14, 16.13)] [Net: ccd_drc_1] [Fanout: 10] 
               (15) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 16.52)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.13)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 5.77)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 18.06)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 11.91)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 14.98)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [BALANCE PIN] [Offset values] 
               (15) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 10.38)] [BALANCE PIN] [Offset values] 
           (11) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 25.74)] [SINK PIN] 
           (11) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 27.27)] [SINK PIN] 
           (11) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
           (11) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 29.56)] [SINK PIN] 
           (11) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
           (11) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.16, 31.88)] [SINK PIN] 
           (11) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 32.63)] [SINK PIN] 
           (11) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 33.42)] [SINK PIN] 
1
