{
    "DESIGN_NAME": "user_proj_mul32",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_proj_mul32.v",
        "dir::../../verilog/rtl/mul32.v",
        "dir::../../verilog/rtl/spm.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "FP_CORE_UTIL": 20,
    "FP_ASPECT_RATIO": 0.6,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.1,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.3,
    "PL_RESIZER_MAX_SLEW_MARGIN": 50,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT":75, 
    "GLB_RESIZER_MAX_SLEW_MARGIN": 50,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.1,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.3,
    "GRT_MAX_DIODE_INS_ITERS": 5,
    "GRT_ANT_ITERS": 5,
    "GRT_ALLOW_CONGESTION": 1,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "DIODE_INSERTION_STRATEGY": 3,
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
