<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVRegisterInfo.cpp source code [llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVRegisterInfo.cpp.html'>RISCVRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCVRegisterInfo.cpp - RISCV Register Information ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the RISCV implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="RISCVRegisterInfo.h.html">"RISCVRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="RISCV.h.html">"RISCV.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="RISCVMachineFunctionInfo.h.html">"RISCVMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="RISCVSubtarget.h.html">"RISCVSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html">"RISCVGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X1" title='llvm::RISCV::X1' data-ref="llvm::RISCV::X1" data-ref-filename="llvm..RISCV..X1">X1</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a> + <var>1</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="31">31</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X31" title='llvm::RISCV::X31' data-ref="llvm::RISCV::X31" data-ref-filename="llvm..RISCV..X31">X31</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a> + <var>31</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="32">32</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F1_H" title='llvm::RISCV::F1_H' data-ref="llvm::RISCV::F1_H" data-ref-filename="llvm..RISCV..F1_H">F1_H</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_H" title='llvm::RISCV::F0_H' data-ref="llvm::RISCV::F0_H" data-ref-filename="llvm..RISCV..F0_H">F0_H</a> + <var>1</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="33">33</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F31_H" title='llvm::RISCV::F31_H' data-ref="llvm::RISCV::F31_H" data-ref-filename="llvm..RISCV..F31_H">F31_H</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_H" title='llvm::RISCV::F0_H' data-ref="llvm::RISCV::F0_H" data-ref-filename="llvm..RISCV..F0_H">F0_H</a> + <var>31</var>,</td></tr>
<tr><th id="34">34</th><td>              <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="35">35</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F1_F" title='llvm::RISCV::F1_F' data-ref="llvm::RISCV::F1_F" data-ref-filename="llvm..RISCV..F1_F">F1_F</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_F" title='llvm::RISCV::F0_F' data-ref="llvm::RISCV::F0_F" data-ref-filename="llvm..RISCV..F0_F">F0_F</a> + <var>1</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="36">36</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F31_F" title='llvm::RISCV::F31_F' data-ref="llvm::RISCV::F31_F" data-ref-filename="llvm..RISCV..F31_F">F31_F</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_F" title='llvm::RISCV::F0_F' data-ref="llvm::RISCV::F0_F" data-ref-filename="llvm..RISCV..F0_F">F0_F</a> + <var>31</var>,</td></tr>
<tr><th id="37">37</th><td>              <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="38">38</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F1_D" title='llvm::RISCV::F1_D' data-ref="llvm::RISCV::F1_D" data-ref-filename="llvm..RISCV..F1_D">F1_D</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_D" title='llvm::RISCV::F0_D' data-ref="llvm::RISCV::F0_D" data-ref-filename="llvm..RISCV..F0_D">F0_D</a> + <var>1</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="39">39</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F31_D" title='llvm::RISCV::F31_D' data-ref="llvm::RISCV::F31_D" data-ref-filename="llvm..RISCV..F31_D">F31_D</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_D" title='llvm::RISCV::F0_D' data-ref="llvm::RISCV::F0_D" data-ref-filename="llvm..RISCV..F0_D">F0_D</a> + <var>31</var>,</td></tr>
<tr><th id="40">40</th><td>              <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="41">41</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V1" title='llvm::RISCV::V1' data-ref="llvm::RISCV::V1" data-ref-filename="llvm..RISCV..V1">V1</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V0" title='llvm::RISCV::V0' data-ref="llvm::RISCV::V0" data-ref-filename="llvm..RISCV..V0">V0</a> + <var>1</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="42">42</th><td><b>static_assert</b>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V31" title='llvm::RISCV::V31' data-ref="llvm::RISCV::V31" data-ref-filename="llvm..RISCV..V31">V31</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V0" title='llvm::RISCV::V0' data-ref="llvm::RISCV::V0" data-ref-filename="llvm..RISCV..V0">V0</a> + <var>31</var>, <q>"Register list not consecutive"</q>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm17RISCVRegisterInfoC1Ej" title='llvm::RISCVRegisterInfo::RISCVRegisterInfo' data-ref="_ZN4llvm17RISCVRegisterInfoC1Ej" data-ref-filename="_ZN4llvm17RISCVRegisterInfoC1Ej">RISCVRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1HwMode" title='HwMode' data-type='unsigned int' data-ref="1HwMode" data-ref-filename="1HwMode">HwMode</dfn>)</td></tr>
<tr><th id="45">45</th><td>    : <a class="type" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCVGenRegisterInfo" title='llvm::RISCVGenRegisterInfo' data-ref="llvm::RISCVGenRegisterInfo" data-ref-filename="llvm..RISCVGenRegisterInfo">RISCVGenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#_ZN4llvm20RISCVGenRegisterInfoC1Ejjjjj" title='llvm::RISCVGenRegisterInfo::RISCVGenRegisterInfo' data-ref="_ZN4llvm20RISCVGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm20RISCVGenRegisterInfoC1Ejjjjj">(</a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X1" title='llvm::RISCV::X1' data-ref="llvm::RISCV::X1" data-ref-filename="llvm..RISCV..X1">X1</a>, <i>/*DwarfFlavour*/</i><var>0</var>, <i>/*EHFlavor*/</i><var>0</var>,</td></tr>
<tr><th id="46">46</th><td>                           <i>/*PC*/</i><var>0</var>, <a class="local col1 ref" href="#1HwMode" title='HwMode' data-ref="1HwMode" data-ref-filename="1HwMode">HwMode</a>) {}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="49">49</th><td><a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="2MF" data-ref-filename="2MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="50">50</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="3Subtarget" title='Subtarget' data-type='const llvm::RISCVSubtarget &amp;' data-ref="3Subtarget" data-ref-filename="3Subtarget">Subtarget</dfn> = <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;();</td></tr>
<tr><th id="51">51</th><td>  <b>if</b> (<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>)</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_NoRegs_SaveList" title='llvm::CSR_NoRegs_SaveList' data-ref="llvm::CSR_NoRegs_SaveList" data-ref-filename="llvm..CSR_NoRegs_SaveList">CSR_NoRegs_SaveList</a>;</td></tr>
<tr><th id="53">53</th><td>  <b>if</b> (<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>)) {</td></tr>
<tr><th id="54">54</th><td>    <b>if</b> (<a class="local col3 ref" href="#3Subtarget" title='Subtarget' data-ref="3Subtarget" data-ref-filename="3Subtarget">Subtarget</a>.<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget10hasStdExtDEv" title='llvm::RISCVSubtarget::hasStdExtD' data-ref="_ZNK4llvm14RISCVSubtarget10hasStdExtDEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget10hasStdExtDEv">hasStdExtD</a>())</td></tr>
<tr><th id="55">55</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_XLEN_F64_Interrupt_SaveList" title='llvm::CSR_XLEN_F64_Interrupt_SaveList' data-ref="llvm::CSR_XLEN_F64_Interrupt_SaveList" data-ref-filename="llvm..CSR_XLEN_F64_Interrupt_SaveList">CSR_XLEN_F64_Interrupt_SaveList</a>;</td></tr>
<tr><th id="56">56</th><td>    <b>if</b> (<a class="local col3 ref" href="#3Subtarget" title='Subtarget' data-ref="3Subtarget" data-ref-filename="3Subtarget">Subtarget</a>.<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget10hasStdExtFEv" title='llvm::RISCVSubtarget::hasStdExtF' data-ref="_ZNK4llvm14RISCVSubtarget10hasStdExtFEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget10hasStdExtFEv">hasStdExtF</a>())</td></tr>
<tr><th id="57">57</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_XLEN_F32_Interrupt_SaveList" title='llvm::CSR_XLEN_F32_Interrupt_SaveList' data-ref="llvm::CSR_XLEN_F32_Interrupt_SaveList" data-ref-filename="llvm..CSR_XLEN_F32_Interrupt_SaveList">CSR_XLEN_F32_Interrupt_SaveList</a>;</td></tr>
<tr><th id="58">58</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_Interrupt_SaveList" title='llvm::CSR_Interrupt_SaveList' data-ref="llvm::CSR_Interrupt_SaveList" data-ref-filename="llvm..CSR_Interrupt_SaveList">CSR_Interrupt_SaveList</a>;</td></tr>
<tr><th id="59">59</th><td>  }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <b>switch</b> (<a class="local col3 ref" href="#3Subtarget" title='Subtarget' data-ref="3Subtarget" data-ref-filename="3Subtarget">Subtarget</a>.<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget12getTargetABIEv" title='llvm::RISCVSubtarget::getTargetABI' data-ref="_ZNK4llvm14RISCVSubtarget12getTargetABIEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget12getTargetABIEv">getTargetABI</a>()) {</td></tr>
<tr><th id="62">62</th><td>  <b>default</b>:</td></tr>
<tr><th id="63">63</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized ABI"</q>);</td></tr>
<tr><th id="64">64</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_ILP32" title='llvm::RISCVABI::ABI_ILP32' data-ref="llvm::RISCVABI::ABI_ILP32" data-ref-filename="llvm..RISCVABI..ABI_ILP32">ABI_ILP32</a>:</td></tr>
<tr><th id="65">65</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_LP64" title='llvm::RISCVABI::ABI_LP64' data-ref="llvm::RISCVABI::ABI_LP64" data-ref-filename="llvm..RISCVABI..ABI_LP64">ABI_LP64</a>:</td></tr>
<tr><th id="66">66</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_ILP32_LP64_SaveList" title='llvm::CSR_ILP32_LP64_SaveList' data-ref="llvm::CSR_ILP32_LP64_SaveList" data-ref-filename="llvm..CSR_ILP32_LP64_SaveList">CSR_ILP32_LP64_SaveList</a>;</td></tr>
<tr><th id="67">67</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_ILP32F" title='llvm::RISCVABI::ABI_ILP32F' data-ref="llvm::RISCVABI::ABI_ILP32F" data-ref-filename="llvm..RISCVABI..ABI_ILP32F">ABI_ILP32F</a>:</td></tr>
<tr><th id="68">68</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_LP64F" title='llvm::RISCVABI::ABI_LP64F' data-ref="llvm::RISCVABI::ABI_LP64F" data-ref-filename="llvm..RISCVABI..ABI_LP64F">ABI_LP64F</a>:</td></tr>
<tr><th id="69">69</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_ILP32F_LP64F_SaveList" title='llvm::CSR_ILP32F_LP64F_SaveList' data-ref="llvm::CSR_ILP32F_LP64F_SaveList" data-ref-filename="llvm..CSR_ILP32F_LP64F_SaveList">CSR_ILP32F_LP64F_SaveList</a>;</td></tr>
<tr><th id="70">70</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_ILP32D" title='llvm::RISCVABI::ABI_ILP32D' data-ref="llvm::RISCVABI::ABI_ILP32D" data-ref-filename="llvm..RISCVABI..ABI_ILP32D">ABI_ILP32D</a>:</td></tr>
<tr><th id="71">71</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_LP64D" title='llvm::RISCVABI::ABI_LP64D' data-ref="llvm::RISCVABI::ABI_LP64D" data-ref-filename="llvm..RISCVABI..ABI_LP64D">ABI_LP64D</a>:</td></tr>
<tr><th id="72">72</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_ILP32D_LP64D_SaveList" title='llvm::CSR_ILP32D_LP64D_SaveList' data-ref="llvm::CSR_ILP32D_LP64D_SaveList" data-ref-filename="llvm..CSR_ILP32D_LP64D_SaveList">CSR_ILP32D_LP64D_SaveList</a>;</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="4MF" data-ref-filename="4MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="RISCVFrameLowering.h.html#llvm::RISCVFrameLowering" title='llvm::RISCVFrameLowering' data-ref="llvm::RISCVFrameLowering" data-ref-filename="llvm..RISCVFrameLowering">RISCVFrameLowering</a> *<dfn class="local col5 decl" id="5TFI" title='TFI' data-type='const llvm::RISCVFrameLowering *' data-ref="5TFI" data-ref-filename="5TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::RISCVGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF" data-ref-filename="4MF">MF</a>);</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col6 decl" id="6Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Mark any registers requested to be reserved as such</i></td></tr>
<tr><th id="81">81</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='size_t' data-ref="7Reg" data-ref-filename="7Reg">Reg</dfn> = <var>0</var>; <a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a> &lt; <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>++) {</td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (<a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF" data-ref-filename="4MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;().<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE" title='llvm::RISCVSubtarget::isRegisterReservedByUser' data-ref="_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE" data-ref-filename="_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE">isRegisterReservedByUser</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>))</td></tr>
<tr><th id="83">83</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>);</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// Use markSuperRegs to ensure any register aliases are also reserved</i></td></tr>
<tr><th id="87">87</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>); <i>// zero</i></td></tr>
<tr><th id="88">88</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X2" title='llvm::RISCV::X2' data-ref="llvm::RISCV::X2" data-ref-filename="llvm..RISCV..X2">X2</a>); <i>// sp</i></td></tr>
<tr><th id="89">89</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X3" title='llvm::RISCV::X3' data-ref="llvm::RISCV::X3" data-ref-filename="llvm..RISCV..X3">X3</a>); <i>// gp</i></td></tr>
<tr><th id="90">90</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X4" title='llvm::RISCV::X4' data-ref="llvm::RISCV::X4" data-ref-filename="llvm..RISCV..X4">X4</a>); <i>// tp</i></td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (<a class="local col5 ref" href="#5TFI" title='TFI' data-ref="5TFI" data-ref-filename="5TFI">TFI</a>-&gt;<a class="virtual ref fn" href="RISCVFrameLowering.h.html#_ZNK4llvm18RISCVFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::RISCVFrameLowering::hasFP' data-ref="_ZNK4llvm18RISCVFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18RISCVFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF" data-ref-filename="4MF">MF</a>))</td></tr>
<tr><th id="92">92</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X8" title='llvm::RISCV::X8' data-ref="llvm::RISCV::X8" data-ref-filename="llvm..RISCV..X8">X8</a>); <i>// fp</i></td></tr>
<tr><th id="93">93</th><td>  <i>// Reserve the base register if we need to realign the stack and allocate</i></td></tr>
<tr><th id="94">94</th><td><i>  // variable-sized objects at runtime.</i></td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (<a class="local col5 ref" href="#5TFI" title='TFI' data-ref="5TFI" data-ref-filename="5TFI">TFI</a>-&gt;<a class="ref fn" href="RISCVFrameLowering.h.html#_ZNK4llvm18RISCVFrameLowering5hasBPERKNS_15MachineFunctionE" title='llvm::RISCVFrameLowering::hasBP' data-ref="_ZNK4llvm18RISCVFrameLowering5hasBPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18RISCVFrameLowering5hasBPERKNS_15MachineFunctionE">hasBP</a>(<a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF" data-ref-filename="4MF">MF</a>))</td></tr>
<tr><th id="96">96</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <span class="namespace">RISCVABI::</span><a class="ref fn" href="MCTargetDesc/RISCVBaseInfo.h.html#_ZN4llvm8RISCVABI8getBPRegEv" title='llvm::RISCVABI::getBPReg' data-ref="_ZN4llvm8RISCVABI8getBPRegEv" data-ref-filename="_ZN4llvm8RISCVABI8getBPRegEv">getBPReg</a>()); <i>// bp</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// V registers for code generation. We handle them manually.</i></td></tr>
<tr><th id="99">99</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VL" title='llvm::RISCV::VL' data-ref="llvm::RISCV::VL" data-ref-filename="llvm..RISCV..VL">VL</a>);</td></tr>
<tr><th id="100">100</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VTYPE" title='llvm::RISCV::VTYPE' data-ref="llvm::RISCV::VTYPE" data-ref-filename="llvm..RISCV..VTYPE">VTYPE</a>);</td></tr>
<tr><th id="101">101</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VXSAT" title='llvm::RISCV::VXSAT' data-ref="llvm::RISCV::VXSAT" data-ref-filename="llvm..RISCV..VXSAT">VXSAT</a>);</td></tr>
<tr><th id="102">102</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VXRM" title='llvm::RISCV::VXRM' data-ref="llvm::RISCV::VXRM" data-ref-filename="llvm..RISCV..VXRM">VXRM</a>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(checkAllSuperRegsMarked(Reserved));</td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <a class="local col6 ref" href="#6Reserved" title='Reserved' data-ref="6Reserved" data-ref-filename="6Reserved">Reserved</a>;</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>bool</em> <a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::RISCVRegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="8MF" data-ref-filename="8MF">MF</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                         <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="9PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="9PhysReg" data-ref-filename="9PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <b>return</b> !<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;().<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE" title='llvm::RISCVSubtarget::isRegisterReservedByUser' data-ref="_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE" data-ref-filename="_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE">isRegisterReservedByUser</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9PhysReg" title='PhysReg' data-ref="9PhysReg" data-ref-filename="9PhysReg">PhysReg</a>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>bool</em> <a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE" title='llvm::RISCVRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE">isConstantPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="10PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="10PhysReg" data-ref-filename="10PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="114">114</th><td>  <b>return</b> <a class="local col0 ref" href="#10PhysReg" title='PhysReg' data-ref="10PhysReg" data-ref-filename="10PhysReg">PhysReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>;</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv" title='llvm::RISCVRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_NoRegs_RegMask" title='llvm::CSR_NoRegs_RegMask' data-ref="llvm::CSR_NoRegs_RegMask" data-ref-filename="llvm..CSR_NoRegs_RegMask">CSR_NoRegs_RegMask</a>;</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i  data-doc="FixedCSRFIMap">// Frame indexes representing locations of CSRs which are given a fixed location</i></td></tr>
<tr><th id="122">122</th><td><i  data-doc="FixedCSRFIMap">// by save/restore libcalls.</i></td></tr>
<tr><th id="123">123</th><td><em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<em>unsigned</em>, <em>int</em>&gt; <dfn class="tu decl def" id="FixedCSRFIMap" title='FixedCSRFIMap' data-type='const std::map&lt;unsigned int, int&gt;' data-ref="FixedCSRFIMap" data-ref-filename="FixedCSRFIMap">FixedCSRFIMap</dfn> = <span class='ref fn fake' title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1ESt16initializer_listISt4pairIKT_T0_EERKT1_RKT2_" data-ref-filename="_ZNSt3mapC1ESt16initializer_listISt4pairIKT_T0_EERKT1_RKT2_"></span>{</td></tr>
<tr><th id="124">124</th><td>  {<i>/*ra*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X1" title='llvm::RISCV::X1' data-ref="llvm::RISCV::X1" data-ref-filename="llvm..RISCV..X1">X1</a>,   -<var>1</var>},</td></tr>
<tr><th id="125">125</th><td>  {<i>/*s0*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X8" title='llvm::RISCV::X8' data-ref="llvm::RISCV::X8" data-ref-filename="llvm..RISCV..X8">X8</a>,   -<var>2</var>},</td></tr>
<tr><th id="126">126</th><td>  {<i>/*s1*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X9" title='llvm::RISCV::X9' data-ref="llvm::RISCV::X9" data-ref-filename="llvm..RISCV..X9">X9</a>,   -<var>3</var>},</td></tr>
<tr><th id="127">127</th><td>  {<i>/*s2*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X18" title='llvm::RISCV::X18' data-ref="llvm::RISCV::X18" data-ref-filename="llvm..RISCV..X18">X18</a>,  -<var>4</var>},</td></tr>
<tr><th id="128">128</th><td>  {<i>/*s3*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X19" title='llvm::RISCV::X19' data-ref="llvm::RISCV::X19" data-ref-filename="llvm..RISCV..X19">X19</a>,  -<var>5</var>},</td></tr>
<tr><th id="129">129</th><td>  {<i>/*s4*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X20" title='llvm::RISCV::X20' data-ref="llvm::RISCV::X20" data-ref-filename="llvm..RISCV..X20">X20</a>,  -<var>6</var>},</td></tr>
<tr><th id="130">130</th><td>  {<i>/*s5*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X21" title='llvm::RISCV::X21' data-ref="llvm::RISCV::X21" data-ref-filename="llvm..RISCV..X21">X21</a>,  -<var>7</var>},</td></tr>
<tr><th id="131">131</th><td>  {<i>/*s6*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X22" title='llvm::RISCV::X22' data-ref="llvm::RISCV::X22" data-ref-filename="llvm..RISCV..X22">X22</a>,  -<var>8</var>},</td></tr>
<tr><th id="132">132</th><td>  {<i>/*s7*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X23" title='llvm::RISCV::X23' data-ref="llvm::RISCV::X23" data-ref-filename="llvm..RISCV..X23">X23</a>,  -<var>9</var>},</td></tr>
<tr><th id="133">133</th><td>  {<i>/*s8*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X24" title='llvm::RISCV::X24' data-ref="llvm::RISCV::X24" data-ref-filename="llvm..RISCV..X24">X24</a>,  -<var>10</var>},</td></tr>
<tr><th id="134">134</th><td>  {<i>/*s9*/</i>  <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X25" title='llvm::RISCV::X25' data-ref="llvm::RISCV::X25" data-ref-filename="llvm..RISCV..X25">X25</a>,  -<var>11</var>},</td></tr>
<tr><th id="135">135</th><td>  {<i>/*s10*/</i> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X26" title='llvm::RISCV::X26' data-ref="llvm::RISCV::X26" data-ref-filename="llvm..RISCV..X26">X26</a>,  -<var>12</var>},</td></tr>
<tr><th id="136">136</th><td>  {<i>/*s11*/</i> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X27" title='llvm::RISCV::X27' data-ref="llvm::RISCV::X27" data-ref-filename="llvm..RISCV..X27">X27</a>,  -<var>13</var>}</td></tr>
<tr><th id="137">137</th><td>};</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>bool</em> <a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" title='llvm::RISCVRegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="11MF" data-ref-filename="11MF">MF</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='llvm::Register' data-ref="12Reg" data-ref-filename="12Reg">Reg</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                             <em>int</em> &amp;<dfn class="local col3 decl" id="13FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="13FrameIdx" data-ref-filename="13FrameIdx">FrameIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="14RVFI" title='RVFI' data-type='const llvm::RISCVMachineFunctionInfo *' data-ref="14RVFI" data-ref-filename="14RVFI">RVFI</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="RISCVMachineFunctionInfo.h.html#llvm::RISCVMachineFunctionInfo" title='llvm::RISCVMachineFunctionInfo' data-ref="llvm::RISCVMachineFunctionInfo" data-ref-filename="llvm..RISCVMachineFunctionInfo">RISCVMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (!<a class="local col4 ref" href="#14RVFI" title='RVFI' data-ref="14RVFI" data-ref-filename="14RVFI">RVFI</a>-&gt;<a class="ref fn" href="RISCVMachineFunctionInfo.h.html#_ZNK4llvm24RISCVMachineFunctionInfo22useSaveRestoreLibCallsERKNS_15MachineFunctionE" title='llvm::RISCVMachineFunctionInfo::useSaveRestoreLibCalls' data-ref="_ZNK4llvm24RISCVMachineFunctionInfo22useSaveRestoreLibCallsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm24RISCVMachineFunctionInfo22useSaveRestoreLibCallsERKNS_15MachineFunctionE">useSaveRestoreLibCalls</a>(<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>))</td></tr>
<tr><th id="144">144</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>auto</em> <dfn class="local col5 decl" id="15FII" title='FII' data-type='std::_Rb_tree_const_iterator&lt;std::pair&lt;const unsigned int, int&gt; &gt;' data-ref="15FII" data-ref-filename="15FII">FII</dfn> = <a class="tu ref" href="#FixedCSRFIMap" title='FixedCSRFIMap' data-use='m' data-ref="FixedCSRFIMap" data-ref-filename="FixedCSRFIMap">FixedCSRFIMap</a>.<span class='ref fn' title='std::map::find' data-ref="_ZNKSt3map4findERKT_" data-ref-filename="_ZNKSt3map4findERKT_">find</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg" data-ref-filename="12Reg">Reg</a>);</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col5 ref" href="#15FII" title='FII' data-ref="15FII" data-ref-filename="15FII">FII</a> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKSt23_Rb_tree_const_iteratorIT_ES4_" data-ref-filename="_ZSteqRKSt23_Rb_tree_const_iteratorIT_ES4_">==</span> <a class="tu ref" href="#FixedCSRFIMap" title='FixedCSRFIMap' data-use='m' data-ref="FixedCSRFIMap" data-ref-filename="FixedCSRFIMap">FixedCSRFIMap</a>.<span class='ref fn' title='std::map::end' data-ref="_ZNKSt3map3endEv" data-ref-filename="_ZNKSt3map3endEv">end</span>())</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <a class="local col3 ref" href="#13FrameIdx" title='FrameIdx' data-ref="13FrameIdx" data-ref-filename="13FrameIdx">FrameIdx</a> = <a class="local col5 ref" href="#15FII" title='FII' data-ref="15FII" data-ref-filename="15FII">FII</a><span class='ref fn' title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv" data-ref-filename="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;const unsigned int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="151">151</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>void</em> <a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::RISCVRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="16II" title='II' data-type='MachineBasicBlock::iterator' data-ref="16II" data-ref-filename="16II">II</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                            <em>int</em> <dfn class="local col7 decl" id="17SPAdj" title='SPAdj' data-type='int' data-ref="17SPAdj" data-ref-filename="17SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col9 decl" id="19RS" title='RS' data-type='llvm::RegScavenger *' data-ref="19RS" data-ref-filename="19RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"Unexpected non-zero SPAdj value"</q>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI" data-ref-filename="20MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>;</td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="21MF" data-ref-filename="21MF">MF</dfn> = *<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="22MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="22MRI" data-ref-filename="22MRI">MRI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="162">162</th><td>  <em>const</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a> *<dfn class="local col3 decl" id="23TII" title='TII' data-type='const llvm::RISCVInstrInfo *' data-ref="23TII" data-ref-filename="23TII">TII</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;().<a class="virtual ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget12getInstrInfoEv" title='llvm::RISCVSubtarget::getInstrInfo' data-ref="_ZNK4llvm14RISCVSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="24DL" title='DL' data-type='llvm::DebugLoc' data-ref="24DL" data-ref-filename="24DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>int</em> <dfn class="local col5 decl" id="25FrameIndex" title='FrameIndex' data-type='int' data-ref="25FrameIndex" data-ref-filename="25FrameIndex">FrameIndex</dfn> = <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="26FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="26FrameReg" data-ref-filename="26FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="167">167</th><td>  <em>int</em> <dfn class="local col7 decl" id="27Offset" title='Offset' data-type='int' data-ref="27Offset" data-ref-filename="27Offset">Offset</dfn> = <a class="member fn" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::RISCVGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>)</td></tr>
<tr><th id="168">168</th><td>                   -&gt;<a class="virtual ref fn" href="RISCVFrameLowering.h.html#_ZNK4llvm18RISCVFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" title='llvm::RISCVFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm18RISCVFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" data-ref-filename="_ZNK4llvm18RISCVFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE">getFrameIndexReference</a>(<a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>, <a class="local col5 ref" href="#25FrameIndex" title='FrameIndex' data-ref="25FrameIndex" data-ref-filename="25FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg" data-ref-filename="26FrameReg">FrameReg</a></span>)</td></tr>
<tr><th id="169">169</th><td>                   .<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>() +</td></tr>
<tr><th id="170">170</th><td>               <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col7 ref" href="#27Offset" title='Offset' data-ref="27Offset" data-ref-filename="27Offset">Offset</a>)) {</td></tr>
<tr><th id="173">173</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="174">174</th><td>        <q>"Frame offsets outside of the signed 32-bit range not supported"</q>);</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="28MBB" data-ref-filename="28MBB">MBB</dfn> = *<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="local col9 decl" id="29FrameRegIsKill" title='FrameRegIsKill' data-type='bool' data-ref="29FrameRegIsKill" data-ref-filename="29FrameRegIsKill">FrameRegIsKill</dfn> = <b>false</b>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>12</var>&gt;(<a class="local col7 ref" href="#27Offset" title='Offset' data-ref="27Offset" data-ref-filename="27Offset">Offset</a>)) {</td></tr>
<tr><th id="181">181</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isInt&lt;<var>32</var>&gt;(Offset) &amp;&amp; <q>"Int32 expected"</q>);</td></tr>
<tr><th id="182">182</th><td>    <i>// The offset won't fit in an immediate, so use a scratch register instead</i></td></tr>
<tr><th id="183">183</th><td><i>    // Modify Offset and FrameReg appropriately</i></td></tr>
<tr><th id="184">184</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="30ScratchReg" title='ScratchReg' data-type='llvm::Register' data-ref="30ScratchReg" data-ref-filename="30ScratchReg">ScratchReg</dfn> = <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI" data-ref-filename="22MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>);</td></tr>
<tr><th id="185">185</th><td>    <a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII" data-ref-filename="23TII">TII</a>-&gt;<a class="ref fn" href="RISCVInstrInfo.h.html#_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE" title='llvm::RISCVInstrInfo::movImm' data-ref="_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE">movImm</a>(<span class='refarg'><a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>, <a class="local col4 ref" href="#24DL" title='DL' data-ref="24DL" data-ref-filename="24DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#30ScratchReg" title='ScratchReg' data-ref="30ScratchReg" data-ref-filename="30ScratchReg">ScratchReg</a>, <a class="local col7 ref" href="#27Offset" title='Offset' data-ref="27Offset" data-ref-filename="27Offset">Offset</a>);</td></tr>
<tr><th id="186">186</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>, <a class="local col4 ref" href="#24DL" title='DL' data-ref="24DL" data-ref-filename="24DL">DL</a>, <a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII" data-ref-filename="23TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADD" title='llvm::RISCV::ADD' data-ref="llvm::RISCV::ADD" data-ref-filename="llvm..RISCV..ADD">ADD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#30ScratchReg" title='ScratchReg' data-ref="30ScratchReg" data-ref-filename="30ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="187">187</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg" data-ref-filename="26FrameReg">FrameReg</a>)</td></tr>
<tr><th id="188">188</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#30ScratchReg" title='ScratchReg' data-ref="30ScratchReg" data-ref-filename="30ScratchReg">ScratchReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="189">189</th><td>    <a class="local col7 ref" href="#27Offset" title='Offset' data-ref="27Offset" data-ref-filename="27Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="190">190</th><td>    <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg" data-ref-filename="26FrameReg">FrameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#30ScratchReg" title='ScratchReg' data-ref="30ScratchReg" data-ref-filename="30ScratchReg">ScratchReg</a>;</td></tr>
<tr><th id="191">191</th><td>    <a class="local col9 ref" href="#29FrameRegIsKill" title='FrameRegIsKill' data-ref="29FrameRegIsKill" data-ref-filename="29FrameRegIsKill">FrameRegIsKill</a> = <b>true</b>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a>)</td></tr>
<tr><th id="195">195</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg" data-ref-filename="26FrameReg">FrameReg</a>, <b>false</b>, <b>false</b>, <a class="local col9 ref" href="#29FrameRegIsKill" title='FrameRegIsKill' data-ref="29FrameRegIsKill" data-ref-filename="29FrameRegIsKill">FrameRegIsKill</a>);</td></tr>
<tr><th id="196">196</th><td>  <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col7 ref" href="#27Offset" title='Offset' data-ref="27Offset" data-ref-filename="27Offset">Offset</a>);</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="31MF" data-ref-filename="31MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="200">200</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col2 decl" id="32TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="32TFI" data-ref-filename="32TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::RISCVGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20RISCVGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>);</td></tr>
<tr><th id="201">201</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#32TFI" title='TFI' data-ref="32TFI" data-ref-filename="32TFI">TFI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::TargetFrameLowering::hasFP' data-ref="_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>) ? <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X8" title='llvm::RISCV::X8' data-ref="llvm::RISCV::X8" data-ref-filename="llvm..RISCV..X8">X8</a> : <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X2" title='llvm::RISCV::X2' data-ref="llvm::RISCV::X2" data-ref-filename="llvm..RISCV..X2">X2</a>;</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="205">205</th><td><a class="type" href="RISCVRegisterInfo.h.html#llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::RISCVRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp; <dfn class="local col3 decl" id="33MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="33MF" data-ref-filename="33MF">MF</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                        <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="34CC" title='CC' data-type='CallingConv::ID' data-ref="34CC" data-ref-filename="34CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="35Subtarget" title='Subtarget' data-type='const llvm::RISCVSubtarget &amp;' data-ref="35Subtarget" data-ref-filename="35Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;();</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (<a class="local col4 ref" href="#34CC" title='CC' data-ref="34CC" data-ref-filename="34CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>)</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_NoRegs_RegMask" title='llvm::CSR_NoRegs_RegMask' data-ref="llvm::CSR_NoRegs_RegMask" data-ref-filename="llvm..CSR_NoRegs_RegMask">CSR_NoRegs_RegMask</a>;</td></tr>
<tr><th id="211">211</th><td>  <b>switch</b> (<a class="local col5 ref" href="#35Subtarget" title='Subtarget' data-ref="35Subtarget" data-ref-filename="35Subtarget">Subtarget</a>.<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget12getTargetABIEv" title='llvm::RISCVSubtarget::getTargetABI' data-ref="_ZNK4llvm14RISCVSubtarget12getTargetABIEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget12getTargetABIEv">getTargetABI</a>()) {</td></tr>
<tr><th id="212">212</th><td>  <b>default</b>:</td></tr>
<tr><th id="213">213</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized ABI"</q>);</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_ILP32" title='llvm::RISCVABI::ABI_ILP32' data-ref="llvm::RISCVABI::ABI_ILP32" data-ref-filename="llvm..RISCVABI..ABI_ILP32">ABI_ILP32</a>:</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_LP64" title='llvm::RISCVABI::ABI_LP64' data-ref="llvm::RISCVABI::ABI_LP64" data-ref-filename="llvm..RISCVABI..ABI_LP64">ABI_LP64</a>:</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_ILP32_LP64_RegMask" title='llvm::CSR_ILP32_LP64_RegMask' data-ref="llvm::CSR_ILP32_LP64_RegMask" data-ref-filename="llvm..CSR_ILP32_LP64_RegMask">CSR_ILP32_LP64_RegMask</a>;</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_ILP32F" title='llvm::RISCVABI::ABI_ILP32F' data-ref="llvm::RISCVABI::ABI_ILP32F" data-ref-filename="llvm..RISCVABI..ABI_ILP32F">ABI_ILP32F</a>:</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_LP64F" title='llvm::RISCVABI::ABI_LP64F' data-ref="llvm::RISCVABI::ABI_LP64F" data-ref-filename="llvm..RISCVABI..ABI_LP64F">ABI_LP64F</a>:</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_ILP32F_LP64F_RegMask" title='llvm::CSR_ILP32F_LP64F_RegMask' data-ref="llvm::CSR_ILP32F_LP64F_RegMask" data-ref-filename="llvm..CSR_ILP32F_LP64F_RegMask">CSR_ILP32F_LP64F_RegMask</a>;</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_ILP32D" title='llvm::RISCVABI::ABI_ILP32D' data-ref="llvm::RISCVABI::ABI_ILP32D" data-ref-filename="llvm..RISCVABI..ABI_ILP32D">ABI_ILP32D</a>:</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class="namespace">RISCVABI::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVABI::ABI_LP64D" title='llvm::RISCVABI::ABI_LP64D' data-ref="llvm::RISCVABI::ABI_LP64D" data-ref-filename="llvm..RISCVABI..ABI_LP64D">ABI_LP64D</a>:</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::CSR_ILP32D_LP64D_RegMask" title='llvm::CSR_ILP32D_LP64D_RegMask' data-ref="llvm::CSR_ILP32D_LP64D_RegMask" data-ref-filename="llvm..CSR_ILP32D_LP64D_RegMask">CSR_ILP32D_LP64D_RegMask</a>;</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>