// Seed: 2290302203
module module_0;
  tri id_1 = id_1;
  tri id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  wor  id_14 = 1;
  specify
    (id_15 => id_16) = 1;
    (id_17 => id_18) = (id_15  : 1'b0 < 1  : id_4, id_8 == id_16);
    (id_19 + => id_20) = (id_4 == 1  : 1  : 1, 1  : !id_1  : id_4);
    if (id_2) (id_21 => id_22) = (1);
    if (1'h0) (id_23 + => id_24) = ((1) >> ^id_2, !id_20  : 1  : id_18 % id_23);
    (id_25 *> id_26[1]) = (id_11  : 1  : 1, id_18  : 1  : id_22);
    (id_27 *> id_28) = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_5 = 1;
  module_0();
endmodule
