5 13 181 2 *
8 /home/bryce3/trevorw/covered/diags/verilog 2 -t (main) 2 -vcd (inc3.1.vcd) 2 -o (inc3.1.cdd) 2 -v (inc3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 inc3.1.v 1 21 1
2 1 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070008 1 0 0 0 1 17 0 1 0 0 0 0
1 i 2 4 1070008 1 0 31 0 32 49 0 ffffffff 0 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 inc3.1.v 6 10 1
2 2 7 c000c 1 0 1004 0 0 32 48 0 0
2 3 7 80008 0 1 1410 0 0 32 33 i
2 4 7 8000c 1 37 16 2 3
2 5 8 60009 1 0 21004 0 0 1 16 0 0
2 6 8 20002 0 1 1410 0 0 1 1 a
2 7 8 20009 1 37 16 5 6
2 8 9 c000c 1 0 1004 0 0 32 48 0 0
2 9 9 50006 1 1 1014 0 0 32 33 i
2 10 9 50007 1 51 1010 0 9 32 18 0 ffffffff 0 0 0 0
2 11 9 5000c 1 11 1014 8 10 1 18 0 1 1 0 0 0
2 12 9 1000e 1 39 26 11 0
2 13 9 140017 0 0 21010 0 0 1 16 1 0
2 14 9 100010 0 1 1410 0 0 1 1 a
2 15 9 100017 0 37 32 13 14
4 15 0 0 0
4 12 0 15 0
4 7 0 12 12
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 inc3.1.v 12 19 1
