Release 14.6 Map P.68d (nt64)
Xilinx Map Application Log File for Design 'CPU'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off
-c 100 -smartguide D:/ISE/ExcitedCPU/CPU_guide.ncd -o CPU_map.ncd CPU.ngd
CPU.pcf 
Target Device  : xc3s1200e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Mon Dec 08 16:52:23 2014

WARNING:Map:120 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.
Loading device for application Rf_Device from file '3s1200e.nph' in environment
D:\ISE\14.6\ISE_DS\ISE\.
   "CPU" is an NCD, version 3.2, device xc3s1200e, package fg320, speed -4
Mapping design into LUTs...
Running directed packing...
Constraining slice packing based on guide NCD.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
WARNING:Pack:2609 - SmartGuide is more efficient (better guiding and runtime)
   when used with explicit timing constraints. If you want the full benefit of
   the SmartGuide flow, please add timing constraints to your design, then
   re-create your guide file.
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.7  Design Feasibility Check
Phase 1.7  Design Feasibility Check (Checksum:bd3ed9c7) REAL time: 5 secs 

Phase 2.31  Local Placement Optimization
Phase 2.31  Local Placement Optimization (Checksum:bd3ed9c7) REAL time: 5 secs 

Phase 3.2  Initial Clock and IO Placement
....
Phase 3.2  Initial Clock and IO Placement (Checksum:72f36fca) REAL time: 5 secs 

Phase 4.30  Global Clock Region Assignment
Phase 4.30  Global Clock Region Assignment (Checksum:72f36fca) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:72f36fca) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:1ca4af62) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:1ca4af62) REAL time: 5 secs 

Phase 8.8  Global Placement
..
................
Phase 8.8  Global Placement (Checksum:682d9aa1) REAL time: 8 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:682d9aa1) REAL time: 8 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:682d9aa1) REAL time: 9 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:682d9aa1) REAL time: 9 secs 

Total REAL time to Placer completion: 9 secs 
Total CPU  time to Placer completion: 9 secs 
Running post-placement packing...
Updating route info ...
WARNING:PhysDesignRules:372 - Gated clock. Clock net uram1/ram1_oe_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   uram1/temp_data_0_cmp_eq0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net uram1/port_oe_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ucontroller/IMM_5_cmp_eq0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ucomparator/Jump_and0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ucontroller/IMM_11_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ucontroller/IMM_12_cmp_eq0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ucontroller/IMM_8_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:         543 out of  17,344    3%
    Number used as Flip Flops:          501
    Number used as Latches:              42
  Number of 4 input LUTs:             1,538 out of  17,344    8%
Logic Distribution:
  Number of occupied Slices:            978 out of   8,672   11%
    Number of Slices containing only related logic:     978 out of     978 100%
    Number of Slices containing unrelated logic:          0 out of     978   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,553 out of  17,344    8%
    Number used as logic:             1,538
    Number used as a route-thru:         15

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                109 out of     250   43%
    IOB Latches:                          5
  Number of BUFGMUXs:                     3 out of      24   12%

Average Fanout of Non-Clock Nets:                4.14

Peak Memory Usage:  366 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

Mapping completed.
See MAP report file "CPU_map.mrp" for details.
