/*
 * RCC.c
 *
 *  Created on: Feb 7, 2024
 *      Author: Nada
 */

#include "RCC.h"

Registers_t *RCC_Regs = RCC_BASEADD;

u8 RCC_SelectSysClk (RCC_Clock_t Clock)
{
	u8 ErrorStatus = Ok;

	u32 Loc_CopyReg = RCC_Regs->RCC_CFGR;

	switch (Clock)
	{
		case Clock_HSI:
			Loc_CopyReg &= RCC_CFGR_SW_CLR;
			Loc_CopyReg |= RCC_CFGR_SW_HSI;
			break;
		case Clock_HSE:
			Loc_CopyReg &= RCC_CFGR_SW_CLR;
			Loc_CopyReg |= RCC_CFGR_SW_HSE;
			break;
		case Clock_PLL:
			Loc_CopyReg &= RCC_CFGR_SW_CLR;
			Loc_CopyReg |= RCC_CFGR_SW_PLL;
			break;
		default:
			ErrorStatus = WrongChoice;
			break;
	}

	RCC_Regs->RCC_CFGR = Loc_CopyReg;

	return ErrorStatus;
}

u8 RCC_GetSysClk (void)
{
	u32 Loc_CopyReg = RCC_Regs->RCC_CFGR;

	//Reading Bit2 and Bit3 together

	return (((Loc_CopyReg)&RCC_CFGR_SWS)>>RCC_CFGR_SWS_SHIFTING);
}

u8 RCC_EnableClk (RCC_Clock_t Clock)
{
	u8 ErrorStatus = Ok;

	u32 Loc_CopyReg = RCC_Regs->RCC_CR;

	switch (Clock)
	{
		case Clock_HSI:
			Loc_CopyReg |= RCC_CR_HSI;
			break;
		case Clock_HSE:
			Loc_CopyReg |= RCC_CR_HSE;
			break;
		case Clock_PLL:
			Loc_CopyReg |= RCC_CR_PLL;
			break;
		default:
			ErrorStatus = WrongChoice;
			break;
	}

	RCC_Regs->RCC_CR = Loc_CopyReg;

	return ErrorStatus;
}

u8 RCC_DisableClk (RCC_Clock_t Clock)
{
	u8 ErrorStatus = Ok;

	u32 Loc_CopyReg = RCC_Regs->RCC_CR;

	switch (Clock)
	{
		case Clock_HSI:
			Loc_CopyReg &= ~RCC_CR_HSI;
			break;
		case Clock_HSE:
			Loc_CopyReg &= ~RCC_CR_HSE;
			break;
		case Clock_PLL:
			Loc_CopyReg &= ~RCC_CR_PLL;
			break;
		default:
			ErrorStatus = WrongChoice;
			break;
	}

	RCC_Regs->RCC_CR = Loc_CopyReg;

	return ErrorStatus;
}

u8 RCC_CheckClkStatus (RCC_Clock_t Clock, RCC_Status_t *ClockStatus)
{
	u8 ErrorStatus = Ok;

	u32 Loc_CopyReg = RCC_Regs->RCC_CR;

	switch (Clock)
	{
		case Clock_HSI:
			if (((Loc_CopyReg)>>HSIRDY_BIT)&1)
			{
				*ClockStatus = Ready;
			}
			else
			{
				*ClockStatus = NotReady;
			}
			break;
		case Clock_HSE:
			if (((Loc_CopyReg)>>HSERDY_BIT)&1)
			{
				*ClockStatus = Ready;
			}
			else
			{
				*ClockStatus = NotReady;
			}
			break;
		case Clock_PLL:
			if (((Loc_CopyReg)>>PLLRDY_BIT)&1)
			{
				*ClockStatus = Ready;
			}
			else
			{
				*ClockStatus = NotReady;
			}
			break;
		default:
			ErrorStatus = WrongChoice;
			break;
	}

	return ErrorStatus;
}

u8 RCC_SetPLLSource (RCC_Clock_t Clock)
{
	u8 ErrorStatus = Ok;

	switch (Clock)
	{
		case Clock_HSI:
			RCC_Regs->RCC_PLLCFGR &= ~RCC_PLLCFGR_SRC;
			break;
		case Clock_HSE:
			RCC_Regs->RCC_PLLCFGR |= RCC_PLLCFGR_SRC;
			break;
		default:
			ErrorStatus = WrongChoice;
			break;
	}

	return ErrorStatus;
}

u8 RCC_GetPLLSource (void)
{
	u32 Loc_CopyReg = RCC_Regs->RCC_PLLCFGR;

	//Reading Bit22

	return (((Loc_CopyReg)&RCC_PLLCFGR_SRC)>>RCC_PLLCFGR_SRC_SHIFTING);
}

u8 RCC_ConfigPLL (u32 M, u32 N, u32 P, u32 Q)
{
	u8 ErrorStatus = Ok;

	u32 Loc_CopyReg = RCC_Regs->RCC_PLLCFGR;

	if (M > RCC_PLLCFGR_M_MAX || M < RCC_PLLCFGR_M_MIN)
		ErrorStatus = NotOk;

	if (N > RCC_PLLCFGR_N_MAX || N < RCC_PLLCFGR_N_MIN)
		ErrorStatus = NotOk;

	if (Q > RCC_PLLCFGR_Q_MAX || Q < RCC_PLLCFGR_Q_MIN)
		ErrorStatus = NotOk;

	if (P!=RCC_PLLCFGR_P_2 || P!=RCC_PLLCFGR_P_4 || P!=RCC_PLLCFGR_P_6 || P!=RCC_PLLCFGR_P_8)
		ErrorStatus = NotOk;

	u32 Fpll, Fusb;

	switch (RCC_GetPLLSource())
	{
		case Clock_HSI:
			Fpll = HSI_FREQUENCY*N/(M*P);
			Fusb = HSI_FREQUENCY*N/(M*Q);
			break;
		case Clock_HSE:
			Fpll = HSE_FREQUENCY*N/(M*P);
			Fusb = HSE_FREQUENCY*N/(M*Q);
			break;
		default:
			break;
	}

	if (ErrorStatus==Ok && Fpll <= 84 && Fusb == 48)
	{
		Loc_CopyReg &= RCC_PLLCFGR_M_CLR;
		Loc_CopyReg |= M;
		Loc_CopyReg &= RCC_PLLCFGR_N_CLR;
		Loc_CopyReg |= (N<<RCC_PLLCFGR_N_SHIFTING);
		Loc_CopyReg &= RCC_PLLCFGR_P_CLR;
		Loc_CopyReg |= (P<<RCC_PLLCFGR_P_SHIFTING);
		Loc_CopyReg &= RCC_PLLCFGR_Q_CLR;
		Loc_CopyReg |= (Q<<RCC_PLLCFGR_Q_SHIFTING);
	}

	return ErrorStatus;
}
