{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 16:05:59 2009 " "Info: Processing started: Fri Apr 24 16:05:59 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_if -c uart_if " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_if -c uart_if" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sythesis/uart_if.vqm 4 4 " "Info: Found 4 design units, including 4 entities, in source file ../sythesis/uart_if.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 rcvr " "Info: Found entity 1: rcvr" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 14 12 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 txmit " "Info: Found entity 2: txmit" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 547 13 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Info: Found entity 3: uart" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1226 12 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 uart_if " "Info: Found entity 4: uart_if" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1366 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/div1_8m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/div1_8m.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_if_rom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_if_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uart_if_rom " "Info: Found entity 1: uart_if_rom" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Src/filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Src/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Info: Found entity 1: filter" {  } { { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_if_rom " "Info: Elaborating entity \"uart_if_rom\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "uart_if_rom " "Warning: Processing legacy GDF or BDF entity \"uart_if_rom\" with Max+Plus II bus and instance naming rules" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_if uart_if:inst5 " "Info: Elaborating entity \"uart_if\" for hierarchy \"uart_if:inst5\"" {  } { { "uart_if_rom.bdf" "inst5" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_if:inst5\|uart:U1 " "Info: Elaborating entity \"uart\" for hierarchy \"uart_if:inst5\|uart:U1\"" {  } { { "../sythesis/uart_if.vqm" "U1" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2238 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcvr uart_if:inst5\|uart:U1\|rcvr:u1 " "Info: Elaborating entity \"rcvr\" for hierarchy \"uart_if:inst5\|uart:U1\|rcvr:u1\"" {  } { { "../sythesis/uart_if.vqm" "u1" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1335 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txmit uart_if:inst5\|uart:U1\|txmit:u2 " "Info: Elaborating entity \"txmit\" for hierarchy \"uart_if:inst5\|uart:U1\|txmit:u2\"" {  } { { "../sythesis/uart_if.vqm" "u2" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1363 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst4 " "Info: Elaborating entity \"div\" for hierarchy \"div:inst4\"" {  } { { "uart_if_rom.bdf" "inst4" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 232 -248 -120 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 div1_8m.v(8) " "Warning (10230): Verilog HDL assignment warning at div1_8m.v(8): truncated value with size 32 to match size of target (13)" {  } { { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter filter:inst3 " "Info: Elaborating entity \"filter\" for hierarchy \"filter:inst3\"" {  } { { "uart_if_rom.bdf" "inst3" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { -40 -48 64 56 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 filter.v(11) " "Warning (10230): Verilog HDL assignment warning at filter.v(11): truncated value with size 32 to match size of target (16)" {  } { { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rom.v 1 1 " "Warning: Using design file uart_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rom " "Info: Found entity 1: uart_rom" {  } { { "uart_rom.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/uart_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rom uart_rom:inst1 " "Info: Elaborating entity \"uart_rom\" for hierarchy \"uart_rom:inst1\"" {  } { { "uart_if_rom.bdf" "inst1" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 288 176 336 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_rom:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"uart_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "uart_rom.v" "altsyncram_component" { Text "E:/code/III_new/EP2C35/S7_UART/physical/uart_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_rom:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"uart_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "uart_rom.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/uart_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eh31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh31 " "Info: Found entity 1: altsyncram_eh31" {  } { { "db/altsyncram_eh31.tdf" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/db/altsyncram_eh31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eh31 uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated " "Info: Elaborating entity \"altsyncram_eh31\" for hierarchy \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "II " "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0 "" 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rst_n_in " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rst_n_in\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2139 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|clk_in " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|clk_in\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2146 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_0_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_0_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2125 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_1_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_1_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2118 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[0\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[0\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2195 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[1\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[1\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2188 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[2\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[2\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2181 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[3\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[3\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2174 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[4\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[4\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2167 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[5\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[5\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2160 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[6\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[6\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2153 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_2_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_2_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2111 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_3_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_3_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2104 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_4_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_4_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2097 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_5_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_5_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2090 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_6_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_6_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2083 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_7_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_7_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 2076 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_eh31.tdf" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uart_rom.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/uart_rom.v" 74 0 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 288 176 336 368 "inst1" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_0_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_0_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_0_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 740 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|wrn2_i_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|wrn2_i_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "wrn2_i_Z~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1055 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|wrn1_i_0_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|wrn1_i_0_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "wrn1_i_0_Z~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1067 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_0_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_0_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_0_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1823 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_1_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 728 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_1_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1810 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_2_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 716 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_3_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 373 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_2_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 386 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_1_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 399 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_7_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_7_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_7_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 334 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_5_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 360 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_6_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 347 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_2_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1797 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_3_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 704 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_3_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 282 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_2_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 295 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_1_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 308 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_0_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_0_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_0_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 321 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_5_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 256 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_6_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 243 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_4_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_4_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_4_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 269 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|rdn_d_i_0_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|rdn_d_i_0_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rdn_d_i_0_Z~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1908 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|rdn_d2_i_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|rdn_d2_i_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rdn_d2_i_Z~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1896 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_3_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1784 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_4_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_4_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_4_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 692 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rxd2_i_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rxd2_i_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rxd2_i_Z~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 438 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_4_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_4_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_4_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1771 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_5_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 680 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_5_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1758 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_6_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 668 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_6_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1745 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_7_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_7_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_7_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 656 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_7_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_7_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_7_~0" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1732 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Info: Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 16:06:04 2009 " "Info: Processing ended: Fri Apr 24 16:06:04 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
