// Seed: 3083396746
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7
);
  wire id_9, id_10;
  wand id_11;
  assign id_11 = 'h0;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wire id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply0 id_12
    , id_14
);
  logic [7:0] id_15;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_11
  );
  wire id_16;
  wire id_17;
  assign id_0 = 1;
endmodule
