
module tb_memory();
	reg clk, write_enble;
	reg [1:0] address;
	reg [7:0] data;
	wire [7:0] data_out;
	
	initial clk = 0;
	always #100 clk = ~clk;
	

	memory memory_inst (.out(data_out), .d(data), .a(address), .we(write_enble), .clk(clk));

	initial begin
		write_enble = 0;
		address <= 0;
		
		
		@(posedge clk);
		$display("Address = %b, contect = %b.", address, data_out);
		
		
		
		
	
	
	
	end
endmodule
