// Seed: 729073571
module module_0;
  wire id_1;
  always @(negedge 1'h0) begin
    `define pp_2 0
    $display(`pp_2);
  end
  assign id_1 = 1;
  wire id_4;
  tri0 id_5 = 1;
  assign id_3[1] = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_ff @(id_10) begin
    id_4 = #id_13 id_2;
  end
  module_0();
endmodule
