Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:18:22 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram/post_route_timing.rpt
| Design       : spram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mem_reg_0_31_0_0/SP/CLK        dout_reg[0]/D                  9.019         
mem_reg_0_31_13_13/SP/CLK      dout_reg[13]/D                 9.019         
mem_reg_0_31_2_2/SP/CLK        dout_reg[2]/D                  9.019         
mem_reg_0_31_6_6/SP/CLK        dout_reg[6]/D                  9.019         
mem_reg_0_31_11_11/SP/CLK      dout_reg[11]/D                 9.027         
mem_reg_0_31_15_15/SP/CLK      dout_reg[15]/D                 9.027         
mem_reg_0_31_4_4/SP/CLK        dout_reg[4]/D                  9.027         
mem_reg_0_31_8_8/SP/CLK        dout_reg[8]/D                  9.027         
mem_reg_0_31_12_12/SP/CLK      dout_reg[12]/D                 9.028         
mem_reg_0_31_1_1/SP/CLK        dout_reg[1]/D                  9.028         
mem_reg_0_31_5_5/SP/CLK        dout_reg[5]/D                  9.028         
mem_reg_0_31_9_9/SP/CLK        dout_reg[9]/D                  9.028         
mem_reg_0_31_10_10/SP/CLK      dout_reg[10]/D                 9.029         
mem_reg_0_31_14_14/SP/CLK      dout_reg[14]/D                 9.029         
mem_reg_0_31_3_3/SP/CLK        dout_reg[3]/D                  9.029         
mem_reg_0_31_7_7/SP/CLK        dout_reg[7]/D                  9.029         



