{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 18:45:48 2014 " "Info: Processing started: Thu Apr 10 18:45:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g23_lab5 -c g23_lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g23_lab5 -c g23_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_7_segment_decoder-alpha " "Info: Found design unit 1: g23_7_segment_decoder-alpha" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_7_segment_decoder.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_7_segment_decoder " "Info: Found entity 1: g23_7_segment_decoder" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_binary_to_BCD-look_up_table " "Info: Found design unit 1: g23_binary_to_BCD-look_up_table" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_binary_to_BCD.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_binary_to_BCD " "Info: Found entity 1: g23_binary_to_BCD" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_binary_to_BCD.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_dayfrac_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_dayfrac_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_dayfrac_to_MTC-cascading " "Info: Found design unit 1: g23_dayfrac_to_MTC-cascading" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_dayfrac_to_MTC " "Info: Found entity 1: g23_dayfrac_to_MTC" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_generic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_generic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_generic_timer-alpha " "Info: Found design unit 1: g23_generic_timer-alpha" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_generic_timer.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_generic_timer " "Info: Found entity 1: g23_generic_timer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_generic_timer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_basic_timer-alpha " "Info: Found design unit 1: g23_basic_timer-alpha" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_basic_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_basic_timer " "Info: Found entity 1: g23_basic_timer" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_basic_timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_seconds_to_days.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_seconds_to_days.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_Seconds_to_Days-cascading " "Info: Found design unit 1: g23_Seconds_to_Days-cascading" {  } { { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_Seconds_to_Days " "Info: Found entity 1: g23_Seconds_to_Days" {  } { { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_utc_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_utc_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_UTC_to_MTC-cascading " "Info: Found design unit 1: g23_UTC_to_MTC-cascading" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_UTC_to_MTC " "Info: Found entity 1: g23_UTC_to_MTC" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_testbed-alpha " "Info: Found design unit 1: g23_YMD_testbed-alpha" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_YMD_testbed.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_testbed " "Info: Found entity 1: g23_YMD_testbed" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_YMD_testbed.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_lab5_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_lab5_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_lab5_testbed-alpha " "Info: Found design unit 1: g23_lab5_testbed-alpha" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_lab5_testbed " "Info: Found entity 1: g23_lab5_testbed" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_up_down.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_up_down-alpha " "Info: Found design unit 1: g23_up_down-alpha" {  } { { "g23_up_down.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_up_down.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_up_down " "Info: Found entity 1: g23_up_down" {  } { { "g23_up_down.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_up_down.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_HMS_counter-alpha " "Info: Found design unit 1: g23_HMS_counter-alpha" {  } { { "g23_HMS_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_HMS_counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_HMS_counter " "Info: Found entity 1: g23_HMS_counter" {  } { { "g23_HMS_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_HMS_counter.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_counter-alpha " "Info: Found design unit 1: g23_YMD_counter-alpha" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_YMD_counter.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_counter " "Info: Found entity 1: g23_YMD_counter" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_YMD_counter.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_14_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_14_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_14_to_BCD-alpha " "Info: Found design unit 1: g23_14_to_BCD-alpha" {  } { { "g23_14_to_BCD.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_14_to_BCD.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_14_to_BCD " "Info: Found entity 1: g23_14_to_BCD" {  } { { "g23_14_to_BCD.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_14_to_BCD.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "dst g23_lab5_testbed.vhd(348) " "Error (10349): VHDL Association List error at g23_lab5_testbed.vhd(348): formal \"dst\" does not exist" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 348 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "h_set g23_lab5_testbed.vhd(341) " "Error (10346): VHDL error at g23_lab5_testbed.vhd(341): formal port or parameter \"h_set\" must have actual or default value" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 341 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "h_set g23_lab5_testbed.vhd(103) " "Error (10784): HDL error at g23_lab5_testbed.vhd(103): see declaration for object \"h_set\"" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 103 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "m_set g23_lab5_testbed.vhd(341) " "Error (10346): VHDL error at g23_lab5_testbed.vhd(341): formal port or parameter \"m_set\" must have actual or default value" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 341 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "m_set g23_lab5_testbed.vhd(104) " "Error (10784): HDL error at g23_lab5_testbed.vhd(104): see declaration for object \"m_set\"" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 104 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "s_set g23_lab5_testbed.vhd(341) " "Error (10346): VHDL error at g23_lab5_testbed.vhd(341): formal port or parameter \"s_set\" must have actual or default value" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 341 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "s_set g23_lab5_testbed.vhd(105) " "Error (10784): HDL error at g23_lab5_testbed.vhd(105): see declaration for object \"s_set\"" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 105 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "h_inc g23_lab5_testbed.vhd(341) " "Error (10346): VHDL error at g23_lab5_testbed.vhd(341): formal port or parameter \"h_inc\" must have actual or default value" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 341 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "h_inc g23_lab5_testbed.vhd(107) " "Error (10784): HDL error at g23_lab5_testbed.vhd(107): see declaration for object \"h_inc\"" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 107 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "m_inc g23_lab5_testbed.vhd(341) " "Error (10346): VHDL error at g23_lab5_testbed.vhd(341): formal port or parameter \"m_inc\" must have actual or default value" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 341 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "m_inc g23_lab5_testbed.vhd(108) " "Error (10784): HDL error at g23_lab5_testbed.vhd(108): see declaration for object \"m_inc\"" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 108 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "s_inc g23_lab5_testbed.vhd(341) " "Error (10346): VHDL error at g23_lab5_testbed.vhd(341): formal port or parameter \"s_inc\" must have actual or default value" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 341 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "s_inc g23_lab5_testbed.vhd(109) " "Error (10784): HDL error at g23_lab5_testbed.vhd(109): see declaration for object \"s_inc\"" {  } { { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 109 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Error: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 18:45:49 2014 " "Error: Processing ended: Thu Apr 10 18:45:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
