$date
	Tue Dec 09 12:42:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mips_core $end
$var wire 32 ! debug_pc_out [31:0] $end
$var wire 32 " debug_d_mem_read_data [31:0] $end
$var wire 32 # debug_alu_result [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & branch_condition $end
$var wire 1 $ clk $end
$var wire 32 ' debug_alu_result [31:0] $end
$var wire 32 ( debug_d_mem_read_data [31:0] $end
$var wire 32 ) debug_pc_out [31:0] $end
$var wire 1 % reset $end
$var wire 32 * zero_extended_imm [31:0] $end
$var wire 1 + zero_ext $end
$var wire 5 , write_register_addr [4:0] $end
$var wire 32 - write_data [31:0] $end
$var wire 32 . sign_extended_imm [31:0] $end
$var wire 5 / shamt [4:0] $end
$var wire 32 0 selected_ext_imm [31:0] $end
$var wire 5 1 rt [4:0] $end
$var wire 5 2 rs [4:0] $end
$var wire 1 3 reg_write $end
$var wire 2 4 reg_dst [1:0] $end
$var wire 32 5 read_data_2 [31:0] $end
$var wire 32 6 read_data_1 [31:0] $end
$var wire 5 7 rd [4:0] $end
$var wire 32 8 pc_plus_8 [31:0] $end
$var wire 32 9 pc_plus_4 [31:0] $end
$var wire 32 : pc_jump_mux_out [31:0] $end
$var wire 32 ; pc_branch_mux_out [31:0] $end
$var wire 6 < opcode [5:0] $end
$var wire 32 = next_pc [31:0] $end
$var wire 1 > mem_write $end
$var wire 2 ? mem_to_reg [1:0] $end
$var wire 1 @ mem_read $end
$var wire 32 A jump_target [31:0] $end
$var wire 1 B jump_reg $end
$var wire 1 C jump $end
$var wire 32 D instruction [31:0] $end
$var wire 16 E immediate [15:0] $end
$var wire 6 F funct [5:0] $end
$var wire 32 G d_mem_read_data [31:0] $end
$var wire 32 H branch_target [31:0] $end
$var wire 32 I branch_offset [31:0] $end
$var wire 1 J branch $end
$var wire 1 K bne $end
$var wire 1 L alu_zero $end
$var wire 1 M alu_src $end
$var wire 32 N alu_result [31:0] $end
$var wire 32 O alu_operand_b [31:0] $end
$var wire 4 P alu_op [3:0] $end
$var wire 4 Q alu_control_out [3:0] $end
$var wire 26 R address_j [25:0] $end
$var wire 32 S PC_out [31:0] $end
$var reg 32 T PC_reg [31:0] $end
$scope module alu_control $end
$var wire 6 U funct [5:0] $end
$var wire 4 V ALUOp [3:0] $end
$var parameter 4 W ALUOP_ADD $end
$var parameter 4 X ALUOP_AND $end
$var parameter 4 Y ALUOP_LUI $end
$var parameter 4 Z ALUOP_OR $end
$var parameter 4 [ ALUOP_RTYPE $end
$var parameter 4 \ ALUOP_SLT $end
$var parameter 4 ] ALUOP_SLTU $end
$var parameter 4 ^ ALUOP_SUB $end
$var parameter 4 _ ALUOP_XOR $end
$var parameter 6 ` FUNCT_ADD $end
$var parameter 6 a FUNCT_AND $end
$var parameter 6 b FUNCT_JR $end
$var parameter 6 c FUNCT_NOR $end
$var parameter 6 d FUNCT_OR $end
$var parameter 6 e FUNCT_SLL $end
$var parameter 6 f FUNCT_SLLV $end
$var parameter 6 g FUNCT_SLT $end
$var parameter 6 h FUNCT_SLTU $end
$var parameter 6 i FUNCT_SRA $end
$var parameter 6 j FUNCT_SRAV $end
$var parameter 6 k FUNCT_SRL $end
$var parameter 6 l FUNCT_SRLV $end
$var parameter 6 m FUNCT_SUB $end
$var parameter 6 n FUNCT_XOR $end
$var parameter 4 o OP_ADD $end
$var parameter 4 p OP_AND $end
$var parameter 4 q OP_LUI $end
$var parameter 4 r OP_NOR $end
$var parameter 4 s OP_OR $end
$var parameter 4 t OP_SLL $end
$var parameter 4 u OP_SLT $end
$var parameter 4 v OP_SLTU $end
$var parameter 4 w OP_SRA $end
$var parameter 4 x OP_SRL $end
$var parameter 4 y OP_SUB $end
$var parameter 4 z OP_XOR $end
$var reg 4 { ALUControl [3:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 32 | In2 [31:0] $end
$var wire 4 } OP [3:0] $end
$var wire 5 ~ shamt [4:0] $end
$var wire 1 L Zero_flag $end
$var wire 32 !" In1 [31:0] $end
$var parameter 4 "" ADD $end
$var parameter 4 #" AND $end
$var parameter 4 $" LUI $end
$var parameter 4 %" NOR $end
$var parameter 4 &" OR $end
$var parameter 4 '" SLL $end
$var parameter 4 (" SLT $end
$var parameter 4 )" SLTU $end
$var parameter 4 *" SRA $end
$var parameter 4 +" SRL $end
$var parameter 4 ," SUB $end
$var parameter 4 -" XOR $end
$var reg 32 ." result [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 6 /" funct [5:0] $end
$var wire 6 0" opcode [5:0] $end
$var parameter 4 1" ALUOP_ADD $end
$var parameter 4 2" ALUOP_AND $end
$var parameter 4 3" ALUOP_LUI $end
$var parameter 4 4" ALUOP_OR $end
$var parameter 4 5" ALUOP_RTYPE $end
$var parameter 4 6" ALUOP_SLT $end
$var parameter 4 7" ALUOP_SLTU $end
$var parameter 4 8" ALUOP_SUB $end
$var parameter 4 9" ALUOP_XOR $end
$var parameter 6 :" FUNCT_JR $end
$var parameter 6 ;" OP_ADDI $end
$var parameter 6 <" OP_ANDI $end
$var parameter 6 =" OP_BEQ $end
$var parameter 6 >" OP_BNE $end
$var parameter 6 ?" OP_J $end
$var parameter 6 @" OP_JAL $end
$var parameter 6 A" OP_LUI $end
$var parameter 6 B" OP_LW $end
$var parameter 6 C" OP_ORI $end
$var parameter 6 D" OP_R_TYPE $end
$var parameter 6 E" OP_SLTI $end
$var parameter 6 F" OP_SLTIU $end
$var parameter 6 G" OP_SW $end
$var parameter 6 H" OP_XORI $end
$var reg 4 I" ALUOp [3:0] $end
$var reg 1 M ALUSrc $end
$var reg 1 K bne $end
$var reg 1 J branch $end
$var reg 1 C jump $end
$var reg 1 B jumpReg $end
$var reg 1 @ memRead $end
$var reg 2 J" memToReg [1:0] $end
$var reg 1 > memWrite $end
$var reg 2 K" regDst [1:0] $end
$var reg 1 3 regWrite $end
$var reg 1 + zeroExt $end
$upscope $end
$scope module data_memory $end
$var wire 32 L" address [31:0] $end
$var wire 1 $ clk $end
$var wire 1 @ memRead $end
$var wire 1 > memWrite $end
$var wire 32 M" writeData [31:0] $end
$var wire 32 N" readData [31:0] $end
$var parameter 32 O" MEM_DEPTH $end
$upscope $end
$scope module instruction_memory $end
$var wire 32 P" address [31:0] $end
$var parameter 32 Q" MEM_DEPTH $end
$var parameter 128 R" TEXT_FILE $end
$var reg 32 S" i_out [31:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 $ clk $end
$var wire 5 T" readAddr1 [4:0] $end
$var wire 5 U" readAddr2 [4:0] $end
$var wire 1 3 regWrite $end
$var wire 1 % reset $end
$var wire 5 V" writeAddr [4:0] $end
$var wire 32 W" writeData [31:0] $end
$var wire 32 X" readData2 [31:0] $end
$var wire 32 Y" readData1 [31:0] $end
$var integer 32 Z" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1101001011011100111001101110100011100100111010101100011011101000110100101101111011011100010111001101100011010010111001101110100 R"
b100000000 Q"
b100000000 O"
b1110 H"
b101011 G"
b1011 F"
b1010 E"
b0 D"
b1101 C"
b100011 B"
b1111 A"
b11 @"
b10 ?"
b101 >"
b100 ="
b1100 <"
b1000 ;"
b1000 :"
b1100 9"
b1001 8"
b1110 7"
b1101 6"
b0 5"
b1011 4"
b1111 3"
b1010 2"
b1000 1"
b100 -"
b1 ,"
b1001 +"
b1010 *"
b111 )"
b110 ("
b1000 '"
b11 &"
b101 %"
b1011 $"
b10 #"
b0 ""
b100 z
b1 y
b1001 x
b1010 w
b111 v
b110 u
b1000 t
b11 s
b101 r
b1011 q
b10 p
b0 o
b100110 n
b100010 m
b110 l
b10 k
b111 j
b11 i
b101011 h
b101010 g
b100 f
b0 e
b100101 d
b100111 c
b1000 b
b100100 a
b100000 `
b1100 _
b1001 ^
b1110 ]
b1101 \
b0 [
b1011 Z
b1111 Y
b1010 X
b1000 W
$end
#0
$dumpvars
b100000 Z"
b0 Y"
b0 X"
b1010 W"
b1000 V"
b1000 U"
b0 T"
b100000000010000000000000001010 S"
b0 P"
bz N"
b0 M"
b1010 L"
b0 K"
b0 J"
b1000 I"
b1000 0"
b1010 /"
b1010 ."
b0 !"
b0 ~
b0 }
b1010 |
b0 {
b1000 V
b1010 U
b0 T
b0 S
b10000000000000001010 R
b0 Q
b1000 P
b1010 O
b1010 N
1M
0L
0K
0J
b101000 I
b101100 H
bz G
b1010 F
b1010 E
b100000000010000000000000001010 D
0C
0B
b1000000000000000101000 A
0@
b0 ?
0>
b100 =
b1000 <
b100 ;
b100 :
b100 9
b1000 8
b0 7
b0 6
b0 5
b0 4
13
b0 2
b1000 1
b1010 0
b0 /
b1010 .
b1010 -
b1000 ,
0+
b1010 *
b0 )
bz (
b1010 '
0&
1%
0$
b1010 #
bz "
b0 !
$end
#5000
b100000 Z"
1$
#10000
0$
0%
#15000
1L
b0 -
b0 W"
b0 #
b0 '
b0 N
b0 ."
b0 L"
b0 I
b0 O
b0 |
b1000 =
b0 0
1>
03
1M
b1000 :
b1000000000000000000000 A
b10000000000000000000 R
b0 .
b0 *
b0 E
b0 F
b0 U
b0 /"
b101011 <
b101011 0"
b1010 5
b1010 M"
b1010 X"
b1000 ;
b10101100000010000000000000000000 D
b10101100000010000000000000000000 S"
b1000 H
b1000 9
b1100 8
b100 !
b100 )
b100 S
b100 T
b100 P"
1$
#20000
0$
#25000
b1010 -
b1010 W"
b1010 "
b1010 (
b1010 G
b1010 N"
b1100 =
b1001 ,
b1001 V"
b0 5
b0 M"
b0 X"
13
b1 ?
b1 J"
1@
1M
0>
b1100 :
b1001000000000000000000 A
b10010000000000000000 R
b1001 1
b1001 U"
b100011 <
b100011 0"
b1100 ;
b10001100000010010000000000000000 D
b10001100000010010000000000000000 S"
b1100 H
b1100 9
b10000 8
b1000 !
b1000 )
b1000 S
b1000 T
b1000 P"
1$
#30000
0$
#35000
1&
0L
b100 I
b1010 #
b1010 '
b1010 N
b1010 ."
b1010 L"
b1010 -
b1010 W"
bz "
bz (
bz G
bz N"
b10100 =
b1 0
b1 Q
b1 {
b1 }
b0 ,
b0 V"
b1010 6
b1010 !"
b1010 Y"
b1001 P
b1001 V
b1001 I"
1K
03
0M
b0 ?
b0 J"
0@
b10100 :
b100100000000000000000000100 A
b1001000000000000000000001 R
b1 .
b1 *
b1 E
b1 F
b1 U
b1 /"
b0 1
b0 U"
b1001 2
b1001 T"
b101 <
b101 0"
b0 5
b0 M"
b0 X"
b10100 ;
b10101001000000000000000000001 D
b10101001000000000000000000001 S"
b10100 H
b10000 9
b10100 8
b1100 !
b1100 )
b1100 S
b1100 T
b1100 P"
1$
#40000
0$
#45000
1L
0&
b100000 I
b0 #
b0 '
b0 N
b0 ."
b0 L"
b11100 -
b11100 W"
b11111 ,
b11111 V"
b100000 =
b1000 0
b0 Q
b0 {
b0 }
b0 6
b0 !"
b0 Y"
b10 ?
b10 J"
b10 4
b10 K"
13
1C
b1000 P
b1000 V
b1000 I"
0K
b100000 :
b100000 A
b1000 R
b1000 .
b1000 *
b1000 E
b1000 F
b1000 U
b1000 /"
b0 2
b0 T"
b11 <
b11 0"
b11000 ;
b1100000000000000000000001000 D
b1100000000000000000000001000 S"
b111000 H
b11000 9
b11100 8
b10100 !
b10100 )
b10100 S
b10100 T
b10100 P"
1$
#50000
0$
#55000
0L
b1010 ,
b1010 V"
b100100 =
b10100001000000000 I
b101000 #
b101000 '
b101000 N
b101000 ."
b101000 L"
b1010 O
b1010 |
b101000 -
b101000 W"
b100100 :
b101000010000000 0
b1000 Q
b1000 {
b1000 }
b1010 5
b1010 M"
b1010 X"
b0 P
b0 V
b0 I"
13
b0 ?
b0 J"
0C
b1 4
b1 K"
b1000010100001000000000 A
b10000101000010000000 R
b101000010000000 .
b101000010000000 *
b101000010000000 E
b0 F
b0 U
b0 /"
b10 /
b10 ~
b1010 7
b1000 1
b1000 U"
b0 <
b0 0"
b100100 ;
b10000101000010000000 D
b10000101000010000000 S"
b10100001000100100 H
b100100 9
b101000 8
b100000 !
b100000 )
b100000 S
b100000 T
b100000 P"
1$
#60000
0$
#65000
b100000 I
b11100 -
b11100 W"
b0 ,
b0 V"
b0 O
b0 |
b11100 =
b1000 0
b0 Q
b0 {
b0 }
1B
b1000 P
b1000 V
b1000 I"
03
b0 4
b0 K"
b11100 #
b11100 '
b11100 N
b11100 ."
b11100 L"
b0 5
b0 M"
b0 X"
b11100 6
b11100 !"
b11100 Y"
b101000 :
b1111100000000000000000100000 A
b11111000000000000000001000 R
b1000 .
b1000 *
b1000 E
b1000 F
b1000 U
b1000 /"
b0 /
b0 ~
b0 7
b0 1
b0 U"
b11111 2
b11111 T"
b101000 ;
b11111000000000000000001000 D
b11111000000000000000001000 S"
b1001000 H
b101000 9
b101100 8
b100100 !
b100100 )
b100100 S
b100100 T
b100100 P"
1$
#70000
0$
#75000
1L
b0 -
b0 W"
b11100 I
b0 #
b0 '
b0 N
b0 ."
b0 L"
b11100 =
b111 0
b0 6
b0 !"
b0 Y"
1C
0B
b11100 :
b11100 A
b111 R
b111 .
b111 *
b111 E
b111 F
b111 U
b111 /"
b0 2
b0 T"
b10 <
b10 0"
b100000 ;
b1000000000000000000000000111 D
b1000000000000000000000000111 S"
b111100 H
b100000 9
b100100 8
b11100 !
b11100 )
b11100 S
b11100 T
b11100 P"
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
