<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_sbe_exit_cache_contained_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_P10_SBE_EXIT_CACHE_CONTAINED_ACTIVE_BACKING_OVERLAP_ERR</rc>
    <ffdc>TARGET</ffdc>
    <ffdc>ACTIVE_CORES</ffdc>
    <ffdc>BACKING_CACHES</ffdc>
    <ffdc>FIRST_OVERLAP</ffdc>
    <description>
      Same core appears in set of both active cores and backing caches
    </description>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_P10_SBE_EXIT_CACHE_CONTAINED_MULTIPLE_MASTER_ERR</rc>
    <ffdc>TARGET</ffdc>
    <ffdc>MASTER_CORE</ffdc>
    <ffdc>MASTER_CORE_NUM</ffdc>
    <ffdc>CORE_NUM</ffdc>
    <description>
      Master core found more than once in set of active cores
    </description>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_P10_SBE_EXIT_CACHE_CONTAINED_NO_MASTER_ERR</rc>
    <ffdc>TARGET</ffdc>
    <ffdc>MASTER_CORE_NUM</ffdc>
    <ffdc>ACTIVE_CORES</ffdc>
    <description>
      Master core was not found in set of active cores
    </description>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_P10_SBE_EXIT_CACHE_CONTAINED_NO_MASTER_PAIR_ERR</rc>
    <ffdc>TARGET</ffdc>
    <ffdc>MASTER_CORE_NUM</ffdc>
    <ffdc>ACTIVE_CORES</ffdc>
    <description>
      Master core pair in fused mode was not found in set of active cores
    </description>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_P10_SBE_EXIT_CACHE_CONTAINED_THREAD_STOP_ERR</rc>
    <ffdc>TARGET</ffdc>
    <ffdc>THREAD_NUM</ffdc>
    <ffdc>RAS_STATUS</ffdc>
    <description>
      Thread on active core did not reach expected state after being
      requested to stop
    </description>
  </hwpError>
  <!-- ********************************************************************* -->

</hwpErrors>
