<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2004-12-23T09:47:36" rcs.revision="1.0" description.file="mim_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="layout_macro_definition_mim schema_instance"/>
   <schema name="Layout_macro_definition_mim">
      <interface kind="use" schema="Fabrication_joint_mim"/>
      <interface kind="use" schema="Layered_interconnect_module_with_printed_component_design_mim"/>
      <interface kind="use" schema="Physical_unit_design_view_mim"/>
      <interface kind="use" schema="Printed_physical_layout_template_mim"/>
      <interface kind="use" schema="application_context_schema"/>
      <entity name="layout_macro_component" supertypes="printed_component">
         <where label="WR1" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pt_occ &lt;* QUERY ( sa &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | sa \ shape_aspect . description = 'layout macro component shape aspect' ) | SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( pt_occ , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE' IN TYPEOF ( it . relating_shape_aspect ) ) ) ) = 1 ) ) = 1 ) ) ) = 0 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( ip &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATED_PRODUCT_DEFINITION' ) | pdr \ product_definition_relationship . name = 'design definition' ) | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYOUT_MACRO_DEFINITION' ] * TYPEOF ( ip . relating_product_definition ) ) = 1 ) ) ) = 1 "/>
         <where label="WR3" expression=" SELF \ product_definition . description &lt;&gt; 'printed connector component' "/>
      </entity>
      <entity name="layout_macro_definition" supertypes="interconnect_definition">
         <where label="WR1" expression=" EXISTS ( SELF \ product_definition . name ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( du &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.' + 'RELATED_PRODUCT_DEFINITION' ) | pdr \ product_definition_relationship . name = 'design usage' ) | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTERCONNECT_DEFINITION' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'EXTERNALLY_DEFINED_INTERCONNECT_DEFINITION' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LIBRARY_DEFINED_INTERCONNECT_DEFINITION' ] * TYPEOF ( du . relating_product_definition ) ) = 1 ) AND ( du . relating_product_definition . frame_of_reference . name = 'physical design usage' ) AND ( du . relating_product_definition \ product_definition . name = 'interconnect module' ) ) ) = 0 "/>
         <where label="WR3" expression=" SELF . frame_of_reference \ application_context_element . name = 'physical design' "/>
         <where label="WR4" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pt_occ &lt;* QUERY ( sa &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | sa \ shape_aspect . description = 'layout macro definition shape aspect' ) | SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( pt_occ , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'floor layout view' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE' IN TYPEOF ( it . relating_shape_aspect ) ) ) ) = 1 ) ) = 1 ) ) ) = 0 "/>
      </entity>
      <entity name="layout_macro_definition_terminal_to_usage_terminal_assignment" supertypes="shape_aspect shape_aspect_relationship">
         <unique label="UR1">
            <unique.attribute entity-ref="layout_macro_definition_terminal_to_usage_terminal_assignment" attribute="name"/>
         </unique>
         <where label="WR1" expression=" SIZEOF ( TYPEOF ( SELF ) - TYPEOF ( SELF \ shape_aspect_relationship || SELF \ layout_macro_definition_terminal_to_usage_terminal_assignment || SELF \ shape_aspect ) ) = 0 "/>
         <where label="WR2" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRINTED_PART_TEMPLATE_TERMINAL' IN TYPEOF ( SELF \ shape_aspect_relationship . relating_shape_aspect ) "/>
         <where label="WR3" expression=" SELF \ shape_aspect_relationship . related_shape_aspect \ shape_aspect . description IN [ 'component termination passage join terminal' , 'conductive interconnect element terminal' , 'land join terminal' , 'non functional land join terminal' , 'printed component join terminal' , 'via terminal' ] "/>
         <where label="WR4" expression=" SIZEOF ( USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) ) &lt;= 1 "/>
      </entity>
      <entity name="layout_macro_floor_plan_template" supertypes="part_template_definition">
         <where label="WR1" expression=" NOT ( SELF \ shape_aspect . description IN [ 'component termination passage template' , 'component termination passage template' , 'default trace template' , 'inter stratum feature template' , 'printed connector template' , 'printed part cross section template' , 'printed part template' , 'trace template' , 'unsupported passage template' , 'via template' , 'non conductive cross section template' ] ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( ( sar \ shape_aspect_relationship . name = 'access maps' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYOUT_MACRO_DEFINITION_TERMINAL_TO_USAGE_TERMINAL_ASSIGNMENT' IN TYPEOF ( sar . relating_shape_aspect ) ) ) ) ) &gt;= 1 "/>
      </entity>
   </schema>
</express>
