a:2:{s:7:"current";a:8:{s:4:"date";a:2:{s:7:"created";i:1474529869;s:8:"modified";i:1474529869;}s:11:"last_change";a:8:{s:4:"date";i:1474529869;s:2:"ip";s:11:"10.38.5.171";s:4:"type";s:1:"C";s:2:"id";s:4:"sata";s:4:"user";s:0:"";s:3:"sum";s:7:"created";s:5:"extra";s:0:"";s:10:"sizechange";i:926;}s:4:"user";s:0:"";s:7:"creator";s:0:"";s:5:"title";s:9:"Sata info";s:11:"description";a:2:{s:15:"tableofcontents";a:1:{i:0;a:4:{s:3:"hid";s:9:"sata_info";s:5:"title";s:9:"Sata info";s:4:"type";s:2:"ul";s:5:"level";i:2;}}s:8:"abstract";s:503:"Sata info

----------

:?: Sata gen speed.

	*  Gen 3: 6.0 Gb
	*  Gen 2: 3.0 Gb
	*  Gen 1: 1.5 Gb

 *diff a/uboot/drivers/block/ahci_xgene.c b/uboot/drivers/block/ahci_xgene.c*
@@ -231,13 +231,20 @@ static int xgene_ahci_init_memram(struct xgene_ahci_context *ctx)
		}
		return 0;
 }
-
+#ifndef FORCE_GEN2
+#define PORT_SCTL0                              0x12C
+#define SCTL0_SPD_SET(dst, src)        (((dst) & ~0x000000f0) | (((u32)(src) << 0x4) & 0x000000f0))
+#endif
 static void xgene_ahci_set_phâ€¦";}s:8:"relation";a:2:{s:10:"references";a:4:{s:6:"6.0_gb";b:0;s:6:"3.0_gb";b:0;s:6:"1.5_gb";b:0;s:74:"diff_a_uboot_drivers_block_ahci_xgene.c_b_uboot_drivers_block_ahci_xgene.c";b:0;}s:10:"firstimage";s:0:"";}s:8:"internal";a:2:{s:5:"cache";b:1;s:3:"toc";b:1;}}s:10:"persistent";a:4:{s:4:"date";a:1:{s:7:"created";i:1474529869;}s:11:"last_change";a:8:{s:4:"date";i:1474529869;s:2:"ip";s:11:"10.38.5.171";s:4:"type";s:1:"C";s:2:"id";s:4:"sata";s:4:"user";s:0:"";s:3:"sum";s:7:"created";s:5:"extra";s:0:"";s:10:"sizechange";i:926;}s:4:"user";s:0:"";s:7:"creator";s:0:"";}}