<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Example_porject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="simple_logic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="simple_logic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="simple_logic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="simple_logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="simple_logic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="simple_logic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="simple_logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="simple_logic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="simple_logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="simple_logic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="simple_logic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="simple_logic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="simple_logic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="simple_logic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_logic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="simple_logic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="simple_logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="simple_logic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="simple_logic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="simple_logic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="simple_logic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="simple_logic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="simple_logic.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="simple_logic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="simple_logic.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="simple_logic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="simple_logic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="simple_logic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="simple_logic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="simple_logic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_logic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_logic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="simple_logic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="simple_logic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_logic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="simple_logic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="simple_logic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="simple_logic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_logic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_verilog.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="simple_verilog.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="simple_verilog.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="simple_verilog.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="simple_verilog.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="simple_verilog.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598861468" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598861468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598861468" xil_pn:in_ck="-5981057863863346104" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598861468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simple_verilog.v"/>
      <outfile xil_pn:name="test_bench.v"/>
    </transform>
    <transform xil_pn:end_ts="1598860848" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1598860848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860850" xil_pn:in_ck="8421448864892271715" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3458149957486374971" xil_pn:start_ts="1598860848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simple_logic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1598860850" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7541448098447252762" xil_pn:start_ts="1598860850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860850" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1598860850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860850" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3938199211830223801" xil_pn:start_ts="1598860850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860850" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1598860850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860850" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4131942265830772956" xil_pn:start_ts="1598860850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860859" xil_pn:in_ck="8105609275291878470" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6081562230331013506" xil_pn:start_ts="1598860850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="simple_logic.jhd"/>
      <outfile xil_pn:name="simple_logic.lso"/>
      <outfile xil_pn:name="simple_logic.ngc"/>
      <outfile xil_pn:name="simple_logic.ngr"/>
      <outfile xil_pn:name="simple_logic.prj"/>
      <outfile xil_pn:name="simple_logic.stx"/>
      <outfile xil_pn:name="simple_logic.syr"/>
      <outfile xil_pn:name="simple_logic.xst"/>
      <outfile xil_pn:name="simple_logic_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1598860859" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7131887635391896679" xil_pn:start_ts="1598860859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598860865" xil_pn:in_ck="8421448864892266397" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2599988305368943173" xil_pn:start_ts="1598860859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="simple_logic.bld"/>
      <outfile xil_pn:name="simple_logic.ngd"/>
      <outfile xil_pn:name="simple_logic_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598860876" xil_pn:in_ck="8421448864892266398" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1598860865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="simple_logic.pcf"/>
      <outfile xil_pn:name="simple_logic_map.map"/>
      <outfile xil_pn:name="simple_logic_map.mrp"/>
      <outfile xil_pn:name="simple_logic_map.ncd"/>
      <outfile xil_pn:name="simple_logic_map.ngm"/>
      <outfile xil_pn:name="simple_logic_map.xrpt"/>
      <outfile xil_pn:name="simple_logic_summary.xml"/>
      <outfile xil_pn:name="simple_logic_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598860887" xil_pn:in_ck="-4862666805249796681" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2723277317048801686" xil_pn:start_ts="1598860876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="simple_logic.ncd"/>
      <outfile xil_pn:name="simple_logic.pad"/>
      <outfile xil_pn:name="simple_logic.par"/>
      <outfile xil_pn:name="simple_logic.ptwx"/>
      <outfile xil_pn:name="simple_logic.unroutes"/>
      <outfile xil_pn:name="simple_logic.xpi"/>
      <outfile xil_pn:name="simple_logic_pad.csv"/>
      <outfile xil_pn:name="simple_logic_pad.txt"/>
      <outfile xil_pn:name="simple_logic_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598860972" xil_pn:in_ck="8421448864892266266" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1598860962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="simple_logic.bgn"/>
      <outfile xil_pn:name="simple_logic.bit"/>
      <outfile xil_pn:name="simple_logic.drc"/>
      <outfile xil_pn:name="simple_logic.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598860887" xil_pn:in_ck="8421448864892266266" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1598860882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="simple_logic.twr"/>
      <outfile xil_pn:name="simple_logic.twx"/>
    </transform>
  </transforms>

</generated_project>
