//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 3:57 AM
//
//
module testbench;
	reg [0:64] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire bench_rst_n;
	wire bench_guard;
	wire [63:0]bench_value;
	wire [63:0]bench_reg_0;



	assign bench_clk = indata_array[0:0];
	assign bench_rst_n = indata_array[1:1];
	assign bench_reg_0 = indata_array[2:65];

	initial
	begin
    $dumpfile("48.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	Sorter inst(
        .clk(bench_clk), 
        .rst_n(bench_rst_n), 
        .guard(bench_guard), 
        .value(bench_value), 
        .reg_0(bench_reg_0)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , rst_n = %b , reg_0 = %b , guard = %b , value = %b  ",
			bench_reset, bench_clk, bench_rst_n, bench_reg_0, bench_guard, bench_value);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
