// Seed: 2803581467
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri id_3
);
  wire id_5;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input uwire id_5,
    output wor id_6,
    output logic id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10
    , id_13,
    input supply1 id_11
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5
  );
  always_ff id_7 <= id_0;
  assign id_6 = 1;
  assign id_6 = -1;
endmodule
