// Seed: 3246474729
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wand id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 id_12,
    output uwire id_13
);
  always @(1 or posedge 1'h0) id_13 = !id_7;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output supply1 id_6,
    output wand id_7
);
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_4, id_5, id_5, id_3, id_6, id_4, id_5, id_5, id_7
  );
  wire id_9 = 1'd0;
endmodule
