strict digraph "" {
	node [label="\N"];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f77068ae050>",
		fillcolor=firebrick,
		label="16:NS
q <= q + 4'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f77068ae050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"16:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f77068ae290>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f77068ae2d0>",
		fillcolor=linen,
		label="12:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"11:BL" -> "12:CS"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f77068ae3d0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f77068ae490>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f77068ae490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:CA" -> "14:NS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f77068ae5d0>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CA" -> "16:NS"	[cond="[]",
		lineno=None];
	"12:CS" -> "14:CA"	[cond="['reset', 'q']",
		label="{ reset, q }",
		lineno=12];
	"12:CS" -> "16:CA"	[cond="['reset', 'q']",
		label="{ reset, q }",
		lineno=12];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f77068ae650>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"11:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
