// Seed: 2115813261
module module_0 (
    input  tri   id_0,
    output uwire id_1
);
  logic id_3;
  logic [1 : -1] id_4;
  ;
  logic id_5;
  ;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output wand id_2,
    output wand id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic [-1 : 1] id_10;
  ;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1
    , id_35,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    output wire id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output wor id_13,
    input wire id_14#(
        .id_36(1'b0),
        .id_37(1)
    ),
    input supply1 id_15,
    output supply1 id_16,
    output uwire id_17,
    input wand id_18,
    input supply0 id_19,
    output wor id_20,
    input wire id_21,
    input tri0 id_22,
    input tri1 id_23,
    input tri1 id_24,
    output tri1 id_25,
    output wire id_26,
    output tri0 id_27,
    input tri1 id_28,
    input tri id_29,
    input wire id_30,
    input uwire id_31,
    input supply1 id_32,
    output supply0 id_33
);
  assign id_33 = -1;
  module_0 modCall_1 (
      id_8,
      id_5
  );
endmodule
