-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity to2bit is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of to2bit is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv25_10000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal p_Result_s_reg_254 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal temp_V_1_fu_130_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_V_1_reg_261 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_1_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_reg_267 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_273 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_279 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln703_fu_52_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_fu_56_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1_fu_62_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_2_fu_74_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1118_fu_70_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal sext_ln1118_1_fu_82_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_fu_86_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_5_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_126_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_V_fu_100_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_156_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln781_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln781_fu_187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln340_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_232_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln396_fu_239_p3 : STD_LOGIC_VECTOR (1 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Range1_all_ones_reg_273 <= Range1_all_ones_fu_166_p2;
                Range1_all_zeros_reg_279 <= Range1_all_zeros_fu_172_p2;
                carry_1_reg_267 <= carry_1_fu_150_p2;
                p_Result_s_reg_254 <= r_V_fu_86_p2(44 downto 44);
                temp_V_1_reg_261 <= temp_V_1_fu_130_p2;
            end if;
        end if;
    end process;
    Range1_all_ones_fu_166_p2 <= "1" when (tmp_fu_156_p4 = ap_const_lv9_1FF) else "0";
    Range1_all_zeros_fu_172_p2 <= "1" when (tmp_fu_156_p4 = ap_const_lv9_0) else "0";
    and_ln340_fu_220_p2 <= (or_ln785_fu_198_p2 and or_ln340_1_fu_214_p2);
    and_ln781_fu_183_p2 <= (carry_1_reg_267 and Range1_all_ones_reg_273);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        select_ln340_fu_232_p3 when (or_ln340_fu_226_p2(0) = '1') else 
        select_ln396_fu_239_p3;
    carry_1_fu_150_p2 <= (xor_ln416_fu_144_p2 and p_Result_1_fu_110_p3);
    deleted_zeros_fu_178_p3 <= 
        Range1_all_ones_reg_273 when (carry_1_reg_267(0) = '1') else 
        Range1_all_zeros_reg_279;
    neg_src_fu_193_p2 <= (xor_ln781_fu_187_p2 and p_Result_s_reg_254);
    or_ln340_1_fu_214_p2 <= (xor_ln340_fu_209_p2 or and_ln781_fu_183_p2);
    or_ln340_fu_226_p2 <= (overflow_fu_203_p2 or or_ln340_1_fu_214_p2);
    or_ln785_fu_198_p2 <= (p_Result_s_reg_254 or deleted_zeros_fu_178_p3);
    overflow_fu_203_p2 <= (or_ln785_fu_198_p2 xor ap_const_lv1_1);
    p_Result_1_fu_110_p3 <= r_V_fu_86_p2(37 downto 37);
    r_V_fu_86_p2 <= std_logic_vector(signed(sext_ln1118_fu_70_p1) - signed(sext_ln1118_1_fu_82_p1));
    ret_V_fu_56_p2 <= std_logic_vector(unsigned(ap_const_lv25_10000) + unsigned(sext_ln703_fu_52_p1));
    select_ln340_fu_232_p3 <= 
        temp_V_1_reg_261 when (and_ln340_fu_220_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln396_fu_239_p3 <= 
        ap_const_lv2_0 when (neg_src_fu_193_p2(0) = '1') else 
        temp_V_1_reg_261;
        sext_ln1118_1_fu_82_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_74_p3),47));

        sext_ln1118_fu_70_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_62_p3),47));

        sext_ln703_fu_52_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V),25));

    temp_V_1_fu_130_p2 <= std_logic_vector(unsigned(zext_ln415_fu_126_p1) + unsigned(temp_V_fu_100_p4));
    temp_V_fu_100_p4 <= r_V_fu_86_p2(37 downto 36);
    tmp_1_fu_62_p3 <= (ret_V_fu_56_p2 & ap_const_lv21_0);
    tmp_2_fu_74_p3 <= (ret_V_fu_56_p2 & ap_const_lv19_0);
    tmp_5_fu_118_p3 <= r_V_fu_86_p2(35 downto 35);
    tmp_6_fu_136_p3 <= temp_V_1_fu_130_p2(1 downto 1);
    tmp_fu_156_p4 <= r_V_fu_86_p2(46 downto 38);
    xor_ln340_fu_209_p2 <= (p_Result_s_reg_254 xor ap_const_lv1_1);
    xor_ln416_fu_144_p2 <= (tmp_6_fu_136_p3 xor ap_const_lv1_1);
    xor_ln781_fu_187_p2 <= (ap_const_lv1_1 xor and_ln781_fu_183_p2);
    zext_ln415_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_118_p3),2));
end behav;
