Analysis & Synthesis report for vv
Thu Apr 02 09:36:56 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vv|avconf:avc|mSetup_ST
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component
 20. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated
 21. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p
 22. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_51c:wrptr_g1p
 23. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp
 24. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram
 25. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14
 26. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr
 27. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp
 28. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp
 29. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
 30. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18
 31. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
 32. Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21
 33. Source assignments for Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram
 34. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated
 35. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1
 36. Parameter Settings for User Entity Instance: VGA_PLL:pll|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component
 38. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0
 39. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1
 40. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2
 41. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3
 42. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4
 43. Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component
 44. Parameter Settings for User Entity Instance: avconf:avc
 45. Parameter Settings for User Entity Instance: vga_adapter:VGA
 46. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 47. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 48. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 49. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 50. altpll Parameter Settings by Entity Instance
 51. dcfifo Parameter Settings by Entity Instance
 52. scfifo Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 56. Port Connectivity Checks: "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO"
 57. Port Connectivity Checks: "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter"
 58. Port Connectivity Checks: "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer"
 59. Port Connectivity Checks: "Video_In:vin"
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 02 09:36:56 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; vv                                              ;
; Top-level Entity Name              ; vv                                              ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 962                                             ;
;     Total combinational functions  ; 815                                             ;
;     Dedicated logic registers      ; 505                                             ;
; Total registers                    ; 505                                             ;
; Total pins                         ; 54                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 236,288                                         ;
; Embedded Multiplier 9-bit elements ; 10                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; vv                 ; vv                 ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+-----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+-----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; VideoIn_Core/Altera_UP_ITU_R_656_Decoder.v          ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Altera_UP_ITU_R_656_Decoder.v          ;         ;
; VideoIn_Core/Altera_UP_Video_In_Buffer.v            ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Altera_UP_Video_In_Buffer.v            ;         ;
; VideoIn_Core/Altera_UP_Video_In_Deinterlacer.v      ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Altera_UP_Video_In_Deinterlacer.v      ;         ;
; VideoIn_Core/Altera_UP_Video_In_Resize.v            ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Altera_UP_Video_In_Resize.v            ;         ;
; VideoIn_Core/Altera_UP_YCrCb_422_to_444_Converter.v ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Altera_UP_YCrCb_422_to_444_Converter.v ;         ;
; VideoIn_Core/Altera_UP_YCrCb_to_RGB_Converter.v     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Altera_UP_YCrCb_to_RGB_Converter.v     ;         ;
; VideoIn_Core/Dual_Clock_FIFO.v                      ; yes             ; User Wizard-Generated File   ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Dual_Clock_FIFO.v                      ;         ;
; VideoIn_Core/Video_In.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Video_In.v                             ;         ;
; VideoIn_Core/Video_In_FIFO.v                        ; yes             ; User Wizard-Generated File   ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Video_In_FIFO.v                        ;         ;
; avconf/avconf.v                                     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/avconf/avconf.v                                     ;         ;
; avconf/I2C_Controller.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/avconf/I2C_Controller.v                             ;         ;
; VGA_PLL.v                                           ; yes             ; User Wizard-Generated File   ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VGA_PLL.v                                           ;         ;
; vga_adapter/vga_controller.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/vga_adapter/vga_controller.v                        ;         ;
; vga_adapter/vga_adapter.v                           ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/vga_adapter/vga_adapter.v                           ;         ;
; vga_adapter/vga_address_translator.v                ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/vga_adapter/vga_address_translator.v                ;         ;
; vv.v                                                ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/quartus/VideoIn_Demo/vv.v                                                ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal130.inc                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; dcfifo.tdf                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                               ;         ;
; lpm_counter.inc                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                          ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; a_graycounter.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                        ;         ;
; a_fefifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                             ;         ;
; a_gray2bin.inc                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                           ;         ;
; dffpipe.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                              ;         ;
; alt_sync_fifo.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                        ;         ;
; lpm_compare.inc                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                          ;         ;
; altsyncram_fifo.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                      ;         ;
; db/dcfifo_fje1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/dcfifo_fje1.tdf                                  ;         ;
; db/a_gray2bin_ccb.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/a_gray2bin_ccb.tdf                               ;         ;
; db/a_graycounter_g86.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/a_graycounter_g86.tdf                            ;         ;
; db/a_graycounter_51c.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/a_graycounter_51c.tdf                            ;         ;
; db/a_graycounter_41c.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/a_graycounter_41c.tdf                            ;         ;
; db/altsyncram_hku.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/altsyncram_hku.tdf                               ;         ;
; db/altsyncram_tg91.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/altsyncram_tg91.tdf                              ;         ;
; db/dffpipe_c2e.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/dffpipe_c2e.tdf                                  ;         ;
; db/dffpipe_1v8.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/dffpipe_1v8.tdf                                  ;         ;
; db/alt_synch_pipe_8u7.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/alt_synch_pipe_8u7.tdf                           ;         ;
; db/dffpipe_2v8.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/dffpipe_2v8.tdf                                  ;         ;
; db/alt_synch_pipe_9u7.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/alt_synch_pipe_9u7.tdf                           ;         ;
; db/dffpipe_3v8.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/dffpipe_3v8.tdf                                  ;         ;
; db/cmpr_t16.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/cmpr_t16.tdf                                     ;         ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;         ;
; multcore.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                             ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; db/mult_rpq.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/mult_rpq.tdf                                     ;         ;
; scfifo.tdf                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                               ;         ;
; a_regfifo.inc                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                            ;         ;
; a_dpfifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                             ;         ;
; a_i2fifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                             ;         ;
; a_fffifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                             ;         ;
; a_f2fifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                             ;         ;
; db/scfifo_tb31.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/scfifo_tb31.tdf                                  ;         ;
; db/a_dpfifo_g331.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/a_dpfifo_g331.tdf                                ;         ;
; db/altsyncram_9d81.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/altsyncram_9d81.tdf                              ;         ;
; db/cmpr_3o8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/cmpr_3o8.tdf                                     ;         ;
; db/cntr_e5b.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/cntr_e5b.tdf                                     ;         ;
; db/cntr_r57.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/cntr_r57.tdf                                     ;         ;
; db/cntr_f5b.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/cntr_f5b.tdf                                     ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; db/altsyncram_ddg1.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/altsyncram_ddg1.tdf                              ;         ;
; db/altsyncram_d7r1.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/altsyncram_d7r1.tdf                              ;         ;
; db/decode_tpa.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/decode_tpa.tdf                                   ;         ;
; db/mux_8kb.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/quartus/VideoIn_Demo/db/mux_8kb.tdf                                      ;         ;
+-----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 962      ;
;                                             ;          ;
; Total combinational functions               ; 815      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 316      ;
;     -- 3 input functions                    ; 206      ;
;     -- <=2 input functions                  ; 293      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 647      ;
;     -- arithmetic mode                      ; 168      ;
;                                             ;          ;
; Total registers                             ; 505      ;
;     -- Dedicated logic registers            ; 505      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 54       ;
; Total memory bits                           ; 236288   ;
; Embedded Multiplier 9-bit elements          ; 10       ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 382      ;
; Total fan-out                               ; 6116     ;
; Average fan-out                             ; 4.17     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                     ; Library Name ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vv                                                                     ; 815 (1)           ; 505 (0)      ; 236288      ; 10           ; 0       ; 5         ; 54   ; 0            ; |vv                                                                                                                                                                                                     ; work         ;
;    |VGA_PLL:pll|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|VGA_PLL:pll                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|VGA_PLL:pll|altpll:altpll_component                                                                                                                                                                 ; work         ;
;    |Video_In:vin|                                                       ; 418 (0)           ; 396 (0)      ; 5888        ; 10           ; 0       ; 5         ; 0    ; 0            ; |vv|Video_In:vin                                                                                                                                                                                        ; work         ;
;       |Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|                   ; 31 (31)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder                                                                                                                                          ; work         ;
;       |Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|                  ; 79 (1)            ; 98 (0)       ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer                                                                                                                                         ; work         ;
;          |Dual_Clock_FIFO:Video_In_Buffer|                              ; 78 (0)            ; 98 (0)       ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer                                                                                                         ; work         ;
;             |dcfifo:dcfifo_component|                                   ; 78 (0)            ; 98 (0)       ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component                                                                                 ; work         ;
;                |dcfifo_fje1:auto_generated|                             ; 78 (14)           ; 98 (19)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated                                                      ; work         ;
;                   |a_gray2bin_ccb:rdptr_g_gray2bin|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin                      ; work         ;
;                   |a_gray2bin_ccb:rs_dgwp_gray2bin|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin                      ; work         ;
;                   |a_graycounter_41c:wrptr_gp|                          ; 18 (18)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp                           ; work         ;
;                   |a_graycounter_g86:rdptr_g1p|                         ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p                          ; work         ;
;                   |alt_synch_pipe_8u7:rs_dgwp|                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp                           ; work         ;
;                      |dffpipe_2v8:dffpipe18|                            ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18     ; work         ;
;                   |alt_synch_pipe_9u7:ws_dgrp|                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp                           ; work         ;
;                      |dffpipe_3v8:dffpipe21|                            ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21     ; work         ;
;                   |altsyncram_hku:fifo_ram|                             ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram                              ; work         ;
;                      |altsyncram_tg91:altsyncram14|                     ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14 ; work         ;
;                   |cmpr_t16:rdempty_eq_comp|                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|cmpr_t16:rdempty_eq_comp                             ; work         ;
;                   |cmpr_t16:wrfull_eq_comp|                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|cmpr_t16:wrfull_eq_comp                              ; work         ;
;                   |dffpipe_1v8:rs_brp|                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp                                   ; work         ;
;                   |dffpipe_1v8:rs_bwp|                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp                                   ; work         ;
;                   |dffpipe_c2e:rdaclr|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr                                   ; work         ;
;       |Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|           ; 90 (32)           ; 55 (18)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer                                                                                                                                  ; work         ;
;          |Video_In_FIFO:Video_In_FIFO|                                  ; 58 (0)            ; 37 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO                                                                                                      ; work         ;
;             |scfifo:scfifo_component|                                   ; 58 (0)            ; 37 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component                                                                              ; work         ;
;                |scfifo_tb31:auto_generated|                             ; 58 (0)            ; 37 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated                                                   ; work         ;
;                   |a_dpfifo_g331:dpfifo|                                ; 58 (32)           ; 37 (14)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo                              ; work         ;
;                      |altsyncram_9d81:FIFOram|                          ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram      ; work         ;
;                      |cntr_e5b:rd_ptr_msb|                              ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb          ; work         ;
;                      |cntr_f5b:wr_ptr|                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr              ; work         ;
;                      |cntr_r57:usedw_counter|                           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_r57:usedw_counter       ; work         ;
;       |Altera_UP_Video_In_Resize:Video_In_Resize|                       ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize                                                                                                                                              ; work         ;
;       |Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter| ; 82 (82)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter                                                                                                                        ; work         ;
;       |Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|         ; 134 (134)         ; 92 (92)      ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter                                                                                                                                ; work         ;
;          |lpm_mult:lpm_mult_component_0|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0                                                                                                  ; work         ;
;             |mult_rpq:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0|mult_rpq:auto_generated                                                                          ; work         ;
;          |lpm_mult:lpm_mult_component_1|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1                                                                                                  ; work         ;
;             |mult_rpq:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1|mult_rpq:auto_generated                                                                          ; work         ;
;          |lpm_mult:lpm_mult_component_2|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2                                                                                                  ; work         ;
;             |mult_rpq:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2|mult_rpq:auto_generated                                                                          ; work         ;
;          |lpm_mult:lpm_mult_component_3|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3                                                                                                  ; work         ;
;             |mult_rpq:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3|mult_rpq:auto_generated                                                                          ; work         ;
;          |lpm_mult:lpm_mult_component_4|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4                                                                                                  ; work         ;
;             |mult_rpq:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4|mult_rpq:auto_generated                                                                          ; work         ;
;    |avconf:avc|                                                         ; 188 (139)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|avconf:avc                                                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                               ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|avconf:avc|I2C_Controller:u0                                                                                                                                                                        ; work         ;
;    |vga_adapter:VGA|                                                    ; 208 (3)           ; 36 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA                                                                                                                                                                                     ; work         ;
;       |altsyncram:VideoMemory|                                          ; 117 (0)           ; 10 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                              ; work         ;
;          |altsyncram_ddg1:auto_generated|                               ; 117 (0)           ; 10 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated                                                                                                                               ; work         ;
;             |altsyncram_d7r1:altsyncram1|                               ; 117 (0)           ; 10 (10)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1                                                                                                   ; work         ;
;                |decode_tpa:decode4|                                     ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode4                                                                                ; work         ;
;                |decode_tpa:decode_a|                                    ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a                                                                               ; work         ;
;                |decode_tpa:decode_b|                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_b                                                                               ; work         ;
;                |mux_8kb:mux5|                                           ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5                                                                                      ; work         ;
;       |vga_address_translator:user_input_translator|                    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                        ; work         ;
;       |vga_controller:controller|                                       ; 68 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|vga_controller:controller                                                                                                                                                           ; work         ;
;          |vga_address_translator:controller_translator|                 ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vv|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                              ; work         ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 18           ; 256          ; 18           ; 4608   ; None ;
; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608   ; None ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM                                                                                                   ; AUTO ; True Dual Port   ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                    ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |vv|VGA_PLL:pll                                                                                    ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VGA_PLL.v                      ;
; Altera ; LPM_FIFO+    ; N/A     ; N/A          ; N/A          ; |vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer    ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Dual_Clock_FIFO.v ;
; Altera ; LPM_FIFO+    ; N/A     ; N/A          ; N/A          ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO ; C:/altera/13.0sp1/quartus/VideoIn_Demo/VideoIn_Core/Video_In_FIFO.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |vv|avconf:avc|mSetup_ST                          ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; avconf:avc|LUT_DATA[2]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[8]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[9]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[1]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[7]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[0]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[10]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[4]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[11]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[3]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[6]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[5]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[15]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[13]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[14]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[12]                             ; avconf:avc|Mux2     ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[0]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[3]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[1]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[4]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[2]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[5]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[3]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[6]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[5]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[2]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[6]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[3]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[7]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[4]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[8]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[5]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[9]                                                                                                     ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[6]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[11]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[3]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[12]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[4]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[13]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[5]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[14]                                                                                                    ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[6]                                                                                                    ; Lost fanout                                                                                 ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                      ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[8] ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[8] ; Lost fanout                                                                                 ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cr_sub[8,9]                                                                                             ; Merged with Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cr_sub[10] ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cb_sub[8,9]                                                                                             ; Merged with Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cb_sub[10] ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Y_sub[9,10]                                                                                             ; Merged with Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Y_sub[8]   ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[0]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][7]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[7]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                 ;
; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                             ; Merged with Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[1]                 ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                  ; Merged with avconf:avc|mI2C_DATA[18]                                                        ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                       ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                             ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cr_sub[7]                                                                                               ; Merged with Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cr_sub[10] ;
; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cb_sub[7]                                                                                               ; Merged with Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|Cb_sub[10] ;
; avconf:avc|mI2C_DATA[18]                                                                                                                                                     ; Merged with avconf:avc|mI2C_DATA[22]                                                        ;
; avconf:avc|I2C_Controller:u0|SD[18]                                                                                                                                          ; Merged with avconf:avc|I2C_Controller:u0|SD[22]                                             ;
; avconf:avc|mSetup_ST~9                                                                                                                                                       ; Lost fanout                                                                                 ;
; avconf:avc|mSetup_ST~10                                                                                                                                                      ; Lost fanout                                                                                 ;
; Total Number of Removed Registers = 60                                                                                                                                       ;                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+---------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[0]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[3] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[1]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[4] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[2]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[5] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[3]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|B[6] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[5]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[2] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[6]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[3] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[7]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[4] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[8]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[5] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[9]  ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|G[6] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[11] ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[3] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[12] ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[4] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[13] ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[5] ;
; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_data_out[14] ; Lost Fanouts              ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|R[6] ;
; avconf:avc|mI2C_DATA[23]                                                  ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                           ;
; avconf:avc|mI2C_DATA[19]                                                  ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                           ;
; avconf:avc|mI2C_DATA[17]                                                  ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                           ;
; avconf:avc|mI2C_DATA[16]                                                  ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                           ;
+---------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 505   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 73    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 178   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                               ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                               ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                               ; 23      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                               ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                               ; 12      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                               ; 11      ;
; avconf:avc|I2C_Controller:u0|SCLK                                                                                                                                                        ; 2       ;
; avconf:avc|I2C_Controller:u0|END                                                                                                                                                         ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO                                                                                                                                                         ; 4       ;
; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; 1       ;
; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a0 ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vv|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                          ;
; 3:1                ; 54 bits   ; 108 LEs       ; 54 LEs               ; 54 LEs                 ; Yes        ; |vv|Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5]                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[0]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[2]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |vv|Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[2]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vv|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_51c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                        ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                         ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                        ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                         ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_PLL:pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH               ; 18          ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_fje1 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                              ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                           ;
; LATENCY                                        ; 0          ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; mult_rpq   ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                           ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                              ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                           ;
; LATENCY                                        ; 0          ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; mult_rpq   ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                           ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                              ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                           ;
; LATENCY                                        ; 0          ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; mult_rpq   ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                           ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                              ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                           ;
; LATENCY                                        ; 0          ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; mult_rpq   ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                           ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                              ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                                                                    ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                           ;
; LATENCY                                        ; 0          ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; mult_rpq   ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                           ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 18          ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_tb31 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary           ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 320x240        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ddg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; VGA_PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                   ;
; Entity Instance            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                          ;
;     -- LPM_WIDTH           ; 18                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                      ;
; Entity Instance            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 18                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                             ;
+---------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                              ;
+---------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                                  ;
; Entity Instance                       ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0 ;
;     -- LPM_WIDTHA                     ; 18                                                                                                 ;
;     -- LPM_WIDTHB                     ; 18                                                                                                 ;
;     -- LPM_WIDTHP                     ; 36                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                 ;
; Entity Instance                       ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1 ;
;     -- LPM_WIDTHA                     ; 18                                                                                                 ;
;     -- LPM_WIDTHB                     ; 18                                                                                                 ;
;     -- LPM_WIDTHP                     ; 36                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                 ;
; Entity Instance                       ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2 ;
;     -- LPM_WIDTHA                     ; 18                                                                                                 ;
;     -- LPM_WIDTHB                     ; 18                                                                                                 ;
;     -- LPM_WIDTHP                     ; 36                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                 ;
; Entity Instance                       ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3 ;
;     -- LPM_WIDTHA                     ; 18                                                                                                 ;
;     -- LPM_WIDTHB                     ; 18                                                                                                 ;
;     -- LPM_WIDTHP                     ; 36                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                 ;
; Entity Instance                       ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4 ;
;     -- LPM_WIDTHA                     ; 18                                                                                                 ;
;     -- LPM_WIDTHB                     ; 18                                                                                                 ;
;     -- LPM_WIDTHP                     ; 36                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; usedw[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter"                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; R[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_In:vin"                                                                                                                                                                                 ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; waitrequest     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; waitrequest[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; red[3..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; green[4..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; blue[3..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 02 09:36:28 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vv -c vv
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/altera_up_itu_r_656_decoder.v
    Info (12023): Found entity 1: Altera_UP_ITU_R_656_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/altera_up_video_in_buffer.v
    Info (12023): Found entity 1: Altera_UP_Video_In_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/altera_up_video_in_deinterlacer.v
    Info (12023): Found entity 1: Altera_UP_Video_In_Deinterlacer
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/altera_up_video_in_resize.v
    Info (12023): Found entity 1: Altera_UP_Video_In_Resize
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/altera_up_ycrcb_422_to_444_converter.v
    Info (12023): Found entity 1: Altera_UP_YCrCb_422_to_444_Converter
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/altera_up_ycrcb_to_rgb_converter.v
    Info (12023): Found entity 1: Altera_UP_YCrCb_to_RGB_Converter
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/dual_clock_fifo.v
    Info (12023): Found entity 1: Dual_Clock_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/video_in.v
    Info (12023): Found entity 1: Video_In
Info (12021): Found 1 design units, including 1 entities, in source file videoin_core/video_in_fifo.v
    Info (12023): Found entity 1: Video_In_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: VGA_PLL
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Warning (10275): Verilog HDL Module Instantiation warning at vga_adapter.v(239): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vv.v
    Info (12023): Found entity 1: vv
Info (12127): Elaborating entity "vv" for the top level hierarchy
Info (12128): Elaborating entity "VGA_PLL" for hierarchy "VGA_PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_PLL:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_PLL:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_PLL:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "Video_In" for hierarchy "Video_In:vin"
Info (12128): Elaborating entity "Altera_UP_ITU_R_656_Decoder" for hierarchy "Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder"
Info (12128): Elaborating entity "Altera_UP_Video_In_Buffer" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer"
Info (12128): Elaborating entity "Dual_Clock_FIFO" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_fje1.tdf
    Info (12023): Found entity 1: dcfifo_fje1
Info (12128): Elaborating entity "dcfifo_fje1" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ccb.tdf
    Info (12023): Found entity 1: a_gray2bin_ccb
Info (12128): Elaborating entity "a_gray2bin_ccb" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info (12023): Found entity 1: a_graycounter_g86
Info (12128): Elaborating entity "a_graycounter_g86" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_51c.tdf
    Info (12023): Found entity 1: a_graycounter_51c
Info (12128): Elaborating entity "a_graycounter_51c" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_51c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf
    Info (12023): Found entity 1: a_graycounter_41c
Info (12128): Elaborating entity "a_graycounter_41c" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hku.tdf
    Info (12023): Found entity 1: altsyncram_hku
Info (12128): Elaborating entity "altsyncram_hku" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tg91.tdf
    Info (12023): Found entity 1: altsyncram_tg91
Info (12128): Elaborating entity "altsyncram_tg91" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8u7
Info (12128): Elaborating entity "alt_synch_pipe_8u7" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9u7
Info (12128): Elaborating entity "alt_synch_pipe_9u7" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info (12023): Found entity 1: cmpr_t16
Info (12128): Elaborating entity "cmpr_t16" for hierarchy "Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info (12128): Elaborating entity "Altera_UP_YCrCb_422_to_444_Converter" for hierarchy "Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter"
Info (12128): Elaborating entity "Altera_UP_YCrCb_to_RGB_Converter" for hierarchy "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter"
Warning (10230): Verilog HDL assignment warning at Altera_UP_YCrCb_to_RGB_Converter.v(167): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Altera_UP_YCrCb_to_RGB_Converter.v(168): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Altera_UP_YCrCb_to_RGB_Converter.v(169): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "lpm_mult" for hierarchy "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0"
Info (12130): Elaborated megafunction instantiation "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0"
Info (12133): Instantiated megafunction "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0" with the following parameter:
    Info (12134): Parameter "lpm_widtha" = "18"
    Info (12134): Parameter "lpm_widthb" = "18"
    Info (12134): Parameter "lpm_widthp" = "36"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rpq.tdf
    Info (12023): Found entity 1: mult_rpq
Info (12128): Elaborating entity "mult_rpq" for hierarchy "Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0|mult_rpq:auto_generated"
Info (12128): Elaborating entity "Altera_UP_Video_In_Resize" for hierarchy "Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize"
Info (12128): Elaborating entity "Altera_UP_Video_In_Deinterlacer" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer"
Warning (10230): Verilog HDL assignment warning at Altera_UP_Video_In_Deinterlacer.v(141): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at Altera_UP_Video_In_Deinterlacer.v(156): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Video_In_FIFO" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_tb31.tdf
    Info (12023): Found entity 1: scfifo_tb31
Info (12128): Elaborating entity "scfifo_tb31" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g331.tdf
    Info (12023): Found entity 1: a_dpfifo_g331
Info (12128): Elaborating entity "a_dpfifo_g331" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9d81.tdf
    Info (12023): Found entity 1: altsyncram_9d81
Info (12128): Elaborating entity "altsyncram_9d81" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3o8.tdf
    Info (12023): Found entity 1: cmpr_3o8
Info (12128): Elaborating entity "cmpr_3o8" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cmpr_3o8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_3o8" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cmpr_3o8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info (12023): Found entity 1: cntr_e5b
Info (12128): Elaborating entity "cntr_e5b" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf
    Info (12023): Found entity 1: cntr_r57
Info (12128): Elaborating entity "cntr_r57" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_r57:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info (12023): Found entity 1: cntr_f5b
Info (12128): Elaborating entity "cntr_f5b" for hierarchy "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr"
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc"
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf
    Info (12023): Found entity 1: altsyncram_ddg1
Info (12128): Elaborating entity "altsyncram_ddg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf
    Info (12023): Found entity 1: altsyncram_d7r1
Info (12128): Elaborating entity "altsyncram_d7r1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used.
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/altera/13.0sp1/quartus/VideoIn_Demo/background.mif -- setting all initial values to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf
    Info (12023): Found entity 1: decode_tpa
Info (12128): Elaborating entity "decode_tpa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode3"
Info (12128): Elaborating entity "decode_tpa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf
    Info (12023): Found entity 1: mux_8kb
Info (12128): Elaborating entity "mux_8kb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|q_b[14]"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch avconf:avc|LUT_DATA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4]
Warning (13012): Latch avconf:avc|LUT_DATA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4]
Warning (13012): Latch avconf:avc|LUT_DATA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4]
Warning (13012): Latch avconf:avc|LUT_DATA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4]
Warning (13012): Latch avconf:avc|LUT_DATA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Warning (13012): Latch avconf:avc|LUT_DATA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[2]
Warning (13012): Latch avconf:avc|LUT_DATA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[3]
Warning (13012): Latch avconf:avc|LUT_DATA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4]
Warning (13012): Latch avconf:avc|LUT_DATA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 1134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 989 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 496 megabytes
    Info: Processing ended: Thu Apr 02 09:36:56 2015
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:28


