{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720508393798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720508393799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 03:59:53 2024 " "Processing started: Tue Jul  9 03:59:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720508393799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508393799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_ripple_adder -c carry_ripple_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_ripple_adder -c carry_ripple_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508393799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720508393966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720508393966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_bcd_ssd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file conversor_bcd_ssd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file carry_ripple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_ripple-cr_sequencial " "Found design unit 1: carry_ripple-cr_sequencial" {  } { { "carry_ripple.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 carry_ripple-cr_concorrente " "Found design unit 2: carry_ripple-cr_concorrente" {  } { { "carry_ripple.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401196 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple " "Found entity 1: carry_ripple" {  } { { "carry_ripple.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_adder.vhd 4 1 " "Found 4 design units, including 1 entities, in source file carry_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_ripple_adder-ifsc_v1 " "Found design unit 1: carry_ripple_adder-ifsc_v1" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 carry_ripple_adder-ifsc_v2 " "Found design unit 2: carry_ripple_adder-ifsc_v2" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cfg_name " "Found design unit 3: cfg_name" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_adder " "Found entity 1: carry_ripple_adder" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_zeros.vhd 6 1 " "Found 6 design units, including 1 entities, in source file ld_zeros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_zeros-ifsc_v1 " "Found design unit 1: ld_zeros-ifsc_v1" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ld_zeros-ifsc_v2 " "Found design unit 2: ld_zeros-ifsc_v2" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ld_zeros-ifsc_v3 " "Found design unit 3: ld_zeros-ifsc_v3" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ld_zeros-ifsc_v4 " "Found design unit 4: ld_zeros-ifsc_v4" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cfg_zeros " "Found design unit 5: cfg_zeros" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_zeros " "Found entity 1: ld_zeros" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisor_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clk-ifsc_v1 " "Found design unit 1: divisor_clk-ifsc_v1" {  } { { "divisor_clk.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/divisor_clk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401198 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_clk " "Found design unit 2: cfg_clk" {  } { { "divisor_clk.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/divisor_clk.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401198 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/divisor_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_zeros2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_zeros2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_zeros2-ld1_zero " "Found design unit 1: ld_zeros2-ld1_zero" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401199 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_zeros2 " "Found entity 1: ld_zeros2" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508401199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ld_zeros2 " "Elaborating entity \"ld_zeros2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720508401251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q ld_zeros2.vhd(8) " "VHDL Signal Declaration warning at ld_zeros2.vhd(8): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720508401253 "|ld_zeros2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720508401581 "|ld_zeros2|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720508401581 "|ld_zeros2|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720508401581 "|ld_zeros2|q[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720508401581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720508401667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720508401667 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720508401701 "|ld_zeros2|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720508401701 "|ld_zeros2|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720508401701 "|ld_zeros2|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720508401701 "|ld_zeros2|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[4\] " "No output dependent on input pin \"d\[4\]\"" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720508401701 "|ld_zeros2|d[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720508401701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720508401702 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720508401702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720508401702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720508401756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 04:00:01 2024 " "Processing ended: Tue Jul  9 04:00:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720508401756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720508401756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720508401756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508401756 ""}
