
dahuange_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34000400  34000400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002578  34000750  34000750  00000750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  34002cc8  34002cc8  00002cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  34003204  34003204  000032a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  34003204  34003204  000032a0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  34003204  340032a0  000032a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  34003204  34003204  00003204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  34003208  34003208  00003208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  3400320c  3400320c  0000320c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noncacheable 00000000  34003278  34003278  000032a0  2**0
                  CONTENTS
 10 .gnu.sgstubs  00000020  34003280  34003280  00003280  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          000005d8  340032a0  340032a0  000032a0  2**2
                  ALLOC
 12 .EXTRAM       00000000  90000000  90000000  000032a0  2**0
                  CONTENTS
 13 ._user_heap_stack 00000a00  34003878  34003878  000032a0  2**0
                  ALLOC
 14 .EXTRAM       00000000  90000000  90000000  000032a0  2**0
                  CONTENTS
 15 .ARM.attributes 0000003a  00000000  00000000  000032a0  2**0
                  CONTENTS, READONLY
 16 .debug_info   0001e764  00000000  00000000  000032da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00003067  00000000  00000000  00021a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 000012b0  00000000  00000000  00024aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000010a4  00000000  00000000  00025d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0001b395  00000000  00000000  00026dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00019bf6  00000000  00000000  00042191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    002e944e  00000000  00000000  0005bd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  003451d5  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000036c0  00000000  00000000  00345218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_loclists 0000939b  00000000  00000000  003488d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_line_str 00000041  00000000  00000000  00351c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

34000750 <__do_global_dtors_aux>:
34000750:	b510      	push	{r4, lr}
34000752:	4c05      	ldr	r4, [pc, #20]	@ (34000768 <__do_global_dtors_aux+0x18>)
34000754:	7823      	ldrb	r3, [r4, #0]
34000756:	b933      	cbnz	r3, 34000766 <__do_global_dtors_aux+0x16>
34000758:	4b04      	ldr	r3, [pc, #16]	@ (3400076c <__do_global_dtors_aux+0x1c>)
3400075a:	b113      	cbz	r3, 34000762 <__do_global_dtors_aux+0x12>
3400075c:	4804      	ldr	r0, [pc, #16]	@ (34000770 <__do_global_dtors_aux+0x20>)
3400075e:	f3af 8000 	nop.w
34000762:	2301      	movs	r3, #1
34000764:	7023      	strb	r3, [r4, #0]
34000766:	bd10      	pop	{r4, pc}
34000768:	340032a0 	.word	0x340032a0
3400076c:	00000000 	.word	0x00000000
34000770:	34002cb0 	.word	0x34002cb0

34000774 <frame_dummy>:
34000774:	b508      	push	{r3, lr}
34000776:	4b03      	ldr	r3, [pc, #12]	@ (34000784 <frame_dummy+0x10>)
34000778:	b11b      	cbz	r3, 34000782 <frame_dummy+0xe>
3400077a:	4903      	ldr	r1, [pc, #12]	@ (34000788 <frame_dummy+0x14>)
3400077c:	4803      	ldr	r0, [pc, #12]	@ (3400078c <frame_dummy+0x18>)
3400077e:	f3af 8000 	nop.w
34000782:	bd08      	pop	{r3, pc}
34000784:	00000000 	.word	0x00000000
34000788:	340032a4 	.word	0x340032a4
3400078c:	34002cb0 	.word	0x34002cb0

34000790 <LL_AHB4_GRP1_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34000790:	4b04      	ldr	r3, [pc, #16]	@ (340007a4 <LL_AHB4_GRP1_EnableClock+0x14>)
{
34000792:	b082      	sub	sp, #8
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34000794:	f8c3 0a5c 	str.w	r0, [r3, #2652]	@ 0xa5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB4ENR);
34000798:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
3400079c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
3400079e:	9b01      	ldr	r3, [sp, #4]
}
340007a0:	b002      	add	sp, #8
340007a2:	4770      	bx	lr
340007a4:	56028000 	.word	0x56028000

340007a8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
340007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
340007ac:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
340007ae:	2214      	movs	r2, #20
340007b0:	2100      	movs	r1, #0
340007b2:	a801      	add	r0, sp, #4
340007b4:	f001 fdb6 	bl	34002324 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
340007b8:	2008      	movs	r0, #8
340007ba:	f7ff ffe9 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
340007be:	2010      	movs	r0, #16
340007c0:	f7ff ffe6 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
340007c4:	2002      	movs	r0, #2
340007c6:	f7ff ffe3 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
340007ca:	2080      	movs	r0, #128	@ 0x80
340007cc:	f7ff ffe0 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOP_CLK_ENABLE();
340007d0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
340007d4:	f7ff ffdc 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOO_CLK_ENABLE();
340007d8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
340007dc:	f7ff ffd8 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOG_CLK_ENABLE();
340007e0:	2040      	movs	r0, #64	@ 0x40
340007e2:	f7ff ffd5 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOF_CLK_ENABLE();
340007e6:	2020      	movs	r0, #32
340007e8:	f7ff ffd2 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPION_CLK_ENABLE();
340007ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340007f0:	f7ff ffce 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
340007f4:	2001      	movs	r0, #1
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_10, GPIO_PIN_SET);

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
340007f6:	2401      	movs	r4, #1
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
340007f8:	2603      	movs	r6, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
340007fa:	f44f 6880 	mov.w	r8, #1024	@ 0x400
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
340007fe:	2702      	movs	r7, #2
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
34000800:	f8df a084 	ldr.w	sl, [pc, #132]	@ 34000888 <MX_GPIO_Init+0xe0>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6|GPIO_PIN_4, GPIO_PIN_RESET);
34000804:	4d1f      	ldr	r5, [pc, #124]	@ (34000884 <MX_GPIO_Init+0xdc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
34000806:	f7ff ffc3 	bl	34000790 <LL_AHB4_GRP1_EnableClock>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
3400080a:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
3400080c:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 3400088c <MX_GPIO_Init+0xe4>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
34000810:	4650      	mov	r0, sl
34000812:	f44f 6180 	mov.w	r1, #1024	@ 0x400
34000816:	f000 fdbb 	bl	34001390 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6|GPIO_PIN_4, GPIO_PIN_RESET);
3400081a:	4628      	mov	r0, r5
3400081c:	2200      	movs	r2, #0
3400081e:	2150      	movs	r1, #80	@ 0x50
34000820:	f000 fdb6 	bl	34001390 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
34000824:	4648      	mov	r0, r9
34000826:	2200      	movs	r2, #0
34000828:	2108      	movs	r1, #8
3400082a:	f000 fdb1 	bl	34001390 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_10, GPIO_PIN_SET);
3400082e:	2201      	movs	r2, #1
34000830:	4628      	mov	r0, r5
34000832:	f44f 6180 	mov.w	r1, #1024	@ 0x400
34000836:	f000 fdab 	bl	34001390 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
3400083a:	4650      	mov	r0, sl
3400083c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
3400083e:	e9cd 8401 	strd	r8, r4, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34000842:	e9cd 7603 	strd	r7, r6, [sp, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
34000846:	f000 fcb3 	bl	340011b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_4;
3400084a:	2350      	movs	r3, #80	@ 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
3400084c:	4628      	mov	r0, r5
3400084e:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
34000850:	e9cd 3401 	strd	r3, r4, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34000854:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
34000858:	f000 fcaa 	bl	340011b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
3400085c:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
3400085e:	4648      	mov	r0, r9
34000860:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
34000862:	e9cd 3401 	strd	r3, r4, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34000866:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
3400086a:	f000 fca1 	bl	340011b0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
3400086e:	4628      	mov	r0, r5
34000870:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
34000872:	e9cd 8401 	strd	r8, r4, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34000876:	e9cd 7603 	strd	r7, r6, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
3400087a:	f000 fc99 	bl	340011b0 <HAL_GPIO_Init>

}
3400087e:	b006      	add	sp, #24
34000880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
34000884:	56021800 	.word	0x56021800
34000888:	56021000 	.word	0x56021000
3400088c:	56020000 	.word	0x56020000

34000890 <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34000890:	4b2f      	ldr	r3, [pc, #188]	@ (34000950 <main+0xc0>)
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
34000892:	b570      	push	{r4, r5, r6, lr}
34000894:	695a      	ldr	r2, [r3, #20]
34000896:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
3400089a:	d111      	bne.n	340008c0 <main+0x30>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
3400089c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
340008a0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
340008a4:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
340008a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
340008ac:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
340008b0:	695a      	ldr	r2, [r3, #20]
340008b2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
340008b6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
340008b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
340008bc:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
340008c0:	4a23      	ldr	r2, [pc, #140]	@ (34000950 <main+0xc0>)
340008c2:	6953      	ldr	r3, [r2, #20]
340008c4:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
340008c8:	d128      	bne.n	3400091c <main+0x8c>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
340008ca:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
340008ce:	f3bf 8f4f 	dsb	sy
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
340008d2:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
    ccsidr = SCB->CCSIDR;
340008d6:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
340008da:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
340008de:	f3c3 334e 	ubfx	r3, r3, #13, #15
340008e2:	015b      	lsls	r3, r3, #5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
340008e4:	f100 0e01 	add.w	lr, r0, #1
340008e8:	4601      	mov	r1, r0
340008ea:	f04e e001 	dls	lr, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
340008ee:	ea03 0604 	and.w	r6, r3, r4
340008f2:	ea46 7581 	orr.w	r5, r6, r1, lsl #30
340008f6:	f8c2 5260 	str.w	r5, [r2, #608]	@ 0x260
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
340008fa:	3901      	subs	r1, #1
340008fc:	f00f c807 	le	lr, 340008f2 <main+0x62>
    } while(sets-- != 0U);
34000900:	3b20      	subs	r3, #32
34000902:	f113 0f20 	cmn.w	r3, #32
34000906:	d1ed      	bne.n	340008e4 <main+0x54>
34000908:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
3400090c:	6953      	ldr	r3, [r2, #20]
3400090e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34000912:	6153      	str	r3, [r2, #20]
34000914:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
34000918:	f3bf 8f6f 	isb	sy

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
3400091c:	f000 fa1c 	bl	34000d58 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
34000920:	240a      	movs	r4, #10
34000922:	f7ff ff41 	bl	340007a8 <MX_GPIO_Init>
//app_lcd_init();    // 让它按照示例那套方式初始化 LCD、两层缓冲等
//app_camera_init(NULL, NULL, NULL, NULL);
// ↑ 回调参数可以先全传 NULL，等你真的用 NN pipe、显示 pipe 再传回调函数
  for (int i = 0; i < 10; i++)
  {
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_10);
34000926:	4d0b      	ldr	r5, [pc, #44]	@ (34000954 <main+0xc4>)
34000928:	f44f 6180 	mov.w	r1, #1024	@ 0x400
3400092c:	4628      	mov	r0, r5
3400092e:	f000 fd34 	bl	3400139a <HAL_GPIO_TogglePin>
    HAL_Delay(100);
34000932:	2064      	movs	r0, #100	@ 0x64
34000934:	f000 fa34 	bl	34000da0 <HAL_Delay>
  for (int i = 0; i < 10; i++)
34000938:	3c01      	subs	r4, #1
3400093a:	d1f5      	bne.n	34000928 <main+0x98>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_10);
3400093c:	4c05      	ldr	r4, [pc, #20]	@ (34000954 <main+0xc4>)
3400093e:	4620      	mov	r0, r4
34000940:	f44f 6180 	mov.w	r1, #1024	@ 0x400
34000944:	f000 fd29 	bl	3400139a <HAL_GPIO_TogglePin>
	    HAL_Delay(200);
34000948:	20c8      	movs	r0, #200	@ 0xc8
3400094a:	f000 fa29 	bl	34000da0 <HAL_Delay>
  while (1)
3400094e:	e7f6      	b.n	3400093e <main+0xae>
34000950:	e000ed00 	.word	0xe000ed00
34000954:	56021800 	.word	0x56021800

34000958 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
34000958:	b2c0      	uxtb	r0, r0
3400095a:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
  if(func != NULL)
3400095e:	b111      	cbz	r1, 34000966 <__acle_se_SECURE_RegisterCallback+0xe>
  {
    switch(CallbackId)
34000960:	b140      	cbz	r0, 34000974 <__acle_se_SECURE_RegisterCallback+0x1c>
34000962:	2801      	cmp	r0, #1
34000964:	d009      	beq.n	3400097a <__acle_se_SECURE_RegisterCallback+0x22>
      default:
        /* unknown */
        break;
    }
  }
}
34000966:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
3400096a:	e89f 900f 	clrm	{r0, r1, r2, r3, ip, APSR}
3400096e:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34000972:	4774      	bxns	lr
        pSecureFaultCallback = func;
34000974:	4b02      	ldr	r3, [pc, #8]	@ (34000980 <__acle_se_SECURE_RegisterCallback+0x28>)
        pSecureErrorCallback = func;
34000976:	6019      	str	r1, [r3, #0]
}
34000978:	e7f5      	b.n	34000966 <__acle_se_SECURE_RegisterCallback+0xe>
        pSecureErrorCallback = func;
3400097a:	4b02      	ldr	r3, [pc, #8]	@ (34000984 <__acle_se_SECURE_RegisterCallback+0x2c>)
3400097c:	e7fb      	b.n	34000976 <__acle_se_SECURE_RegisterCallback+0x1e>
3400097e:	bf00      	nop
34000980:	340032cc 	.word	0x340032cc
34000984:	340032c8 	.word	0x340032c8

34000988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
34000988:	b508      	push	{r3, lr}

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_PWREx_EnableVddIO2();
3400098a:	f000 fd3f 	bl	3400140c <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO2,PWR_VDDIO_RANGE_1V8);
3400098e:	2101      	movs	r1, #1
34000990:	4608      	mov	r0, r1
34000992:	f000 fd0b 	bl	340013ac <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO3();
34000996:	f000 fd41 	bl	3400141c <HAL_PWREx_EnableVddIO3>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO3,PWR_VDDIO_RANGE_1V8);
3400099a:	2101      	movs	r1, #1
3400099c:	2002      	movs	r0, #2
3400099e:	f000 fd05 	bl	340013ac <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO4();
340009a2:	f000 fd43 	bl	3400142c <HAL_PWREx_EnableVddIO4>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO4,PWR_VDDIO_RANGE_3V3);

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
340009a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO4,PWR_VDDIO_RANGE_3V3);
340009aa:	2100      	movs	r1, #0
340009ac:	2003      	movs	r0, #3
340009ae:	f000 bcfd 	b.w	340013ac <HAL_PWREx_ConfigVddIORange>

340009b2 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
340009b2:	e7fe      	b.n	340009b2 <NMI_Handler>

340009b4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
340009b4:	e7fe      	b.n	340009b4 <HardFault_Handler>

340009b6 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
340009b6:	e7fe      	b.n	340009b6 <MemManage_Handler>

340009b8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
340009b8:	e7fe      	b.n	340009b8 <BusFault_Handler>

340009ba <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
340009ba:	e7fe      	b.n	340009ba <UsageFault_Handler>

340009bc <SecureFault_Handler>:
void SecureFault_Handler(void)
{
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
340009bc:	e7fe      	b.n	340009bc <SecureFault_Handler>

340009be <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
340009be:	4770      	bx	lr

340009c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
340009c0:	4770      	bx	lr

340009c2 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
340009c2:	4770      	bx	lr

340009c4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
340009c4:	f000 b9da 	b.w	34000d7c <HAL_IncTick>

340009c8 <DCMIPP_IRQHandler>:
void DCMIPP_IRQHandler(void)
{
  /* USER CODE BEGIN DCMIPP_IRQn 0 */

  /* USER CODE END DCMIPP_IRQn 0 */
  HAL_DCMIPP_IRQHandler(&hdcmipp);
340009c8:	4801      	ldr	r0, [pc, #4]	@ (340009d0 <DCMIPP_IRQHandler+0x8>)
340009ca:	f000 ba59 	b.w	34000e80 <HAL_DCMIPP_IRQHandler>
340009ce:	bf00      	nop
340009d0:	340032bc 	.word	0x340032bc

340009d4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
340009d4:	4a0b      	ldr	r2, [pc, #44]	@ (34000a04 <_sbrk+0x30>)
{
340009d6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
340009d8:	6811      	ldr	r1, [r2, #0]
{
340009da:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
340009dc:	b909      	cbnz	r1, 340009e2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
340009de:	490a      	ldr	r1, [pc, #40]	@ (34000a08 <_sbrk+0x34>)
340009e0:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
340009e2:	6810      	ldr	r0, [r2, #0]
340009e4:	4909      	ldr	r1, [pc, #36]	@ (34000a0c <_sbrk+0x38>)
340009e6:	4c0a      	ldr	r4, [pc, #40]	@ (34000a10 <_sbrk+0x3c>)
340009e8:	4403      	add	r3, r0
340009ea:	1b09      	subs	r1, r1, r4
340009ec:	428b      	cmp	r3, r1
340009ee:	d906      	bls.n	340009fe <_sbrk+0x2a>
  {
    errno = ENOMEM;
340009f0:	f001 fcf6 	bl	340023e0 <__errno>
340009f4:	230c      	movs	r3, #12
340009f6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
340009f8:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
340009fc:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
340009fe:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
34000a00:	e7fc      	b.n	340009fc <_sbrk+0x28>
34000a02:	bf00      	nop
34000a04:	340032d0 	.word	0x340032d0
34000a08:	34003878 	.word	0x34003878
34000a0c:	34200000 	.word	0x34200000
34000a10:	00000800 	.word	0x00000800

34000a14 <SystemInit>:
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
34000a14:	491e      	ldr	r1, [pc, #120]	@ (34000a90 <SystemInit+0x7c>)
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
34000a16:	4a1f      	ldr	r2, [pc, #124]	@ (34000a94 <SystemInit+0x80>)
    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
34000a18:	f8d1 308c 	ldr.w	r3, [r1, #140]	@ 0x8c
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
34000a1c:	b510      	push	{r4, lr}
34000a1e:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
34000a22:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
34000a26:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
34000a28:	f023 53e0 	bic.w	r3, r3, #469762048	@ 0x1c000000
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
34000a2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
34000a30:	6353      	str	r3, [r2, #52]	@ 0x34
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
34000a32:	2200      	movs	r2, #0
34000a34:	4b18      	ldr	r3, [pc, #96]	@ (34000a98 <SystemInit+0x84>)
34000a36:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
34000a3a:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
34000a3e:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
34000a42:	f8c3 228c 	str.w	r2, [r3, #652]	@ 0x28c
  #endif

  #if defined (NVIC_INIT_ITNS4) && (NVIC_INIT_ITNS4 == 1U)
    NVIC->ITNS[4] = NVIC_INIT_ITNS4_VAL;
34000a46:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
  #endif

  #if defined (NVIC_INIT_ITNS5) && (NVIC_INIT_ITNS5 == 1U)
    NVIC->ITNS[5] = NVIC_INIT_ITNS5_VAL;
34000a4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  #endif

  #if defined (NVIC_INIT_ITNS6) && (NVIC_INIT_ITNS6 == 1U)
    NVIC->ITNS[6] = NVIC_INIT_ITNS6_VAL;
34000a4e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
#else
  SCB->VTOR = INTVECT_START;
#endif  /* USER_VECT_TAB_ADDRESS */

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34000a52:	2201      	movs	r2, #1
  SCB->VTOR = INTVECT_START;
34000a54:	4b11      	ldr	r3, [pc, #68]	@ (34000a9c <SystemInit+0x88>)
34000a56:	608b      	str	r3, [r1, #8]
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34000a58:	4b11      	ldr	r3, [pc, #68]	@ (34000aa0 <SystemInit+0x8c>)
34000a5a:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
34000a5e:	f8d3 0278 	ldr.w	r0, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34000a62:	688c      	ldr	r4, [r1, #8]
34000a64:	480f      	ldr	r0, [pc, #60]	@ (34000aa4 <SystemInit+0x90>)
  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34000a66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  SYSCFG->INITSVTORCR = SCB->VTOR;
34000a6a:	6104      	str	r4, [r0, #16]
  (void) SYSCFG->INITSVTORCR;
34000a6c:	6900      	ldr	r0, [r0, #16]
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34000a6e:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34000a72:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34000a76:	4a0c      	ldr	r2, [pc, #48]	@ (34000aa8 <SystemInit+0x94>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34000a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34000a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34000a80:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
34000a84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34000a88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34000a8c:	bd10      	pop	{r4, pc}
34000a8e:	bf00      	nop
34000a90:	e000ed00 	.word	0xe000ed00
34000a94:	e000ef00 	.word	0xe000ef00
34000a98:	e000e100 	.word	0xe000e100
34000a9c:	34000400 	.word	0x34000400
34000aa0:	56028000 	.word	0x56028000
34000aa4:	56008000 	.word	0x56008000
34000aa8:	e002ed00 	.word	0xe002ed00

34000aac <SystemCoreClockUpdate>:
  uint32_t pllp2 = 0;
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34000aac:	4b6e      	ldr	r3, [pc, #440]	@ (34000c68 <SystemCoreClockUpdate+0x1bc>)
{
34000aae:	b5f0      	push	{r4, r5, r6, r7, lr}
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34000ab0:	6a1a      	ldr	r2, [r3, #32]
34000ab2:	f402 1240 	and.w	r2, r2, #3145728	@ 0x300000
34000ab6:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
34000aba:	f000 80b8 	beq.w	34000c2e <SystemCoreClockUpdate+0x182>
34000abe:	d806      	bhi.n	34000ace <SystemCoreClockUpdate+0x22>
34000ac0:	b962      	cbnz	r2, 34000adc <SystemCoreClockUpdate+0x30>
  {
  case 0:  /* HSI used as system clock source (default after reset) */
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34000ac2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34000ac4:	4b69      	ldr	r3, [pc, #420]	@ (34000c6c <SystemCoreClockUpdate+0x1c0>)
34000ac6:	f3c2 12c1 	ubfx	r2, r2, #7, #2
34000aca:	40d3      	lsrs	r3, r2
    break;
34000acc:	e003      	b.n	34000ad6 <SystemCoreClockUpdate+0x2a>
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34000ace:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
34000ad2:	d00b      	beq.n	34000aec <SystemCoreClockUpdate+0x40>
  uint32_t sysclk = 0;
34000ad4:	2300      	movs	r3, #0
    /* Nothing to do, should not occur */
    break;
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
34000ad6:	4a66      	ldr	r2, [pc, #408]	@ (34000c70 <SystemCoreClockUpdate+0x1c4>)
34000ad8:	6013      	str	r3, [r2, #0]
}
34000ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34000adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      sysclk = MSI_VALUE;
34000ade:	4a65      	ldr	r2, [pc, #404]	@ (34000c74 <SystemCoreClockUpdate+0x1c8>)
34000ae0:	f413 7f00 	tst.w	r3, #512	@ 0x200
34000ae4:	4b64      	ldr	r3, [pc, #400]	@ (34000c78 <SystemCoreClockUpdate+0x1cc>)
34000ae6:	bf08      	it	eq
34000ae8:	4613      	moveq	r3, r2
34000aea:	e7f4      	b.n	34000ad6 <SystemCoreClockUpdate+0x2a>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
34000aec:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
34000af0:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
34000af4:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
34000af8:	d02a      	beq.n	34000b50 <SystemCoreClockUpdate+0xa4>
34000afa:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
34000afe:	d036      	beq.n	34000b6e <SystemCoreClockUpdate+0xc2>
34000b00:	2a00      	cmp	r2, #0
34000b02:	d143      	bne.n	34000b8c <SystemCoreClockUpdate+0xe0>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34000b04:	f8d3 7080 	ldr.w	r7, [r3, #128]	@ 0x80
      if (pllbypass == 0U)
34000b08:	013d      	lsls	r5, r7, #4
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34000b0a:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34000b0e:	f100 8096 	bmi.w	34000c3e <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34000b12:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34000b16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34000b1a:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34000b1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34000b22:	460e      	mov	r6, r1
    switch (pllsource)
34000b24:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34000b28:	f3c2 65c2 	ubfx	r5, r2, #27, #3
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34000b2c:	f3c7 5105 	ubfx	r1, r7, #20, #6
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
34000b30:	f3c2 6202 	ubfx	r2, r2, #24, #3
    switch (pllsource)
34000b34:	d04f      	beq.n	34000bd6 <SystemCoreClockUpdate+0x12a>
34000b36:	d87c      	bhi.n	34000c32 <SystemCoreClockUpdate+0x186>
34000b38:	2e00      	cmp	r6, #0
34000b3a:	d03c      	beq.n	34000bb6 <SystemCoreClockUpdate+0x10a>
34000b3c:	2600      	movs	r6, #0
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34000b3e:	4b4a      	ldr	r3, [pc, #296]	@ (34000c68 <SystemCoreClockUpdate+0x1bc>)
        sysclk = MSI_VALUE;
34000b40:	4f4c      	ldr	r7, [pc, #304]	@ (34000c74 <SystemCoreClockUpdate+0x1c8>)
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34000b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        sysclk = MSI_VALUE;
34000b44:	f413 7f00 	tst.w	r3, #512	@ 0x200
34000b48:	4b4b      	ldr	r3, [pc, #300]	@ (34000c78 <SystemCoreClockUpdate+0x1cc>)
34000b4a:	bf08      	it	eq
34000b4c:	463b      	moveq	r3, r7
34000b4e:	e038      	b.n	34000bc2 <SystemCoreClockUpdate+0x116>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34000b50:	f8d3 7090 	ldr.w	r7, [r3, #144]	@ 0x90
      if (pllbypass == 0U)
34000b54:	013c      	lsls	r4, r7, #4
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34000b56:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34000b5a:	d470      	bmi.n	34000c3e <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34000b5c:	f8d3 0094 	ldr.w	r0, [r3, #148]	@ 0x94
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
34000b60:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
34000b64:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34000b68:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34000b6c:	e7d9      	b.n	34000b22 <SystemCoreClockUpdate+0x76>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
34000b6e:	f8d3 70a0 	ldr.w	r7, [r3, #160]	@ 0xa0
      if (pllbypass == 0U)
34000b72:	0138      	lsls	r0, r7, #4
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
34000b74:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34000b78:	d461      	bmi.n	34000c3e <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34000b7a:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
34000b7e:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34000b82:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34000b8a:	e7ca      	b.n	34000b22 <SystemCoreClockUpdate+0x76>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34000b8c:	f8d3 70b0 	ldr.w	r7, [r3, #176]	@ 0xb0
      if (pllbypass == 0U)
34000b90:	013a      	lsls	r2, r7, #4
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34000b92:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34000b96:	d452      	bmi.n	34000c3e <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34000b98:	f8d3 00b4 	ldr.w	r0, [r3, #180]	@ 0xb4
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34000b9c:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34000ba0:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34000ba4:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34000ba8:	e7bb      	b.n	34000b22 <SystemCoreClockUpdate+0x76>
    switch (pllsource)
34000baa:	460a      	mov	r2, r1
34000bac:	460d      	mov	r5, r1
34000bae:	4608      	mov	r0, r1
34000bb0:	460c      	mov	r4, r1
34000bb2:	f04f 6600 	mov.w	r6, #134217728	@ 0x8000000
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34000bb6:	4b2c      	ldr	r3, [pc, #176]	@ (34000c68 <SystemCoreClockUpdate+0x1bc>)
34000bb8:	6c9f      	ldr	r7, [r3, #72]	@ 0x48
34000bba:	4b2c      	ldr	r3, [pc, #176]	@ (34000c6c <SystemCoreClockUpdate+0x1c0>)
34000bbc:	f3c7 17c1 	ubfx	r7, r7, #7, #2
34000bc0:	40fb      	lsrs	r3, r7
    if (pllbypass == 0U)
34000bc2:	b14e      	cbz	r6, 34000bd8 <SystemCoreClockUpdate+0x12c>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
34000bc4:	4a28      	ldr	r2, [pc, #160]	@ (34000c68 <SystemCoreClockUpdate+0x1bc>)
34000bc6:	f8d2 20c4 	ldr.w	r2, [r2, #196]	@ 0xc4
34000bca:	f3c2 4207 	ubfx	r2, r2, #16, #8
34000bce:	3201      	adds	r2, #1
    sysclk = sysclk / ic_divider;
34000bd0:	fbb3 f3f2 	udiv	r3, r3, r2
    break;
34000bd4:	e77f      	b.n	34000ad6 <SystemCoreClockUpdate+0x2a>
      sysclk = HSE_VALUE;
34000bd6:	4b29      	ldr	r3, [pc, #164]	@ (34000c7c <SystemCoreClockUpdate+0x1d0>)
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34000bd8:	ee07 0a10 	vmov	s14, r0
34000bdc:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
34000be0:	ee07 4a10 	vmov	s14, r4
34000be4:	ee07 3a90 	vmov	s15, r3
34000be8:	eddf 6a25 	vldr	s13, [pc, #148]	@ 34000c80 <SystemCoreClockUpdate+0x1d4>
34000bec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
34000bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
34000bf4:	eea6 7a26 	vfma.f32	s14, s12, s13
34000bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
34000bfc:	ee07 1a10 	vmov	s14, r1
34000c00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
34000c04:	eec7 6a87 	vdiv.f32	s13, s15, s14
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34000c08:	ee07 5a90 	vmov	s15, r5
34000c0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
34000c10:	ee07 2a90 	vmov	s15, r2
34000c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
34000c18:	ee27 7a27 	vmul.f32	s14, s14, s15
34000c1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
34000c20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34000c24:	ee17 3a90 	vmov	r3, s15
34000c28:	e7cc      	b.n	34000bc4 <SystemCoreClockUpdate+0x118>
      sysclk = HSE_VALUE;
34000c2a:	4b14      	ldr	r3, [pc, #80]	@ (34000c7c <SystemCoreClockUpdate+0x1d0>)
34000c2c:	e7ca      	b.n	34000bc4 <SystemCoreClockUpdate+0x118>
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34000c2e:	4b13      	ldr	r3, [pc, #76]	@ (34000c7c <SystemCoreClockUpdate+0x1d0>)
34000c30:	e751      	b.n	34000ad6 <SystemCoreClockUpdate+0x2a>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34000c32:	f1b6 5f40 	cmp.w	r6, #805306368	@ 0x30000000
34000c36:	4b13      	ldr	r3, [pc, #76]	@ (34000c84 <SystemCoreClockUpdate+0x1d8>)
34000c38:	bf18      	it	ne
34000c3a:	2300      	movne	r3, #0
34000c3c:	e7cc      	b.n	34000bd8 <SystemCoreClockUpdate+0x12c>
    switch (pllsource)
34000c3e:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
34000c42:	d0f2      	beq.n	34000c2a <SystemCoreClockUpdate+0x17e>
34000c44:	d809      	bhi.n	34000c5a <SystemCoreClockUpdate+0x1ae>
34000c46:	2900      	cmp	r1, #0
34000c48:	d0af      	beq.n	34000baa <SystemCoreClockUpdate+0xfe>
34000c4a:	2200      	movs	r2, #0
34000c4c:	f04f 6600 	mov.w	r6, #134217728	@ 0x8000000
34000c50:	4615      	mov	r5, r2
34000c52:	4610      	mov	r0, r2
34000c54:	4614      	mov	r4, r2
34000c56:	4611      	mov	r1, r2
34000c58:	e771      	b.n	34000b3e <SystemCoreClockUpdate+0x92>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34000c5a:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
34000c5e:	4b09      	ldr	r3, [pc, #36]	@ (34000c84 <SystemCoreClockUpdate+0x1d8>)
34000c60:	bf18      	it	ne
34000c62:	2300      	movne	r3, #0
34000c64:	e7ae      	b.n	34000bc4 <SystemCoreClockUpdate+0x118>
34000c66:	bf00      	nop
34000c68:	56028000 	.word	0x56028000
34000c6c:	03d09000 	.word	0x03d09000
34000c70:	3400320c 	.word	0x3400320c
34000c74:	003d0900 	.word	0x003d0900
34000c78:	00f42400 	.word	0x00f42400
34000c7c:	02dc6c00 	.word	0x02dc6c00
34000c80:	33800000 	.word	0x33800000
34000c84:	00bb8000 	.word	0x00bb8000

34000c88 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34000c88:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34000c8c:	b500      	push	{lr}
  SystemCoreClockUpdate();
34000c8e:	f7ff ff0d 	bl	34000aac <SystemCoreClockUpdate>

  return SystemCoreClock;
}
34000c92:	4b05      	ldr	r3, [pc, #20]	@ (34000ca8 <__acle_se_SECURE_SystemCoreClockUpdate+0x20>)
34000c94:	f85d eb04 	ldr.w	lr, [sp], #4
34000c98:	6818      	ldr	r0, [r3, #0]
34000c9a:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
34000c9e:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34000ca2:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34000ca6:	4774      	bxns	lr
34000ca8:	3400320c 	.word	0x3400320c

34000cac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
34000cac:	480f      	ldr	r0, [pc, #60]	@ (34000cec <LoopForever+0x4>)
  msr   MSPLIM, r0
34000cae:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
34000cb2:	480f      	ldr	r0, [pc, #60]	@ (34000cf0 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
34000cb4:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
34000cb6:	f7ff fead 	bl	34000a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
34000cba:	480e      	ldr	r0, [pc, #56]	@ (34000cf4 <LoopForever+0xc>)
  ldr r1, =_edata
34000cbc:	490e      	ldr	r1, [pc, #56]	@ (34000cf8 <LoopForever+0x10>)
  ldr r2, =_sidata
34000cbe:	4a0f      	ldr	r2, [pc, #60]	@ (34000cfc <LoopForever+0x14>)
  movs r3, #0
34000cc0:	2300      	movs	r3, #0
  b LoopCopyDataInit
34000cc2:	e002      	b.n	34000cca <LoopCopyDataInit>

34000cc4 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
34000cc4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
34000cc6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
34000cc8:	3304      	adds	r3, #4

34000cca <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
34000cca:	18c4      	adds	r4, r0, r3
  cmp r4, r1
34000ccc:	428c      	cmp	r4, r1
  bcc CopyDataInit
34000cce:	d3f9      	bcc.n	34000cc4 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
34000cd0:	4a0b      	ldr	r2, [pc, #44]	@ (34000d00 <LoopForever+0x18>)
  ldr r4, =_ebss
34000cd2:	4c0c      	ldr	r4, [pc, #48]	@ (34000d04 <LoopForever+0x1c>)
  movs r3, #0
34000cd4:	2300      	movs	r3, #0
  b LoopFillZerobss
34000cd6:	e001      	b.n	34000cdc <LoopFillZerobss>

34000cd8 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
34000cd8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
34000cda:	3204      	adds	r2, #4

34000cdc <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
34000cdc:	42a2      	cmp	r2, r4
  bcc FillZerobss
34000cde:	d3fb      	bcc.n	34000cd8 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
34000ce0:	f001 fb84 	bl	340023ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
34000ce4:	f7ff fdd4 	bl	34000890 <main>

34000ce8 <LoopForever>:

LoopForever:
  b LoopForever
34000ce8:	e7fe      	b.n	34000ce8 <LoopForever>
34000cea:	0000      	.short	0x0000
  ldr   r0, =_sstack
34000cec:	341ff800 	.word	0x341ff800
  ldr   r0, =_estack
34000cf0:	34200000 	.word	0x34200000
  ldr r0, =_sdata
34000cf4:	3400320c 	.word	0x3400320c
  ldr r1, =_edata
34000cf8:	34003278 	.word	0x34003278
  ldr r2, =_sidata
34000cfc:	3400320c 	.word	0x3400320c
  ldr r2, =_sbss
34000d00:	340032a0 	.word	0x340032a0
  ldr r4, =_ebss
34000d04:	34003878 	.word	0x34003878

34000d08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
34000d08:	e7fe      	b.n	34000d08 <ADC1_2_IRQHandler>
	...

34000d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34000d0c:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34000d0e:	4b0f      	ldr	r3, [pc, #60]	@ (34000d4c <HAL_InitTick+0x40>)
{
34000d10:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq == 0UL)
34000d12:	781a      	ldrb	r2, [r3, #0]
34000d14:	b90a      	cbnz	r2, 34000d1a <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
34000d16:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
34000d18:	bd38      	pop	{r3, r4, r5, pc}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
34000d1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34000d1e:	fbb3 f3f2 	udiv	r3, r3, r2
34000d22:	4a0b      	ldr	r2, [pc, #44]	@ (34000d50 <HAL_InitTick+0x44>)
34000d24:	6810      	ldr	r0, [r2, #0]
34000d26:	fbb0 f0f3 	udiv	r0, r0, r3
34000d2a:	f000 f891 	bl	34000e50 <HAL_SYSTICK_Config>
34000d2e:	4604      	mov	r4, r0
34000d30:	2800      	cmp	r0, #0
34000d32:	d1f0      	bne.n	34000d16 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
34000d34:	2d0f      	cmp	r5, #15
34000d36:	d8ee      	bhi.n	34000d16 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34000d38:	4602      	mov	r2, r0
34000d3a:	4629      	mov	r1, r5
34000d3c:	f04f 30ff 	mov.w	r0, #4294967295
34000d40:	f000 f852 	bl	34000de8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34000d44:	4b03      	ldr	r3, [pc, #12]	@ (34000d54 <HAL_InitTick+0x48>)
34000d46:	4620      	mov	r0, r4
34000d48:	601d      	str	r5, [r3, #0]
  return HAL_OK;
34000d4a:	e7e5      	b.n	34000d18 <HAL_InitTick+0xc>
34000d4c:	34003210 	.word	0x34003210
34000d50:	3400320c 	.word	0x3400320c
34000d54:	34003214 	.word	0x34003214

34000d58 <HAL_Init>:
{
34000d58:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
34000d5a:	2003      	movs	r0, #3
34000d5c:	f000 f832 	bl	34000dc4 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
34000d60:	f7ff fea4 	bl	34000aac <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34000d64:	200f      	movs	r0, #15
34000d66:	f7ff ffd1 	bl	34000d0c <HAL_InitTick>
34000d6a:	4604      	mov	r4, r0
34000d6c:	b918      	cbnz	r0, 34000d76 <HAL_Init+0x1e>
  HAL_MspInit();
34000d6e:	f7ff fe0b 	bl	34000988 <HAL_MspInit>
}
34000d72:	4620      	mov	r0, r4
34000d74:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
34000d76:	2401      	movs	r4, #1
34000d78:	e7fb      	b.n	34000d72 <HAL_Init+0x1a>
	...

34000d7c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
34000d7c:	4a03      	ldr	r2, [pc, #12]	@ (34000d8c <HAL_IncTick+0x10>)
34000d7e:	4b04      	ldr	r3, [pc, #16]	@ (34000d90 <HAL_IncTick+0x14>)
34000d80:	6811      	ldr	r1, [r2, #0]
34000d82:	781b      	ldrb	r3, [r3, #0]
34000d84:	440b      	add	r3, r1
34000d86:	6013      	str	r3, [r2, #0]
}
34000d88:	4770      	bx	lr
34000d8a:	bf00      	nop
34000d8c:	340032d4 	.word	0x340032d4
34000d90:	34003210 	.word	0x34003210

34000d94 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
34000d94:	4b01      	ldr	r3, [pc, #4]	@ (34000d9c <HAL_GetTick+0x8>)
34000d96:	6818      	ldr	r0, [r3, #0]
}
34000d98:	4770      	bx	lr
34000d9a:	bf00      	nop
34000d9c:	340032d4 	.word	0x340032d4

34000da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
34000da0:	b538      	push	{r3, r4, r5, lr}
34000da2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
34000da4:	f7ff fff6 	bl	34000d94 <HAL_GetTick>
34000da8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
34000daa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
34000dac:	bf1e      	ittt	ne
34000dae:	4b04      	ldrne	r3, [pc, #16]	@ (34000dc0 <HAL_Delay+0x20>)
34000db0:	781b      	ldrbne	r3, [r3, #0]
34000db2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
34000db4:	f7ff ffee 	bl	34000d94 <HAL_GetTick>
34000db8:	1b43      	subs	r3, r0, r5
34000dba:	42a3      	cmp	r3, r4
34000dbc:	d3fa      	bcc.n	34000db4 <HAL_Delay+0x14>
  {
  }
}
34000dbe:	bd38      	pop	{r3, r4, r5, pc}
34000dc0:	34003210 	.word	0x34003210

34000dc4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
34000dc4:	4907      	ldr	r1, [pc, #28]	@ (34000de4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
34000dc6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
34000dc8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
34000dca:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
34000dce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
34000dd2:	0412      	lsls	r2, r2, #16
34000dd4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
34000dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
34000dd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
34000ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
34000de0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
34000de2:	4770      	bx	lr
34000de4:	e000ed00 	.word	0xe000ed00

34000de8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
34000de8:	b570      	push	{r4, r5, r6, lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
34000dea:	4c18      	ldr	r4, [pc, #96]	@ (34000e4c <HAL_NVIC_SetPriority+0x64>)
34000dec:	68e3      	ldr	r3, [r4, #12]
34000dee:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34000df2:	f1c3 0507 	rsb	r5, r3, #7
34000df6:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34000df8:	f103 0604 	add.w	r6, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34000dfc:	bf28      	it	cs
34000dfe:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34000e00:	2e06      	cmp	r6, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34000e02:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34000e06:	f1a3 0303 	sub.w	r3, r3, #3
34000e0a:	bf98      	it	ls
34000e0c:	2300      	movls	r3, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34000e0e:	fa06 f505 	lsl.w	r5, r6, r5
34000e12:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
34000e16:	409e      	lsls	r6, r3
  if ((int32_t)(IRQn) >= 0)
34000e18:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34000e1a:	fa01 f103 	lsl.w	r1, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
34000e1e:	ea22 0206 	bic.w	r2, r2, r6
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e22:	bfb8      	it	lt
34000e24:	f000 000f 	andlt.w	r0, r0, #15
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34000e28:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e2c:	bfa8      	it	ge
34000e2e:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
34000e32:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e36:	bfb8      	it	lt
34000e38:	3804      	sublt	r0, #4
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e3a:	b2db      	uxtb	r3, r3
34000e3c:	bfab      	itete	ge
34000e3e:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e42:	1824      	addlt	r4, r4, r0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e44:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e48:	7623      	strblt	r3, [r4, #24]
  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
34000e4a:	bd70      	pop	{r4, r5, r6, pc}
34000e4c:	e000ed00 	.word	0xe000ed00

34000e50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
34000e50:	3801      	subs	r0, #1
34000e52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
34000e56:	d20b      	bcs.n	34000e70 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34000e58:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e5c:	21f0      	movs	r1, #240	@ 0xf0
34000e5e:	4a05      	ldr	r2, [pc, #20]	@ (34000e74 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34000e60:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34000e62:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34000e66:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34000e68:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34000e6a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34000e6c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34000e6e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
34000e70:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
34000e72:	4770      	bx	lr
34000e74:	e000ed00 	.word	0xe000ed00

34000e78 <HAL_DCMIPP_PIPE_LineEventCallback>:
  * @brief  Line Event callback on the pipe
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LineEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
34000e78:	4770      	bx	lr

34000e7a <HAL_DCMIPP_PIPE_LimitEventCallback>:
  * @brief  Limit callback on the Pipe
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LimitEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
34000e7a:	4770      	bx	lr

34000e7c <HAL_DCMIPP_PIPE_ErrorCallback>:
  * @brief  Error callback on the pipe
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
34000e7c:	4770      	bx	lr

34000e7e <HAL_DCMIPP_ErrorCallback>:
/**
  * @brief  Error callback on DCMIPP
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp)
34000e7e:	4770      	bx	lr

34000e80 <HAL_DCMIPP_IRQHandler>:
  uint32_t cmsr2flags = READ_REG(hdcmipp->Instance->CMSR2);
34000e80:	6803      	ldr	r3, [r0, #0]
{
34000e82:	b570      	push	{r4, r5, r6, lr}
  uint32_t cmsr2flags = READ_REG(hdcmipp->Instance->CMSR2);
34000e84:	f8d3 63f8 	ldr.w	r6, [r3, #1016]	@ 0x3f8
{
34000e88:	4604      	mov	r4, r0
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LIMIT) != 0U)
34000e8a:	0472      	lsls	r2, r6, #17
  uint32_t cmierflags = READ_REG(hdcmipp->Instance->CMIER);
34000e8c:	f8d3 53f0 	ldr.w	r5, [r3, #1008]	@ 0x3f0
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LIMIT) != 0U)
34000e90:	d512      	bpl.n	34000eb8 <HAL_DCMIPP_IRQHandler+0x38>
    if ((cmierflags & DCMIPP_IT_PIPE0_LIMIT) != 0U)
34000e92:	0469      	lsls	r1, r5, #17
34000e94:	d510      	bpl.n	34000eb8 <HAL_DCMIPP_IRQHandler+0x38>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_LIMIT);
34000e96:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
34000e9a:	2100      	movs	r1, #0
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_LIMIT);
34000e9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
34000ea0:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_LIMIT;
34000ea4:	6882      	ldr	r2, [r0, #8]
34000ea6:	f042 0204 	orr.w	r2, r2, #4
34000eaa:	6082      	str	r2, [r0, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LIMIT);
34000eac:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34000eb0:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
34000eb4:	f7ff ffe1 	bl	34000e7a <HAL_DCMIPP_PIPE_LimitEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_VSYNC) != 0U)
34000eb8:	0572      	lsls	r2, r6, #21
34000eba:	d50a      	bpl.n	34000ed2 <HAL_DCMIPP_IRQHandler+0x52>
    if ((cmierflags & DCMIPP_IT_PIPE0_VSYNC) != 0U)
34000ebc:	056b      	lsls	r3, r5, #21
34000ebe:	d508      	bpl.n	34000ed2 <HAL_DCMIPP_IRQHandler+0x52>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_VSYNC);
34000ec0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34000ec4:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
34000ec6:	2100      	movs	r1, #0
34000ec8:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_VSYNC);
34000eca:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
34000ece:	f000 fbdd 	bl	3400168c <HAL_DCMIPP_PIPE_VsyncEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_FRAME) != 0U)
34000ed2:	05b0      	lsls	r0, r6, #22
34000ed4:	d516      	bpl.n	34000f04 <HAL_DCMIPP_IRQHandler+0x84>
    if ((cmierflags & DCMIPP_IT_PIPE0_FRAME) != 0U)
34000ed6:	05a9      	lsls	r1, r5, #22
34000ed8:	d514      	bpl.n	34000f04 <HAL_DCMIPP_IRQHandler+0x84>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34000eda:	6823      	ldr	r3, [r4, #0]
34000edc:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
34000ee0:	0752      	lsls	r2, r2, #29
34000ee2:	d507      	bpl.n	34000ef4 <HAL_DCMIPP_IRQHandler+0x74>
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR);
34000ee4:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34000ee8:	f422 4206 	bic.w	r2, r2, #34304	@ 0x8600
34000eec:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
        hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_READY;
34000ef0:	2201      	movs	r2, #1
34000ef2:	7162      	strb	r2, [r4, #5]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_FRAME);
34000ef4:	f44f 7200 	mov.w	r2, #512	@ 0x200
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
34000ef8:	2100      	movs	r1, #0
34000efa:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_FRAME);
34000efc:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
34000f00:	f000 fbd6 	bl	340016b0 <HAL_DCMIPP_PIPE_FrameEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LINE) != 0U)
34000f04:	05f3      	lsls	r3, r6, #23
34000f06:	d50a      	bpl.n	34000f1e <HAL_DCMIPP_IRQHandler+0x9e>
    if ((cmierflags & DCMIPP_IT_PIPE0_LINE) != 0U)
34000f08:	05e8      	lsls	r0, r5, #23
34000f0a:	d508      	bpl.n	34000f1e <HAL_DCMIPP_IRQHandler+0x9e>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LINE);
34000f0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
34000f10:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
34000f12:	2100      	movs	r1, #0
34000f14:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LINE);
34000f16:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
34000f1a:	f7ff ffad 	bl	34000e78 <HAL_DCMIPP_PIPE_LineEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_OVR) != 0U)
34000f1e:	0431      	lsls	r1, r6, #16
34000f20:	d516      	bpl.n	34000f50 <HAL_DCMIPP_IRQHandler+0xd0>
    if ((cmierflags & DCMIPP_IT_PIPE0_OVR) != 0U)
34000f22:	042a      	lsls	r2, r5, #16
34000f24:	d514      	bpl.n	34000f50 <HAL_DCMIPP_IRQHandler+0xd0>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
34000f26:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34000f28:	2100      	movs	r1, #0
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
34000f2a:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34000f2e:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
34000f30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
34000f34:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_OVR;
34000f38:	68a2      	ldr	r2, [r4, #8]
34000f3a:	f042 0208 	orr.w	r2, r2, #8
34000f3e:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_OVR);
34000f40:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34000f44:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_ERROR;
34000f48:	2304      	movs	r3, #4
34000f4a:	7163      	strb	r3, [r4, #5]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34000f4c:	f7ff ff96 	bl	34000e7c <HAL_DCMIPP_PIPE_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
34000f50:	03f3      	lsls	r3, r6, #15
34000f52:	d50a      	bpl.n	34000f6a <HAL_DCMIPP_IRQHandler+0xea>
    if ((cmierflags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
34000f54:	03e8      	lsls	r0, r5, #15
34000f56:	d508      	bpl.n	34000f6a <HAL_DCMIPP_IRQHandler+0xea>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_LINE);
34000f58:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34000f5c:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
34000f5e:	2101      	movs	r1, #1
34000f60:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_LINE);
34000f62:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
34000f66:	f7ff ff87 	bl	34000e78 <HAL_DCMIPP_PIPE_LineEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_VSYNC) != 0U)
34000f6a:	0371      	lsls	r1, r6, #13
34000f6c:	d50a      	bpl.n	34000f84 <HAL_DCMIPP_IRQHandler+0x104>
    if ((cmierflags & DCMIPP_IT_PIPE1_VSYNC) != 0U)
34000f6e:	036a      	lsls	r2, r5, #13
34000f70:	d508      	bpl.n	34000f84 <HAL_DCMIPP_IRQHandler+0x104>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_VSYNC);
34000f72:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34000f76:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
34000f78:	2101      	movs	r1, #1
34000f7a:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_VSYNC);
34000f7c:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
34000f80:	f000 fb84 	bl	3400168c <HAL_DCMIPP_PIPE_VsyncEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_FRAME) != 0U)
34000f84:	03b3      	lsls	r3, r6, #14
34000f86:	d516      	bpl.n	34000fb6 <HAL_DCMIPP_IRQHandler+0x136>
    if ((cmierflags & DCMIPP_IT_PIPE1_FRAME) != 0U)
34000f88:	03a8      	lsls	r0, r5, #14
34000f8a:	d514      	bpl.n	34000fb6 <HAL_DCMIPP_IRQHandler+0x136>
      if ((hdcmipp->Instance->P1FCTCR & DCMIPP_P1FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34000f8c:	6823      	ldr	r3, [r4, #0]
34000f8e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
34000f92:	0751      	lsls	r1, r2, #29
34000f94:	d507      	bpl.n	34000fa6 <HAL_DCMIPP_IRQHandler+0x126>
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_FRAME | DCMIPP_IT_PIPE1_VSYNC | DCMIPP_IT_PIPE1_OVR);
34000f96:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34000f9a:	f422 0206 	bic.w	r2, r2, #8781824	@ 0x860000
34000f9e:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
        hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_READY;
34000fa2:	2201      	movs	r2, #1
34000fa4:	71a2      	strb	r2, [r4, #6]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_FRAME);
34000fa6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
34000faa:	2101      	movs	r1, #1
34000fac:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_FRAME);
34000fae:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
34000fb2:	f000 fb7d 	bl	340016b0 <HAL_DCMIPP_PIPE_FrameEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_OVR) != 0U)
34000fb6:	0232      	lsls	r2, r6, #8
34000fb8:	d516      	bpl.n	34000fe8 <HAL_DCMIPP_IRQHandler+0x168>
    if ((cmierflags & DCMIPP_IT_PIPE1_OVR) != 0U)
34000fba:	022b      	lsls	r3, r5, #8
34000fbc:	d514      	bpl.n	34000fe8 <HAL_DCMIPP_IRQHandler+0x168>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
34000fbe:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34000fc0:	2101      	movs	r1, #1
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
34000fc2:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34000fc6:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
34000fc8:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
34000fcc:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE1_OVR;
34000fd0:	68a2      	ldr	r2, [r4, #8]
34000fd2:	f042 0210 	orr.w	r2, r2, #16
34000fd6:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_OVR);
34000fd8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
34000fdc:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_ERROR;
34000fe0:	2304      	movs	r3, #4
34000fe2:	71a3      	strb	r3, [r4, #6]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34000fe4:	f7ff ff4a 	bl	34000e7c <HAL_DCMIPP_PIPE_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_LINE) != 0U)
34000fe8:	01f0      	lsls	r0, r6, #7
34000fea:	d50a      	bpl.n	34001002 <HAL_DCMIPP_IRQHandler+0x182>
    if ((cmierflags & DCMIPP_IT_PIPE2_LINE) != 0U)
34000fec:	01e9      	lsls	r1, r5, #7
34000fee:	d508      	bpl.n	34001002 <HAL_DCMIPP_IRQHandler+0x182>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_LINE);
34000ff0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34000ff4:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
34000ff6:	2102      	movs	r1, #2
34000ff8:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_LINE);
34000ffa:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
34000ffe:	f7ff ff3b 	bl	34000e78 <HAL_DCMIPP_PIPE_LineEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_VSYNC) != 0U)
34001002:	0172      	lsls	r2, r6, #5
34001004:	d50a      	bpl.n	3400101c <HAL_DCMIPP_IRQHandler+0x19c>
    if ((cmierflags & DCMIPP_IT_PIPE2_VSYNC) != 0U)
34001006:	016b      	lsls	r3, r5, #5
34001008:	d508      	bpl.n	3400101c <HAL_DCMIPP_IRQHandler+0x19c>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_VSYNC);
3400100a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
3400100e:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
34001010:	2102      	movs	r1, #2
34001012:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_VSYNC);
34001014:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
34001018:	f000 fb38 	bl	3400168c <HAL_DCMIPP_PIPE_VsyncEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_FRAME) != 0U)
3400101c:	01b0      	lsls	r0, r6, #6
3400101e:	d516      	bpl.n	3400104e <HAL_DCMIPP_IRQHandler+0x1ce>
    if ((cmierflags & DCMIPP_IT_PIPE2_FRAME) != 0U)
34001020:	01a9      	lsls	r1, r5, #6
34001022:	d514      	bpl.n	3400104e <HAL_DCMIPP_IRQHandler+0x1ce>
      if ((hdcmipp->Instance->P2FCTCR & DCMIPP_P2FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34001024:	6823      	ldr	r3, [r4, #0]
34001026:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
3400102a:	0752      	lsls	r2, r2, #29
3400102c:	d507      	bpl.n	3400103e <HAL_DCMIPP_IRQHandler+0x1be>
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_FRAME | DCMIPP_IT_PIPE2_VSYNC | DCMIPP_IT_PIPE2_OVR);
3400102e:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34001032:	f022 4206 	bic.w	r2, r2, #2248146944	@ 0x86000000
34001036:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
        hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_READY;
3400103a:	2201      	movs	r2, #1
3400103c:	71e2      	strb	r2, [r4, #7]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_FRAME);
3400103e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
34001042:	2102      	movs	r1, #2
34001044:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_FRAME);
34001046:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
3400104a:	f000 fb31 	bl	340016b0 <HAL_DCMIPP_PIPE_FrameEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_OVR) != 0U)
3400104e:	2e00      	cmp	r6, #0
34001050:	da16      	bge.n	34001080 <HAL_DCMIPP_IRQHandler+0x200>
    if ((cmierflags & DCMIPP_IT_PIPE2_OVR) != 0U)
34001052:	2d00      	cmp	r5, #0
34001054:	da14      	bge.n	34001080 <HAL_DCMIPP_IRQHandler+0x200>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34001056:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
34001058:	2102      	movs	r1, #2
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
3400105a:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
3400105e:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34001060:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
34001064:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE2_OVR;
34001068:	68a2      	ldr	r2, [r4, #8]
3400106a:	f042 0220 	orr.w	r2, r2, #32
3400106e:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_OVR);
34001070:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
34001074:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_ERROR;
34001078:	2304      	movs	r3, #4
3400107a:	71e3      	strb	r3, [r4, #7]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
3400107c:	f7ff fefe 	bl	34000e7c <HAL_DCMIPP_PIPE_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PARALLEL_SYNC_ERROR) != 0U)
34001080:	0670      	lsls	r0, r6, #25
34001082:	d514      	bpl.n	340010ae <HAL_DCMIPP_IRQHandler+0x22e>
    if ((cmierflags & DCMIPP_IT_PARALLEL_SYNC_ERROR) != 0U)
34001084:	0669      	lsls	r1, r5, #25
34001086:	d512      	bpl.n	340010ae <HAL_DCMIPP_IRQHandler+0x22e>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
34001088:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400108a:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
3400108c:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34001090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
34001094:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PARALLEL_SYNC;
34001098:	68a2      	ldr	r2, [r4, #8]
3400109a:	f042 0202 	orr.w	r2, r2, #2
3400109e:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PARALLEL_SYNC_ERROR);
340010a0:	2240      	movs	r2, #64	@ 0x40
340010a2:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
340010a6:	2304      	movs	r3, #4
340010a8:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340010aa:	f7ff fee8 	bl	34000e7e <HAL_DCMIPP_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_AXI_TRANSFER_ERROR) != 0U)
340010ae:	06b2      	lsls	r2, r6, #26
340010b0:	d514      	bpl.n	340010dc <HAL_DCMIPP_IRQHandler+0x25c>
    if ((cmierflags & DCMIPP_IT_AXI_TRANSFER_ERROR) != 0U)
340010b2:	06ab      	lsls	r3, r5, #26
340010b4:	d512      	bpl.n	340010dc <HAL_DCMIPP_IRQHandler+0x25c>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_AXI_TRANSFER_ERROR);
340010b6:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340010b8:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_AXI_TRANSFER_ERROR);
340010ba:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
340010be:	f022 0220 	bic.w	r2, r2, #32
340010c2:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_AXI_TRANSFER;
340010c6:	68a2      	ldr	r2, [r4, #8]
340010c8:	f042 0201 	orr.w	r2, r2, #1
340010cc:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_AXI_TRANSFER_ERROR);
340010ce:	2220      	movs	r2, #32
340010d0:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
340010d4:	2304      	movs	r3, #4
340010d6:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340010d8:	f7ff fed1 	bl	34000e7e <HAL_DCMIPP_ErrorCallback>
}
340010dc:	bd70      	pop	{r4, r5, r6, pc}

340010de <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig>:
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                                                  uint8_t ModuleID, const
                                                                  DCMIPP_StatisticExtractionConfTypeDef
                                                                  *pStatisticExtractionConfig)
{
340010de:	b510      	push	{r4, lr}
  uint32_t p1stxcr_reg;

  /* Check handle validity */
  if ((hdcmipp == NULL) || (pStatisticExtractionConfig == NULL))
340010e0:	b330      	cbz	r0, 34001130 <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x52>
340010e2:	b32b      	cbz	r3, 34001130 <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x52>
  assert_param(IS_DCMIPP_STAT_EXTRACTION_MODULE(ModuleID));
  assert_param(IS_DCMIPP_STAT_EXTRACTION_BINS(pStatisticExtractionConfig->Bins));
  assert_param(IS_DCMIPP_STAT_EXTRACTION_SOURCE(pStatisticExtractionConfig->Source));
  assert_param(IS_DCMIPP_STAT_EXTRACTION_MODE(pStatisticExtractionConfig->Mode));

  if (Pipe == DCMIPP_PIPE1)
340010e4:	2901      	cmp	r1, #1
340010e6:	d123      	bne.n	34001130 <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x52>
  {
    p1stxcr_reg = (pStatisticExtractionConfig->Mode) | (pStatisticExtractionConfig->Source) | \
340010e8:	e9d3 1400 	ldrd	r1, r4, [r3]
340010ec:	689b      	ldr	r3, [r3, #8]
340010ee:	4321      	orrs	r1, r4
                  (pStatisticExtractionConfig->Bins);

    switch (ModuleID)
340010f0:	2a01      	cmp	r2, #1
    p1stxcr_reg = (pStatisticExtractionConfig->Mode) | (pStatisticExtractionConfig->Source) | \
340010f2:	ea43 0301 	orr.w	r3, r3, r1
    {
      case DCMIPP_STATEXT_MODULE1:
        MODIFY_REG(hdcmipp->Instance->P1ST1CR, DCMIPP_P1ST1CR_BINS | DCMIPP_P1ST1CR_SRC | \
340010f6:	6801      	ldr	r1, [r0, #0]
    switch (ModuleID)
340010f8:	d009      	beq.n	3400110e <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x30>
340010fa:	2a02      	cmp	r2, #2
340010fc:	d010      	beq.n	34001120 <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x42>
        MODIFY_REG(hdcmipp->Instance->P1ST2CR, DCMIPP_P1ST2CR_BINS | DCMIPP_P1ST2CR_SRC | \
                   DCMIPP_P1ST2CR_MODE, p1stxcr_reg);
        break;
      default:
        /* DCMIPP_STATEXT_MODULE3 */
        MODIFY_REG(hdcmipp->Instance->P1ST3CR, DCMIPP_P1ST3CR_BINS | DCMIPP_P1ST3CR_SRC | \
340010fe:	f8d1 2858 	ldr.w	r2, [r1, #2136]	@ 0x858
34001102:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
34001106:	4313      	orrs	r3, r2
34001108:	f8c1 3858 	str.w	r3, [r1, #2136]	@ 0x858
                   DCMIPP_P1ST3CR_MODE, p1stxcr_reg);
        break;
3400110c:	e006      	b.n	3400111c <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x3e>
        MODIFY_REG(hdcmipp->Instance->P1ST1CR, DCMIPP_P1ST1CR_BINS | DCMIPP_P1ST1CR_SRC | \
3400110e:	f8d1 2850 	ldr.w	r2, [r1, #2128]	@ 0x850
34001112:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
34001116:	4313      	orrs	r3, r2
34001118:	f8c1 3850 	str.w	r3, [r1, #2128]	@ 0x850
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
3400111c:	2000      	movs	r0, #0
}
3400111e:	bd10      	pop	{r4, pc}
        MODIFY_REG(hdcmipp->Instance->P1ST2CR, DCMIPP_P1ST2CR_BINS | DCMIPP_P1ST2CR_SRC | \
34001120:	f8d1 2854 	ldr.w	r2, [r1, #2132]	@ 0x854
34001124:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
34001128:	4313      	orrs	r3, r2
3400112a:	f8c1 3854 	str.w	r3, [r1, #2132]	@ 0x854
        break;
3400112e:	e7f5      	b.n	3400111c <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x3e>
    return HAL_ERROR;
34001130:	2001      	movs	r0, #1
34001132:	e7f4      	b.n	3400111e <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig+0x40>

34001134 <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction>:
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_EnableISPStatisticExtraction(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                                               uint8_t ModuleID)
{
  /* Check handle validity */
  if (hdcmipp == NULL)
34001134:	b1e0      	cbz	r0, 34001170 <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction+0x3c>

  /* Check parameters */
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_STAT_EXTRACTION_MODULE(ModuleID));

  if (Pipe == DCMIPP_PIPE1)
34001136:	2901      	cmp	r1, #1
34001138:	d11a      	bne.n	34001170 <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction+0x3c>
  {
    switch (ModuleID)
3400113a:	2a01      	cmp	r2, #1
    {
      case DCMIPP_STATEXT_MODULE1:
        SET_BIT(hdcmipp->Instance->P1ST1CR, DCMIPP_P1ST1CR_ENABLE);
3400113c:	6803      	ldr	r3, [r0, #0]
    switch (ModuleID)
3400113e:	d008      	beq.n	34001152 <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction+0x1e>
34001140:	2a02      	cmp	r2, #2
34001142:	d00e      	beq.n	34001162 <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction+0x2e>
      case DCMIPP_STATEXT_MODULE2:
        SET_BIT(hdcmipp->Instance->P1ST2CR, DCMIPP_P1ST2CR_ENABLE);
        break;
      default:
        /* DCMIPP_STATEXT_MODULE3 */
        SET_BIT(hdcmipp->Instance->P1ST3CR, DCMIPP_P1ST3CR_ENABLE);
34001144:	f8d3 2858 	ldr.w	r2, [r3, #2136]	@ 0x858
34001148:	f042 0201 	orr.w	r2, r2, #1
3400114c:	f8c3 2858 	str.w	r2, [r3, #2136]	@ 0x858
        break;
34001150:	e005      	b.n	3400115e <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction+0x2a>
        SET_BIT(hdcmipp->Instance->P1ST1CR, DCMIPP_P1ST1CR_ENABLE);
34001152:	f8d3 2850 	ldr.w	r2, [r3, #2128]	@ 0x850
34001156:	f042 0201 	orr.w	r2, r2, #1
3400115a:	f8c3 2850 	str.w	r2, [r3, #2128]	@ 0x850
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
3400115e:	2000      	movs	r0, #0
34001160:	4770      	bx	lr
        SET_BIT(hdcmipp->Instance->P1ST2CR, DCMIPP_P1ST2CR_ENABLE);
34001162:	f8d3 2854 	ldr.w	r2, [r3, #2132]	@ 0x854
34001166:	f042 0201 	orr.w	r2, r2, #1
3400116a:	f8c3 2854 	str.w	r2, [r3, #2132]	@ 0x854
        break;
3400116e:	e7f6      	b.n	3400115e <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction+0x2a>
    return HAL_ERROR;
34001170:	2001      	movs	r0, #1
}
34001172:	4770      	bx	lr

34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>:
HAL_StatusTypeDef HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(const DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                                                     uint8_t ModuleID, uint32_t *pCounter)
{

  /* Check handle validity */
  if ((hdcmipp == NULL) || (pCounter == NULL))
34001174:	b1c8      	cbz	r0, 340011aa <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x36>
34001176:	b1c3      	cbz	r3, 340011aa <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x36>

  /* Check parameters */
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_STAT_EXTRACTION_MODULE(ModuleID));

  if (Pipe == DCMIPP_PIPE1)
34001178:	2901      	cmp	r1, #1
3400117a:	d116      	bne.n	340011aa <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x36>
  {
    switch (ModuleID)
3400117c:	2a02      	cmp	r2, #2
3400117e:	d00c      	beq.n	3400119a <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x26>
34001180:	2a03      	cmp	r2, #3
34001182:	d00e      	beq.n	340011a2 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x2e>
34001184:	2a01      	cmp	r2, #1
34001186:	d001      	beq.n	3400118c <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x18>
{
34001188:	2000      	movs	r0, #0
3400118a:	4770      	bx	lr
    {
      case DCMIPP_STATEXT_MODULE1:
        *pCounter = (READ_REG(hdcmipp->Instance->P1ST1SR & DCMIPP_P1ST1SR_ACCU));
3400118c:	6802      	ldr	r2, [r0, #0]
3400118e:	f8d2 2864 	ldr.w	r2, [r2, #2148]	@ 0x864
        break;
      case DCMIPP_STATEXT_MODULE2:
        *pCounter = (READ_REG(hdcmipp->Instance->P1ST2SR & DCMIPP_P1ST2SR_ACCU));
34001192:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
34001196:	601a      	str	r2, [r3, #0]
        break;
34001198:	e7f6      	b.n	34001188 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x14>
        *pCounter = (READ_REG(hdcmipp->Instance->P1ST2SR & DCMIPP_P1ST2SR_ACCU));
3400119a:	6802      	ldr	r2, [r0, #0]
3400119c:	f8d2 2868 	ldr.w	r2, [r2, #2152]	@ 0x868
340011a0:	e7f7      	b.n	34001192 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x1e>
      case DCMIPP_STATEXT_MODULE3:
        *pCounter = (READ_REG(hdcmipp->Instance->P1ST3SR & DCMIPP_P1ST3SR_ACCU));
340011a2:	6802      	ldr	r2, [r0, #0]
340011a4:	f8d2 286c 	ldr.w	r2, [r2, #2156]	@ 0x86c
340011a8:	e7f3      	b.n	34001192 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter+0x1e>
    return HAL_ERROR;
340011aa:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
340011ac:	4770      	bx	lr
	...

340011b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
340011b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
340011b4:	2200      	movs	r2, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
340011b6:	f04f 0a0f 	mov.w	sl, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
340011ba:	4c73      	ldr	r4, [pc, #460]	@ (34001388 <HAL_GPIO_Init+0x1d8>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
340011bc:	680b      	ldr	r3, [r1, #0]
340011be:	fa33 f502 	lsrs.w	r5, r3, r2
340011c2:	d101      	bne.n	340011c8 <HAL_GPIO_Init+0x18>
      }
    }

    position++;
  }
}
340011c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
340011c8:	2501      	movs	r5, #1
340011ca:	fa05 f902 	lsl.w	r9, r5, r2
    if (iocurrent != 0x00u)
340011ce:	ea19 0303 	ands.w	r3, r9, r3
340011d2:	f000 80c1 	beq.w	34001358 <HAL_GPIO_Init+0x1a8>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
340011d6:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
340011d8:	684e      	ldr	r6, [r1, #4]
340011da:	ea4f 0842 	mov.w	r8, r2, lsl #1
340011de:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
340011e2:	fa07 fe08 	lsl.w	lr, r7, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
340011e6:	1e6f      	subs	r7, r5, #1
340011e8:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
340011ea:	ea6f 0e0e 	mvn.w	lr, lr
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
340011ee:	f8d1 c008 	ldr.w	ip, [r1, #8]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
340011f2:	d831      	bhi.n	34001258 <HAL_GPIO_Init+0xa8>
        temp = GPIOx->OSPEEDR;
340011f4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
340011f6:	ea07 0b0e 	and.w	fp, r7, lr
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
340011fa:	68cf      	ldr	r7, [r1, #12]
340011fc:	fa07 f708 	lsl.w	r7, r7, r8
34001200:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
34001204:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
34001206:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
34001208:	ea27 0909 	bic.w	r9, r7, r9
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
3400120c:	f3c6 1700 	ubfx	r7, r6, #4, #1
34001210:	4097      	lsls	r7, r2
34001212:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
34001216:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
34001218:	68c7      	ldr	r7, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
3400121a:	fa0c fc08 	lsl.w	ip, ip, r8
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
3400121e:	ea07 070e 	and.w	r7, r7, lr
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
34001222:	ea4c 0707 	orr.w	r7, ip, r7
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
34001226:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
34001228:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
3400122a:	d11a      	bne.n	34001262 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3u];
3400122c:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
34001230:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34001234:	f002 0907 	and.w	r9, r2, #7
        temp = GPIOx->AFR[position >> 3u];
34001238:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
3400123c:	ea4f 0989 	mov.w	r9, r9, lsl #2
34001240:	fa0a fb09 	lsl.w	fp, sl, r9
34001244:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34001248:	690f      	ldr	r7, [r1, #16]
3400124a:	fa07 f709 	lsl.w	r7, r7, r9
3400124e:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
34001252:	f8cc 7020 	str.w	r7, [ip, #32]
34001256:	e004      	b.n	34001262 <HAL_GPIO_Init+0xb2>
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34001258:	2d03      	cmp	r5, #3
3400125a:	d1dd      	bne.n	34001218 <HAL_GPIO_Init+0x68>
3400125c:	f1bc 0f01 	cmp.w	ip, #1
34001260:	d1da      	bne.n	34001218 <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
34001262:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
34001264:	fa05 f508 	lsl.w	r5, r5, r8
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
34001268:	ea07 070e 	and.w	r7, r7, lr
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
3400126c:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
3400126e:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
34001272:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
34001274:	d070      	beq.n	34001358 <HAL_GPIO_Init+0x1a8>
        temp = EXTI->EXTICR[position >> 2u];
34001276:	f022 0703 	bic.w	r7, r2, #3
3400127a:	f107 47ac 	add.w	r7, r7, #1442840576	@ 0x56000000
3400127e:	f507 3714 	add.w	r7, r7, #151552	@ 0x25000
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34001282:	f002 0c03 	and.w	ip, r2, #3
        temp = EXTI->EXTICR[position >> 2u];
34001286:	6e3d      	ldr	r5, [r7, #96]	@ 0x60
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34001288:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
3400128c:	fa0a fe0c 	lsl.w	lr, sl, ip
34001290:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34001294:	4d3d      	ldr	r5, [pc, #244]	@ (3400138c <HAL_GPIO_Init+0x1dc>)
34001296:	42a8      	cmp	r0, r5
34001298:	d060      	beq.n	3400135c <HAL_GPIO_Init+0x1ac>
3400129a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
3400129e:	42a8      	cmp	r0, r5
340012a0:	d05e      	beq.n	34001360 <HAL_GPIO_Init+0x1b0>
340012a2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012a6:	42a8      	cmp	r0, r5
340012a8:	d05c      	beq.n	34001364 <HAL_GPIO_Init+0x1b4>
340012aa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012ae:	42a8      	cmp	r0, r5
340012b0:	d05a      	beq.n	34001368 <HAL_GPIO_Init+0x1b8>
340012b2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012b6:	42a8      	cmp	r0, r5
340012b8:	d058      	beq.n	3400136c <HAL_GPIO_Init+0x1bc>
340012ba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012be:	42a8      	cmp	r0, r5
340012c0:	d056      	beq.n	34001370 <HAL_GPIO_Init+0x1c0>
340012c2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012c6:	42a8      	cmp	r0, r5
340012c8:	d054      	beq.n	34001374 <HAL_GPIO_Init+0x1c4>
340012ca:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012ce:	42a8      	cmp	r0, r5
340012d0:	d052      	beq.n	34001378 <HAL_GPIO_Init+0x1c8>
340012d2:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
340012d6:	42a8      	cmp	r0, r5
340012d8:	d050      	beq.n	3400137c <HAL_GPIO_Init+0x1cc>
340012da:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012de:	42a8      	cmp	r0, r5
340012e0:	d04e      	beq.n	34001380 <HAL_GPIO_Init+0x1d0>
340012e2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012e6:	42a8      	cmp	r0, r5
340012e8:	d04c      	beq.n	34001384 <HAL_GPIO_Init+0x1d4>
340012ea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
340012ee:	42a8      	cmp	r0, r5
340012f0:	bf14      	ite	ne
340012f2:	2510      	movne	r5, #16
340012f4:	250b      	moveq	r5, #11
340012f6:	fa05 f50c 	lsl.w	r5, r5, ip
340012fa:	ea45 050e 	orr.w	r5, r5, lr
        EXTI->EXTICR[position >> 2u] = temp;
340012fe:	663d      	str	r5, [r7, #96]	@ 0x60
        temp = EXTI->IMR1;
34001300:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
34001304:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
34001308:	ea25 0703 	bic.w	r7, r5, r3
3400130c:	ea45 0503 	orr.w	r5, r5, r3
34001310:	bf08      	it	eq
34001312:	463d      	moveq	r5, r7
        EXTI->IMR1 = temp;
34001314:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
        temp = EXTI->EMR1;
34001318:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
3400131c:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
34001320:	ea25 0703 	bic.w	r7, r5, r3
34001324:	ea45 0503 	orr.w	r5, r5, r3
34001328:	bf08      	it	eq
3400132a:	463d      	moveq	r5, r7
        EXTI->EMR1 = temp;
3400132c:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI->RTSR1;
34001330:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
34001332:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
34001336:	ea25 0703 	bic.w	r7, r5, r3
3400133a:	ea45 0503 	orr.w	r5, r5, r3
3400133e:	bf08      	it	eq
34001340:	463d      	moveq	r5, r7
        EXTI->RTSR1 = temp;
34001342:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
34001344:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
34001346:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
3400134a:	ea25 0703 	bic.w	r7, r5, r3
3400134e:	ea43 0305 	orr.w	r3, r3, r5
34001352:	bf08      	it	eq
34001354:	463b      	moveq	r3, r7
        EXTI->FTSR1 = temp;
34001356:	6063      	str	r3, [r4, #4]
    position++;
34001358:	3201      	adds	r2, #1
3400135a:	e72f      	b.n	340011bc <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
3400135c:	2500      	movs	r5, #0
3400135e:	e7ca      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001360:	2501      	movs	r5, #1
34001362:	e7c8      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001364:	2502      	movs	r5, #2
34001366:	e7c6      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001368:	2503      	movs	r5, #3
3400136a:	e7c4      	b.n	340012f6 <HAL_GPIO_Init+0x146>
3400136c:	2504      	movs	r5, #4
3400136e:	e7c2      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001370:	2505      	movs	r5, #5
34001372:	e7c0      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001374:	2506      	movs	r5, #6
34001376:	e7be      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001378:	2507      	movs	r5, #7
3400137a:	e7bc      	b.n	340012f6 <HAL_GPIO_Init+0x146>
3400137c:	2508      	movs	r5, #8
3400137e:	e7ba      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001380:	2509      	movs	r5, #9
34001382:	e7b8      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001384:	250a      	movs	r5, #10
34001386:	e7b6      	b.n	340012f6 <HAL_GPIO_Init+0x146>
34001388:	56025000 	.word	0x56025000
3400138c:	56020000 	.word	0x56020000

34001390 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
34001390:	b10a      	cbz	r2, 34001396 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
34001392:	6181      	str	r1, [r0, #24]
34001394:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
34001396:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
34001398:	4770      	bx	lr

3400139a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
3400139a:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
3400139c:	ea01 0203 	and.w	r2, r1, r3
340013a0:	ea21 0103 	bic.w	r1, r1, r3
340013a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
340013a8:	6181      	str	r1, [r0, #24]
}
340013aa:	4770      	bx	lr

340013ac <HAL_PWREx_ConfigVddIORange>:
{
  /* Check the parameters */
  assert_param(IS_PWR_VDDIO(VddIOPort));
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));

  switch (VddIOPort)
340013ac:	2804      	cmp	r0, #4
340013ae:	d829      	bhi.n	34001404 <HAL_PWREx_ConfigVddIORange+0x58>
340013b0:	e8df f000 	tbb	[pc, r0]
340013b4:	19120b03 	.word	0x19120b03
340013b8:	21          	.byte	0x21
340013b9:	00          	.byte	0x00
  {
    case PWR_VDDIO:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIOVRSEL, VoltageRange << PWR_SVMCR3_VDDIOVRSEL_Pos);
340013ba:	4a13      	ldr	r2, [pc, #76]	@ (34001408 <HAL_PWREx_ConfigVddIORange+0x5c>)
340013bc:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
340013be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
340013c2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      break;

    case PWR_VDDIO2:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
340013c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
340013c8:	4770      	bx	lr
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
340013ca:	4a0f      	ldr	r2, [pc, #60]	@ (34001408 <HAL_PWREx_ConfigVddIORange+0x5c>)
340013cc:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
340013ce:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
340013d2:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
340013d6:	e7f6      	b.n	340013c6 <HAL_PWREx_ConfigVddIORange+0x1a>

    case PWR_VDDIO3:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
340013d8:	4a0b      	ldr	r2, [pc, #44]	@ (34001408 <HAL_PWREx_ConfigVddIORange+0x5c>)
340013da:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
340013dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
340013e0:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
340013e4:	e7ef      	b.n	340013c6 <HAL_PWREx_ConfigVddIORange+0x1a>
      break;

    case PWR_VDDIO4:
      MODIFY_REG(PWR->SVMCR1, PWR_SVMCR1_VDDIO4VRSEL, VoltageRange << PWR_SVMCR1_VDDIO4VRSEL_Pos);
340013e6:	4a08      	ldr	r2, [pc, #32]	@ (34001408 <HAL_PWREx_ConfigVddIORange+0x5c>)
340013e8:	6b53      	ldr	r3, [r2, #52]	@ 0x34
340013ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
340013ee:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
340013f2:	6353      	str	r3, [r2, #52]	@ 0x34
      break;
340013f4:	4770      	bx	lr

    case PWR_VDDIO5:
      MODIFY_REG(PWR->SVMCR2, PWR_SVMCR2_VDDIO5VRSEL, VoltageRange << PWR_SVMCR2_VDDIO5VRSEL_Pos);
340013f6:	4a04      	ldr	r2, [pc, #16]	@ (34001408 <HAL_PWREx_ConfigVddIORange+0x5c>)
340013f8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
340013fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
340013fe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
34001402:	6393      	str	r3, [r2, #56]	@ 0x38
      break;

    default:
      break;
  }
}
34001404:	4770      	bx	lr
34001406:	bf00      	nop
34001408:	56024800 	.word	0x56024800

3400140c <HAL_PWREx_EnableVddIO2>:
  * @note   Setting this bit is mandatory to use PO[5:0] and PP[15:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO2SV);
3400140c:	4a02      	ldr	r2, [pc, #8]	@ (34001418 <HAL_PWREx_EnableVddIO2+0xc>)
3400140e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
34001410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34001414:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34001416:	4770      	bx	lr
34001418:	56024800 	.word	0x56024800

3400141c <HAL_PWREx_EnableVddIO3>:
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
3400141c:	4a02      	ldr	r2, [pc, #8]	@ (34001428 <HAL_PWREx_EnableVddIO3+0xc>)
3400141e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
34001420:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34001424:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34001426:	4770      	bx	lr
34001428:	56024800 	.word	0x56024800

3400142c <HAL_PWREx_EnableVddIO4>:
  * @note   Setting this bit is mandatory to use PB[9,8], PC[12:6], and PD[2] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO4(void)
{
  SET_BIT(PWR->SVMCR1, PWR_SVMCR1_VDDIO4SV);
3400142c:	4a02      	ldr	r2, [pc, #8]	@ (34001438 <HAL_PWREx_EnableVddIO4+0xc>)
3400142e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
34001430:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34001434:	6353      	str	r3, [r2, #52]	@ 0x34
}
34001436:	4770      	bx	lr
34001438:	56024800 	.word	0x56024800

3400143c <EpochBlock_EpochControllerUnit>:
  {
    return ((eb->flags & EpochBlock_Flags_internal) != 0);
  }

  static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
  {
3400143c:	b508      	push	{r3, lr}
    LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
3400143e:	8a03      	ldrh	r3, [r0, #16]
34001440:	075b      	lsls	r3, r3, #29
34001442:	d406      	bmi.n	34001452 <EpochBlock_EpochControllerUnit+0x16>
34001444:	f240 11d5 	movw	r1, #469	@ 0x1d5
34001448:	4b03      	ldr	r3, [pc, #12]	@ (34001458 <EpochBlock_EpochControllerUnit+0x1c>)
3400144a:	4a04      	ldr	r2, [pc, #16]	@ (3400145c <EpochBlock_EpochControllerUnit+0x20>)
3400144c:	4804      	ldr	r0, [pc, #16]	@ (34001460 <EpochBlock_EpochControllerUnit+0x24>)
3400144e:	f000 fbd5 	bl	34001bfc <__assert_func>
    return eb->wait_mask;
  }
34001452:	68c0      	ldr	r0, [r0, #12]
34001454:	bd08      	pop	{r3, pc}
34001456:	bf00      	nop
34001458:	34002cf2 	.word	0x34002cf2
3400145c:	34003185 	.word	0x34003185
34001460:	34002d0d 	.word	0x34002d0d

34001464 <dump_dma_state>:
#error current ATON runtime supports only up to 32 epoch controllers!
#endif // (ATON_EPOCHCTRL_NUM > 32)

#endif // `ATON_INT_NR` and `ATON_STRENG_NUM` are defined

LL_ATON_WEAK void dump_dma_state(void){};
34001464:	4770      	bx	lr
	...

34001468 <__LL_ATON_RT_IrqErr>:
#if (ATON_INT_NR > 32)
static void __LL_ATON_RT_IrqErr(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static void __LL_ATON_RT_IrqErr(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
34001468:	b538      	push	{r3, r4, r5, lr}
  extern void dump_dma_state(void);
  int32_t i;

  if (!irqs)
3400146a:	4604      	mov	r4, r0
3400146c:	2800      	cmp	r0, #0
3400146e:	d05b      	beq.n	34001528 <__LL_ATON_RT_IrqErr+0xc0>
    return;

#ifdef ATON_STRENG_NUM
  /* Streaming Engine Error interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
34001470:	4b2e      	ldr	r3, [pc, #184]	@ (3400152c <__LL_ATON_RT_IrqErr+0xc4>)
34001472:	4003      	ands	r3, r0
34001474:	d007      	beq.n	34001486 <__LL_ATON_RT_IrqErr+0x1e>

    masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));

    // assumes that stream engine interrupts are assigned in the order of their engine number and to consecutive bits
    // within the `INTREG` register
    uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
34001476:	4259      	negs	r1, r3
34001478:	4019      	ands	r1, r3
    streaming_engine_nr -= ATON_STRENG_INT(0);

#ifndef NDEBUG
    uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
3400147a:	4b2d      	ldr	r3, [pc, #180]	@ (34001530 <__LL_ATON_RT_IrqErr+0xc8>)
3400147c:	030a      	lsls	r2, r1, #12
3400147e:	58d2      	ldr	r2, [r2, r3]
    LL_ATON_PRINTF("Streaming engine #%" PRIu32 " error interrupt: 0x%" PRIx32 "\n", streaming_engine_nr, streng_err);
34001480:	482c      	ldr	r0, [pc, #176]	@ (34001534 <__LL_ATON_RT_IrqErr+0xcc>)
34001482:	f000 fe07 	bl	34002094 <iprintf>
#endif // NDEBUG
  }
  /* Streaming Engine interrupts */
  if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
34001486:	f3c4 0309 	ubfx	r3, r4, #0, #10
3400148a:	b113      	cbz	r3, 34001492 <__LL_ATON_RT_IrqErr+0x2a>
  {
    LL_ATON_PRINTF("Streaming engine completion interrupt\n");
3400148c:	482a      	ldr	r0, [pc, #168]	@ (34001538 <__LL_ATON_RT_IrqErr+0xd0>)
3400148e:	f000 fe69 	bl	34002164 <puts>
  }
#endif // ATON_STRENG_NUM

#ifdef ATON_CONVACC_NUM
  /* Convolutional accelerators interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
34001492:	f414 0f70 	tst.w	r4, #15728640	@ 0xf00000
34001496:	d002      	beq.n	3400149e <__LL_ATON_RT_IrqErr+0x36>
  {
    LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
34001498:	4828      	ldr	r0, [pc, #160]	@ (3400153c <__LL_ATON_RT_IrqErr+0xd4>)
3400149a:	f000 fe63 	bl	34002164 <puts>
  }
#endif // ATON_CONVACC_NUM

#if defined(ATON_RECBUF_NUM)
  /* Reconfigurable buffer interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
3400149e:	01e5      	lsls	r5, r4, #7
340014a0:	d502      	bpl.n	340014a8 <__LL_ATON_RT_IrqErr+0x40>
  {
    LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
340014a2:	4827      	ldr	r0, [pc, #156]	@ (34001540 <__LL_ATON_RT_IrqErr+0xd8>)
340014a4:	f000 fe5e 	bl	34002164 <puts>
  }
#endif // ATON_RECBUF_NUM

#ifdef ATON_BUSIF_NUM
  /* Bus interface interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
340014a8:	f014 6fc0 	tst.w	r4, #100663296	@ 0x6000000
340014ac:	d00e      	beq.n	340014cc <__LL_ATON_RT_IrqErr+0x64>
  {
    LL_ATON_PRINTF("Bus interface interrupt\n");
340014ae:	4825      	ldr	r0, [pc, #148]	@ (34001544 <__LL_ATON_RT_IrqErr+0xdc>)
340014b0:	f000 fe58 	bl	34002164 <puts>

    /* Report offending stream engine */
    for (i = 0; i < ATON_BUSIF_NUM; i++)
      LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
340014b4:	4b24      	ldr	r3, [pc, #144]	@ (34001548 <__LL_ATON_RT_IrqErr+0xe0>)
340014b6:	2100      	movs	r1, #0
340014b8:	691a      	ldr	r2, [r3, #16]
340014ba:	4824      	ldr	r0, [pc, #144]	@ (3400154c <__LL_ATON_RT_IrqErr+0xe4>)
340014bc:	f000 fdea 	bl	34002094 <iprintf>
340014c0:	4b23      	ldr	r3, [pc, #140]	@ (34001550 <__LL_ATON_RT_IrqErr+0xe8>)
340014c2:	2101      	movs	r1, #1
340014c4:	691a      	ldr	r2, [r3, #16]
340014c6:	4821      	ldr	r0, [pc, #132]	@ (3400154c <__LL_ATON_RT_IrqErr+0xe4>)
340014c8:	f000 fde4 	bl	34002094 <iprintf>
  }
#endif // ATON_BUSIF_NUM

#if defined(ATON_STRSWITCH_NUM)
  /* Stream switch interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
340014cc:	0120      	lsls	r0, r4, #4
340014ce:	d502      	bpl.n	340014d6 <__LL_ATON_RT_IrqErr+0x6e>
  {
    LL_ATON_PRINTF("Stream switch interrupt\n");
340014d0:	4820      	ldr	r0, [pc, #128]	@ (34001554 <__LL_ATON_RT_IrqErr+0xec>)
340014d2:	f000 fe47 	bl	34002164 <puts>
  }
#endif // ATON_STRSWITCH_NUM

#if defined(ATON_EPOCHCTRL_NUM)
  /* Epoch Controller interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
340014d6:	0061      	lsls	r1, r4, #1
340014d8:	d50c      	bpl.n	340014f4 <__LL_ATON_RT_IrqErr+0x8c>
  {
    LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_IRQ_GET(0));
340014da:	4d1f      	ldr	r5, [pc, #124]	@ (34001558 <__LL_ATON_RT_IrqErr+0xf0>)
340014dc:	481f      	ldr	r0, [pc, #124]	@ (3400155c <__LL_ATON_RT_IrqErr+0xf4>)
340014de:	68e9      	ldr	r1, [r5, #12]
340014e0:	f000 fdd8 	bl	34002094 <iprintf>
    LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
340014e4:	6a29      	ldr	r1, [r5, #32]
340014e6:	481e      	ldr	r0, [pc, #120]	@ (34001560 <__LL_ATON_RT_IrqErr+0xf8>)
340014e8:	f000 fdd4 	bl	34002094 <iprintf>
    LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
340014ec:	69e9      	ldr	r1, [r5, #28]
340014ee:	481d      	ldr	r0, [pc, #116]	@ (34001564 <__LL_ATON_RT_IrqErr+0xfc>)
340014f0:	f000 fdd0 	bl	34002094 <iprintf>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
340014f4:	00a2      	lsls	r2, r4, #2
340014f6:	d502      	bpl.n	340014fe <__LL_ATON_RT_IrqErr+0x96>
  {
    LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
340014f8:	481b      	ldr	r0, [pc, #108]	@ (34001568 <__LL_ATON_RT_IrqErr+0x100>)
340014fa:	f000 fe33 	bl	34002164 <puts>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
340014fe:	00e3      	lsls	r3, r4, #3
34001500:	d502      	bpl.n	34001508 <__LL_ATON_RT_IrqErr+0xa0>
  {
    LL_ATON_PRINTF("Epoch Controller interrupt\n");
34001502:	481a      	ldr	r0, [pc, #104]	@ (3400156c <__LL_ATON_RT_IrqErr+0x104>)
34001504:	f000 fe2e 	bl	34002164 <puts>
  }
#endif // ATON_EPOCHCTRL_NUM

  /* default error handling */
  dump_dma_state();
34001508:	f7ff ffac 	bl	34001464 <dump_dma_state>
  IRQ_ERR_MSG(); // just for debug
3400150c:	4622      	mov	r2, r4
3400150e:	2300      	movs	r3, #0
34001510:	f240 3153 	movw	r1, #851	@ 0x353
34001514:	4816      	ldr	r0, [pc, #88]	@ (34001570 <__LL_ATON_RT_IrqErr+0x108>)
34001516:	f000 fdbd 	bl	34002094 <iprintf>
#if (ATON_PLAT_HAS_FFLUSH)
  LL_ATON_FFLUSH(stdout);
#endif
  LL_ATON_ASSERT(false); // may never happen
3400151a:	f240 3157 	movw	r1, #855	@ 0x357
3400151e:	4b15      	ldr	r3, [pc, #84]	@ (34001574 <__LL_ATON_RT_IrqErr+0x10c>)
34001520:	4a15      	ldr	r2, [pc, #84]	@ (34001578 <__LL_ATON_RT_IrqErr+0x110>)
34001522:	4816      	ldr	r0, [pc, #88]	@ (3400157c <__LL_ATON_RT_IrqErr+0x114>)
34001524:	f000 fb6a 	bl	34001bfc <__assert_func>
  // All of the above not handled interrupts should be changed in a way that allows both a return from
  // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e.g. by using an
  // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, and returning with a
  // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, from the latest
  // call to `LL_ATON_RT_RunEpochBlock()`
}
34001528:	bd38      	pop	{r3, r4, r5, pc}
3400152a:	bf00      	nop
3400152c:	000ffc00 	.word	0x000ffc00
34001530:	580e503c 	.word	0x580e503c
34001534:	34002e19 	.word	0x34002e19
34001538:	34002e47 	.word	0x34002e47
3400153c:	34002e6d 	.word	0x34002e6d
34001540:	34002e91 	.word	0x34002e91
34001544:	34002eb1 	.word	0x34002eb1
34001548:	580e2000 	.word	0x580e2000
3400154c:	34002ec9 	.word	0x34002ec9
34001550:	580e3000 	.word	0x580e3000
34001554:	34002ede 	.word	0x34002ede
34001558:	580fe000 	.word	0x580fe000
3400155c:	34002ef6 	.word	0x34002ef6
34001560:	34002f2a 	.word	0x34002f2a
34001564:	34002f54 	.word	0x34002f54
34001568:	34002f75 	.word	0x34002f75
3400156c:	34002f96 	.word	0x34002f96
34001570:	34002fb1 	.word	0x34002fb1
34001574:	34002fd8 	.word	0x34002fd8
34001578:	34003161 	.word	0x34003161
3400157c:	34002d4e 	.word	0x34002d4e

34001580 <NPU0_IRQHandler>:
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

/* ATON ISR
 * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
void ATON_STD_IRQHandler(void)
{
34001580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (ATON_INT_NR > 32)
  uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
  uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
  uint64_t irqs = irqs_l | (irqs_h << 32);
#else  //(ATON_INT_NR <= 32)
  uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
34001582:	4b38      	ldr	r3, [pc, #224]	@ (34001664 <NPU0_IRQHandler+0xe4>)
#endif //(ATON_INT_NR <= 32)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  if (__ll_current_aton_ip_owner != NULL)
34001584:	4c38      	ldr	r4, [pc, #224]	@ (34001668 <NPU0_IRQHandler+0xe8>)
  uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
34001586:	689d      	ldr	r5, [r3, #8]
  if (__ll_current_aton_ip_owner != NULL)
34001588:	6823      	ldr	r3, [r4, #0]
3400158a:	b343      	cbz	r3, 340015de <NPU0_IRQHandler+0x5e>
  {
    LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
3400158c:	6823      	ldr	r3, [r4, #0]
3400158e:	685b      	ldr	r3, [r3, #4]
34001590:	b933      	cbnz	r3, 340015a0 <NPU0_IRQHandler+0x20>
34001592:	f240 31ba 	movw	r1, #954	@ 0x3ba
34001596:	4b35      	ldr	r3, [pc, #212]	@ (3400166c <NPU0_IRQHandler+0xec>)
34001598:	4a35      	ldr	r2, [pc, #212]	@ (34001670 <NPU0_IRQHandler+0xf0>)
    }
    else // epoch blob handling based on epoch controller
    {
#if defined(ATON_EPOCHCTRL_NUM)
      uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
      LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400159a:	4836      	ldr	r0, [pc, #216]	@ (34001674 <NPU0_IRQHandler+0xf4>)
3400159c:	f000 fb2e 	bl	34001bfc <__assert_func>
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
340015a0:	6823      	ldr	r3, [r4, #0]
                                    .current_epoch_block)) // standard epoch block handling based on streaming engines
340015a2:	685b      	ldr	r3, [r3, #4]
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
340015a4:	8a1b      	ldrh	r3, [r3, #16]
340015a6:	075b      	lsls	r3, r3, #29
340015a8:	d40c      	bmi.n	340015c4 <NPU0_IRQHandler+0x44>
      __LL_ATON_RT_IrqErr(
340015aa:	f425 707f 	bic.w	r0, r5, #1020	@ 0x3fc
340015ae:	f020 0003 	bic.w	r0, r0, #3
#endif                                      // !ATON_EPOCHCTRL_NUM
    }
  }
  else // `__ll_current_aton_ip_owner == NULL`
  {
    __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
340015b2:	f7ff ff59 	bl	34001468 <__LL_ATON_RT_IrqErr>
#else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
  __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
340015b6:	6823      	ldr	r3, [r4, #0]
340015b8:	b99b      	cbnz	r3, 340015e2 <NPU0_IRQHandler+0x62>
340015ba:	f240 31db 	movw	r1, #987	@ 0x3db
340015be:	4b2e      	ldr	r3, [pc, #184]	@ (34001678 <NPU0_IRQHandler+0xf8>)
340015c0:	4a2b      	ldr	r2, [pc, #172]	@ (34001670 <NPU0_IRQHandler+0xf0>)
340015c2:	e7ea      	b.n	3400159a <NPU0_IRQHandler+0x1a>
      uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
340015c4:	6823      	ldr	r3, [r4, #0]
340015c6:	6858      	ldr	r0, [r3, #4]
340015c8:	f7ff ff38 	bl	3400143c <EpochBlock_EpochControllerUnit>
      LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
340015cc:	b120      	cbz	r0, 340015d8 <NPU0_IRQHandler+0x58>
340015ce:	f240 31c7 	movw	r1, #967	@ 0x3c7
340015d2:	4b2a      	ldr	r3, [pc, #168]	@ (3400167c <NPU0_IRQHandler+0xfc>)
340015d4:	4a26      	ldr	r2, [pc, #152]	@ (34001670 <NPU0_IRQHandler+0xf0>)
340015d6:	e7e0      	b.n	3400159a <NPU0_IRQHandler+0x1a>
      __LL_ATON_RT_IrqErr(
340015d8:	f025 5080 	bic.w	r0, r5, #268435456	@ 0x10000000
340015dc:	e7e9      	b.n	340015b2 <NPU0_IRQHandler+0x32>
    __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
340015de:	4628      	mov	r0, r5
340015e0:	e7e7      	b.n	340015b2 <NPU0_IRQHandler+0x32>

  if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
340015e2:	6823      	ldr	r3, [r4, #0]
340015e4:	685b      	ldr	r3, [r3, #4]
340015e6:	8a1b      	ldrh	r3, [r3, #16]
340015e8:	f013 0304 	ands.w	r3, r3, #4
340015ec:	d123      	bne.n	34001636 <NPU0_IRQHandler+0xb6>
      __ll_current_aton_ip_owner->exec_state.current_epoch_block
340015ee:	6822      	ldr	r2, [r4, #0]
340015f0:	6852      	ldr	r2, [r2, #4]
  wait_irqs =
340015f2:	68d2      	ldr	r2, [r2, #12]
  if (wait_irqs)
340015f4:	402a      	ands	r2, r5
340015f6:	d017      	beq.n	34001628 <NPU0_IRQHandler+0xa8>
        _tmp_triggered_events |= (1 << i);
340015f8:	f04f 0c01 	mov.w	ip, #1
340015fc:	200a      	movs	r0, #10
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
340015fe:	6821      	ldr	r1, [r4, #0]
        uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
34001600:	4e1f      	ldr	r6, [pc, #124]	@ (34001680 <NPU0_IRQHandler+0x100>)
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
34001602:	69c9      	ldr	r1, [r1, #28]
      if ((wait_irqs >> i) & 1)
34001604:	fa22 f703 	lsr.w	r7, r2, r3
34001608:	07ff      	lsls	r7, r7, #31
3400160a:	d507      	bpl.n	3400161c <NPU0_IRQHandler+0x9c>
        uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
3400160c:	031f      	lsls	r7, r3, #12
3400160e:	f857 e006 	ldr.w	lr, [r7, r6]
        ATON_STRENG_IRQ_SET(
34001612:	f847 e006 	str.w	lr, [r7, r6]
        _tmp_triggered_events |= (1 << i);
34001616:	fa0c f703 	lsl.w	r7, ip, r3
3400161a:	4339      	orrs	r1, r7
    for (i = 0; i < ATON_STRENG_NUM; i++)
3400161c:	3801      	subs	r0, #1
3400161e:	f103 0301 	add.w	r3, r3, #1
34001622:	d1ef      	bne.n	34001604 <NPU0_IRQHandler+0x84>
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
34001624:	6823      	ldr	r3, [r4, #0]
34001626:	61d9      	str	r1, [r3, #28]
  __ASM volatile ("dsb 0xF":::"memory");
34001628:	f3bf 8f4f 	dsb	sy
   */
#if (ATON_INT_NR > 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs_l);
  ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
#else  //(ATON_INT_NR <= 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs);
3400162c:	4b0d      	ldr	r3, [pc, #52]	@ (34001664 <NPU0_IRQHandler+0xe4>)
3400162e:	611d      	str	r5, [r3, #16]
34001630:	f3bf 8f4f 	dsb	sy
  LL_ATON_OSAL_SIGNAL_EVENT();

#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  return;
}
34001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
34001636:	6823      	ldr	r3, [r4, #0]
34001638:	6858      	ldr	r0, [r3, #4]
3400163a:	f7ff feff 	bl	3400143c <EpochBlock_EpochControllerUnit>
  LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400163e:	b120      	cbz	r0, 3400164a <NPU0_IRQHandler+0xca>
34001640:	f240 319a 	movw	r1, #922	@ 0x39a
34001644:	4b0d      	ldr	r3, [pc, #52]	@ (3400167c <NPU0_IRQHandler+0xfc>)
34001646:	4a0f      	ldr	r2, [pc, #60]	@ (34001684 <NPU0_IRQHandler+0x104>)
34001648:	e7a7      	b.n	3400159a <NPU0_IRQHandler+0x1a>
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
3400164a:	00eb      	lsls	r3, r5, #3
3400164c:	d5ec      	bpl.n	34001628 <NPU0_IRQHandler+0xa8>
    uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
3400164e:	4b0e      	ldr	r3, [pc, #56]	@ (34001688 <NPU0_IRQHandler+0x108>)
34001650:	68da      	ldr	r2, [r3, #12]
    ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
34001652:	60da      	str	r2, [r3, #12]
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
34001654:	6823      	ldr	r3, [r4, #0]
34001656:	69db      	ldr	r3, [r3, #28]
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
34001658:	6822      	ldr	r2, [r4, #0]
    _tmp_triggered_events |= (1 << ecId);
3400165a:	f043 0301 	orr.w	r3, r3, #1
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3400165e:	61d3      	str	r3, [r2, #28]
34001660:	e7e2      	b.n	34001628 <NPU0_IRQHandler+0xa8>
34001662:	bf00      	nop
34001664:	580e1000 	.word	0x580e1000
34001668:	340032d8 	.word	0x340032d8
3400166c:	34002fda 	.word	0x34002fda
34001670:	34003175 	.word	0x34003175
34001674:	34002d4e 	.word	0x34002d4e
34001678:	34002cc8 	.word	0x34002cc8
3400167c:	34002d45 	.word	0x34002d45
34001680:	580e503c 	.word	0x580e503c
34001684:	34003147 	.word	0x34003147
34001688:	580fe000 	.word	0x580fe000

3400168c <HAL_DCMIPP_PIPE_VsyncEventCallback>:
 */
void HAL_DCMIPP_PIPE_VsyncEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
  UNUSED(hdcmipp);
  /* Update the frame counter and call the ISP statistics handler */
  if (Pipe == DCMIPP_PIPE1 )
3400168c:	2901      	cmp	r1, #1
{
3400168e:	b508      	push	{r3, lr}
  if (Pipe == DCMIPP_PIPE1 )
34001690:	d10a      	bne.n	340016a8 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x1c>
  {
    /* Call the IPS statistics handler */
    ISP_IncMainFrameId(&hIsp);
34001692:	4806      	ldr	r0, [pc, #24]	@ (340016ac <HAL_DCMIPP_PIPE_VsyncEventCallback+0x20>)
34001694:	f000 f81a 	bl	340016cc <ISP_IncMainFrameId>
    ISP_GatherStatistics(&hIsp);
34001698:	4804      	ldr	r0, [pc, #16]	@ (340016ac <HAL_DCMIPP_PIPE_VsyncEventCallback+0x20>)
3400169a:	f000 f815 	bl	340016c8 <ISP_GatherStatistics>
    ISP_OutputMeta(&hIsp);
  }
  /* Additional applicative processing can be implemented from here */
}
3400169e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ISP_OutputMeta(&hIsp);
340016a2:	4802      	ldr	r0, [pc, #8]	@ (340016ac <HAL_DCMIPP_PIPE_VsyncEventCallback+0x20>)
340016a4:	f000 b818 	b.w	340016d8 <ISP_OutputMeta>
}
340016a8:	bd08      	pop	{r3, pc}
340016aa:	bf00      	nop
340016ac:	340032f0 	.word	0x340032f0

340016b0 <HAL_DCMIPP_PIPE_FrameEventCallback>:
 */
void HAL_DCMIPP_PIPE_FrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
  UNUSED(hdcmipp);
  /* Update the frame counter for the pipes used to dump the frame */
  switch (Pipe)
340016b0:	b111      	cbz	r1, 340016b8 <HAL_DCMIPP_PIPE_FrameEventCallback+0x8>
340016b2:	2902      	cmp	r1, #2
340016b4:	d003      	beq.n	340016be <HAL_DCMIPP_PIPE_FrameEventCallback+0xe>
340016b6:	4770      	bx	lr
  {
    case DCMIPP_PIPE0 :
      ISP_IncDumpFrameId(&hIsp);
340016b8:	4802      	ldr	r0, [pc, #8]	@ (340016c4 <HAL_DCMIPP_PIPE_FrameEventCallback+0x14>)
340016ba:	f000 b80b 	b.w	340016d4 <ISP_IncDumpFrameId>
      break;
    case DCMIPP_PIPE2 :
      ISP_IncAncillaryFrameId(&hIsp);
340016be:	4801      	ldr	r0, [pc, #4]	@ (340016c4 <HAL_DCMIPP_PIPE_FrameEventCallback+0x14>)
340016c0:	f000 b806 	b.w	340016d0 <ISP_IncAncillaryFrameId>
340016c4:	340032f0 	.word	0x340032f0

340016c8 <ISP_GatherStatistics>:
  * @param  hIsp: ISP device handle
  * @retval None
  */
void ISP_GatherStatistics(ISP_HandleTypeDef *hIsp)
{
  ISP_SVC_Stats_Gather(hIsp);
340016c8:	f000 b89e 	b.w	34001808 <ISP_SVC_Stats_Gather>

340016cc <ISP_IncMainFrameId>:
  * @param  hIsp: ISP device handle
  * @retval None
  */
void ISP_IncMainFrameId(ISP_HandleTypeDef *hIsp)
{
  ISP_SVC_Misc_IncMainFrameId(hIsp);
340016cc:	f000 b890 	b.w	340017f0 <ISP_SVC_Misc_IncMainFrameId>

340016d0 <ISP_IncAncillaryFrameId>:
  * @param  hIsp: ISP device handle
  * @retval None
  */
void ISP_IncAncillaryFrameId(ISP_HandleTypeDef *hIsp)
{
	ISP_SVC_Misc_IncAncillaryFrameId(hIsp);
340016d0:	f000 b892 	b.w	340017f8 <ISP_SVC_Misc_IncAncillaryFrameId>

340016d4 <ISP_IncDumpFrameId>:
  * @param  hIsp: ISP device handle
  * @retval None
  */
void ISP_IncDumpFrameId(ISP_HandleTypeDef *hIsp)
{
  ISP_SVC_Misc_IncDumpFrameId(hIsp);
340016d4:	f000 b894 	b.w	34001800 <ISP_SVC_Misc_IncDumpFrameId>

340016d8 <ISP_OutputMeta>:
  *         Print out ISP Meta data for test or debug purpose
  * @param  hIsp: ISP device handle
  * @retval None
  */
void ISP_OutputMeta(ISP_HandleTypeDef *hIsp)
{
340016d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  extern ISP_MetaTypeDef Meta;

  if (Meta.outputEnable)
340016da:	4a09      	ldr	r2, [pc, #36]	@ (34001700 <ISP_OutputMeta+0x28>)
340016dc:	7813      	ldrb	r3, [r2, #0]
340016de:	b15b      	cbz	r3, 340016f8 <ISP_OutputMeta+0x20>
  {
    printf("Meta[%ld]: L = %d, TG = %ld, G = %ld, E = %ld, CT = %ld\r\n", hIsp->MainPipe_FrameCount, Meta.averageL, Meta.exposureTarget, Meta.gain, Meta.exposure, Meta.colorTemp);
340016e0:	6913      	ldr	r3, [r2, #16]
340016e2:	9302      	str	r3, [sp, #8]
340016e4:	68d3      	ldr	r3, [r2, #12]
340016e6:	9301      	str	r3, [sp, #4]
340016e8:	6893      	ldr	r3, [r2, #8]
340016ea:	9300      	str	r3, [sp, #0]
340016ec:	6853      	ldr	r3, [r2, #4]
340016ee:	6c01      	ldr	r1, [r0, #64]	@ 0x40
340016f0:	7852      	ldrb	r2, [r2, #1]
340016f2:	4804      	ldr	r0, [pc, #16]	@ (34001704 <ISP_OutputMeta+0x2c>)
340016f4:	f000 fcce 	bl	34002094 <iprintf>
  }
}
340016f8:	b005      	add	sp, #20
340016fa:	f85d fb04 	ldr.w	pc, [sp], #4
340016fe:	bf00      	nop
34001700:	340032dc 	.word	0x340032dc
34001704:	34003024 	.word	0x34003024

34001708 <GetAvgStats>:

  return (int32_t) Val;
}

static uint8_t GetAvgStats(ISP_HandleTypeDef *hIsp, ISP_SVC_StatLocation location, ISP_SVC_Component component, uint32_t accu)
{
34001708:	b510      	push	{r4, lr}
  uint32_t nb_comp_pix, comp_divider;

  /* Number of pixels computed from Stat Area and considering decimation */
  nb_comp_pix = hIsp->statArea.XSize * hIsp->statArea.YSize;
3400170a:	e9d0 4004 	ldrd	r4, r0, [r0, #16]
3400170e:	4360      	muls	r0, r4
  nb_comp_pix /= ISP_DecimationValue.factor * ISP_DecimationValue.factor;
34001710:	4c0d      	ldr	r4, [pc, #52]	@ (34001748 <GetAvgStats+0x40>)

  if (location == ISP_STAT_LOC_DOWN)
34001712:	2902      	cmp	r1, #2
  nb_comp_pix /= ISP_DecimationValue.factor * ISP_DecimationValue.factor;
34001714:	7824      	ldrb	r4, [r4, #0]
34001716:	fb04 f404 	mul.w	r4, r4, r4
3400171a:	fbb0 f0f4 	udiv	r0, r0, r4
  if (location == ISP_STAT_LOC_DOWN)
3400171e:	d010      	beq.n	34001742 <GetAvgStats+0x3a>
  }
  else
  {
    /* Only raw bayer sensor expected */
    /* raw bayer: RGB component not present for all pixels */
    comp_divider = (component == ISP_GREEN) ? 2 : 4;
34001720:	2a01      	cmp	r2, #1
34001722:	bf14      	ite	ne
34001724:	2204      	movne	r2, #4
34001726:	2202      	moveq	r2, #2

  /* Number of pixels per component */
  nb_comp_pix /= comp_divider;

  /* Compute average (rounding to closest integer) */
  if (nb_comp_pix == 0)
34001728:	4282      	cmp	r2, r0
  nb_comp_pix /= comp_divider;
3400172a:	bf9f      	itttt	ls
3400172c:	fbb0 f0f2 	udivls	r0, r0, r2
  {
    return 0;
  }

  return ((accu * 256) + (nb_comp_pix / 2)) / nb_comp_pix;
34001730:	0842      	lsrls	r2, r0, #1
34001732:	eb02 2303 	addls.w	r3, r2, r3, lsl #8
34001736:	fbb3 f0f0 	udivls	r0, r3, r0
    return 0;
3400173a:	bf8c      	ite	hi
3400173c:	2000      	movhi	r0, #0
  return ((accu * 256) + (nb_comp_pix / 2)) / nb_comp_pix;
3400173e:	b2c0      	uxtbls	r0, r0
}
34001740:	bd10      	pop	{r4, pc}
    comp_divider = 1;
34001742:	2201      	movs	r2, #1
34001744:	e7f0      	b.n	34001728 <GetAvgStats+0x20>
34001746:	bf00      	nop
34001748:	3400321a 	.word	0x3400321a

3400174c <SetStatConfig>:
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, i, &(histogram[i - DCMIPP_STATEXT_MODULE1]));
  }
}

static void SetStatConfig(DCMIPP_StatisticExtractionConfTypeDef *statConf, const DCMIPP_StatisticExtractionConfTypeDef *refConfig)
{
3400174c:	b5f0      	push	{r4, r5, r6, r7, lr}
3400174e:	460b      	mov	r3, r1
34001750:	4606      	mov	r6, r0
  for (int i = 0; i < 3; i++)
34001752:	2400      	movs	r4, #0
  {
    statConf[i] = *refConfig;
34001754:	270c      	movs	r7, #12
34001756:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
3400175a:	fb07 6504 	mla	r5, r7, r4, r6
  for (int i = 0; i < 3; i++)
3400175e:	3401      	adds	r4, #1
34001760:	2c03      	cmp	r4, #3
    statConf[i] = *refConfig;
34001762:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  for (int i = 0; i < 3; i++)
34001766:	d1f6      	bne.n	34001756 <SetStatConfig+0xa>
  }
}
34001768:	bdf0      	pop	{r4, r5, r6, r7, pc}

3400176a <ReadStatHistogram>:
{
3400176a:	b570      	push	{r4, r5, r6, lr}
3400176c:	4606      	mov	r6, r0
3400176e:	460c      	mov	r4, r1
  for (uint32_t i = DCMIPP_STATEXT_MODULE1; i <= DCMIPP_STATEXT_MODULE3; i++)
34001770:	2501      	movs	r5, #1
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, i, &(histogram[i - DCMIPP_STATEXT_MODULE1]));
34001772:	4623      	mov	r3, r4
34001774:	b2ea      	uxtb	r2, r5
34001776:	2101      	movs	r1, #1
34001778:	6830      	ldr	r0, [r6, #0]
  for (uint32_t i = DCMIPP_STATEXT_MODULE1; i <= DCMIPP_STATEXT_MODULE3; i++)
3400177a:	3501      	adds	r5, #1
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, i, &(histogram[i - DCMIPP_STATEXT_MODULE1]));
3400177c:	f7ff fcfa 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
  for (uint32_t i = DCMIPP_STATEXT_MODULE1; i <= DCMIPP_STATEXT_MODULE3; i++)
34001780:	2d04      	cmp	r5, #4
34001782:	f104 0404 	add.w	r4, r4, #4
34001786:	d1f4      	bne.n	34001772 <ReadStatHistogram+0x8>
}
34001788:	bd70      	pop	{r4, r5, r6, pc}
3400178a:	0000      	movs	r0, r0
3400178c:	0000      	movs	r0, r0
	...

34001790 <LuminanceFromRGB>:
  }
  return stage;
}

uint8_t LuminanceFromRGB(uint8_t r, uint8_t g, uint8_t b)
{
34001790:	ee07 1a10 	vmov	s14, r1
34001794:	ee05 0a10 	vmov	s10, r0
  /* Compute luminance from RGB components (BT.601) */
  return (uint8_t) (r * 0.299 + g * 0.587 + b * 0.114);
34001798:	ed9f 4b0f 	vldr	d4, [pc, #60]	@ 340017d8 <LuminanceFromRGB+0x48>
3400179c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
{
340017a0:	ee06 2a10 	vmov	s12, r2
  return (uint8_t) (r * 0.299 + g * 0.587 + b * 0.114);
340017a4:	eeb8 5bc5 	vcvt.f64.s32	d5, s10
340017a8:	ee27 7b04 	vmul.f64	d7, d7, d4
340017ac:	ed9f 4b0c 	vldr	d4, [pc, #48]	@ 340017e0 <LuminanceFromRGB+0x50>
340017b0:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
340017b4:	eea5 7b04 	vfma.f64	d7, d5, d4
340017b8:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 340017e8 <LuminanceFromRGB+0x58>
340017bc:	eea6 7b05 	vfma.f64	d7, d6, d5
340017c0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
{
340017c4:	b082      	sub	sp, #8
  return (uint8_t) (r * 0.299 + g * 0.587 + b * 0.114);
340017c6:	edcd 7a01 	vstr	s15, [sp, #4]
}
340017ca:	f89d 0004 	ldrb.w	r0, [sp, #4]
340017ce:	b002      	add	sp, #8
340017d0:	4770      	bx	lr
340017d2:	bf00      	nop
340017d4:	f3af 8000 	nop.w
340017d8:	39581062 	.word	0x39581062
340017dc:	3fe2c8b4 	.word	0x3fe2c8b4
340017e0:	e5604189 	.word	0xe5604189
340017e4:	3fd322d0 	.word	0x3fd322d0
340017e8:	9fbe76c9 	.word	0x9fbe76c9
340017ec:	3fbd2f1a 	.word	0x3fbd2f1a

340017f0 <ISP_SVC_Misc_IncMainFrameId>:
  * @param  hIsp: ISP device handle
  * @retval none
  */
void ISP_SVC_Misc_IncMainFrameId(ISP_HandleTypeDef *hIsp)
{
  hIsp->MainPipe_FrameCount++;
340017f0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
340017f2:	3301      	adds	r3, #1
340017f4:	6403      	str	r3, [r0, #64]	@ 0x40
}
340017f6:	4770      	bx	lr

340017f8 <ISP_SVC_Misc_IncAncillaryFrameId>:
  * @param  hIsp: ISP device handle
  * @retval none
  */
void ISP_SVC_Misc_IncAncillaryFrameId(ISP_HandleTypeDef *hIsp)
{
  hIsp->AncillaryPipe_FrameCount++;
340017f8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
340017fa:	3301      	adds	r3, #1
340017fc:	6443      	str	r3, [r0, #68]	@ 0x44
}
340017fe:	4770      	bx	lr

34001800 <ISP_SVC_Misc_IncDumpFrameId>:
  * @param  hIsp: ISP device handle
  * @retval none
  */
void ISP_SVC_Misc_IncDumpFrameId(ISP_HandleTypeDef *hIsp)
{
  hIsp->DumpPipe_FrameCount++;
34001800:	6c83      	ldr	r3, [r0, #72]	@ 0x48
34001802:	3301      	adds	r3, #1
34001804:	6483      	str	r3, [r0, #72]	@ 0x48
}
34001806:	4770      	bx	lr

34001808 <ISP_SVC_Stats_Gather>:
  *         Gather statistics
  * @param  hIsp: ISP device handle
  * @retval None
  */
void ISP_SVC_Stats_Gather(ISP_HandleTypeDef *hIsp)
{
34001808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ISP_IQParamTypeDef *IQParamConfig;
  ISP_SVC_StatStateTypeDef *ongoing;
  uint32_t i, avgR, avgG, avgB, frameId;

  /* Check handle validity */
  if (hIsp == NULL)
3400180c:	4605      	mov	r5, r0
{
3400180e:	b08d      	sub	sp, #52	@ 0x34
  if (hIsp == NULL)
34001810:	b928      	cbnz	r0, 3400181e <ISP_SVC_Stats_Gather+0x16>
  {
    printf("ERROR: ISP handle is NULL\r\n");
34001812:	48aa      	ldr	r0, [pc, #680]	@ (34001abc <ISP_SVC_Stats_Gather+0x2b4>)

  /* Save the two last processed stages and go to next stage */
  stagePrevious2 = stagePrevious1;
  stagePrevious1 = ISP_SVC_StatEngine.stage;
  ISP_SVC_StatEngine.stage = GetNextStatStage(ISP_SVC_StatEngine.stage);
}
34001814:	b00d      	add	sp, #52	@ 0x34
34001816:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("ERROR: ISP handle is NULL\r\n");
3400181a:	f000 bca3 	b.w	34002164 <puts>
  if (hIsp->hDcmipp == NULL)
3400181e:	6800      	ldr	r0, [r0, #0]
34001820:	2800      	cmp	r0, #0
34001822:	f000 80b4 	beq.w	3400198e <ISP_SVC_Stats_Gather+0x186>
  switch(stagePrevious2)
34001826:	f8df 92f0 	ldr.w	r9, [pc, #752]	@ 34001b18 <ISP_SVC_Stats_Gather+0x310>
3400182a:	4ca5      	ldr	r4, [pc, #660]	@ (34001ac0 <ISP_SVC_Stats_Gather+0x2b8>)
3400182c:	f899 3000 	ldrb.w	r3, [r9]
34001830:	2b09      	cmp	r3, #9
34001832:	d836      	bhi.n	340018a2 <ISP_SVC_Stats_Gather+0x9a>
34001834:	e8df f003 	tbb	[pc, r3]
34001838:	46443f05 	.word	0x46443f05
3400183c:	89874a48 	.word	0x89874a48
34001840:	8d8b      	.short	0x8d8b
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, DCMIPP_STATEXT_MODULE1, &avgR);
34001842:	2201      	movs	r2, #1
34001844:	466b      	mov	r3, sp
34001846:	4611      	mov	r1, r2
34001848:	f7ff fc94 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, DCMIPP_STATEXT_MODULE2, &avgG);
3400184c:	2202      	movs	r2, #2
3400184e:	2101      	movs	r1, #1
34001850:	ab01      	add	r3, sp, #4
34001852:	6828      	ldr	r0, [r5, #0]
34001854:	f7ff fc8e 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, DCMIPP_STATEXT_MODULE3, &avgB);
34001858:	2203      	movs	r2, #3
3400185a:	2101      	movs	r1, #1
3400185c:	ab02      	add	r3, sp, #8
3400185e:	6828      	ldr	r0, [r5, #0]
34001860:	f7ff fc88 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
    ongoing->up.averageR = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_RED, avgR);
34001864:	2101      	movs	r1, #1
34001866:	2200      	movs	r2, #0
34001868:	9b00      	ldr	r3, [sp, #0]
3400186a:	4628      	mov	r0, r5
3400186c:	f7ff ff4c 	bl	34001708 <GetAvgStats>
    ongoing->up.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_GREEN, avgG);
34001870:	460a      	mov	r2, r1
    ongoing->up.averageR = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_RED, avgR);
34001872:	4606      	mov	r6, r0
    ongoing->up.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_GREEN, avgG);
34001874:	9b01      	ldr	r3, [sp, #4]
    ongoing->up.averageR = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_RED, avgR);
34001876:	f884 007c 	strb.w	r0, [r4, #124]	@ 0x7c
    ongoing->up.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_GREEN, avgG);
3400187a:	4628      	mov	r0, r5
3400187c:	f7ff ff44 	bl	34001708 <GetAvgStats>
    ongoing->up.averageB = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_BLUE, avgB);
34001880:	2202      	movs	r2, #2
    ongoing->up.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_GREEN, avgG);
34001882:	4607      	mov	r7, r0
34001884:	f884 007d 	strb.w	r0, [r4, #125]	@ 0x7d
    ongoing->up.averageB = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_BLUE, avgB);
34001888:	9b02      	ldr	r3, [sp, #8]
3400188a:	4628      	mov	r0, r5
3400188c:	f7ff ff3c 	bl	34001708 <GetAvgStats>
    ongoing->up.averageL = LuminanceFromRGB(ongoing->up.averageR, ongoing->up.averageG, ongoing->up.averageB);
34001890:	4639      	mov	r1, r7
    ongoing->up.averageB = GetAvgStats(hIsp, ISP_STAT_LOC_UP, ISP_BLUE, avgB);
34001892:	4602      	mov	r2, r0
34001894:	f884 007e 	strb.w	r0, [r4, #126]	@ 0x7e
    ongoing->up.averageL = LuminanceFromRGB(ongoing->up.averageR, ongoing->up.averageG, ongoing->up.averageB);
34001898:	4630      	mov	r0, r6
3400189a:	f7ff ff79 	bl	34001790 <LuminanceFromRGB>
3400189e:	f884 007f 	strb.w	r0, [r4, #127]	@ 0x7f
  switch(ISP_SVC_StatEngine.stage)
340018a2:	7823      	ldrb	r3, [r4, #0]
340018a4:	2b09      	cmp	r3, #9
340018a6:	d863      	bhi.n	34001970 <ISP_SVC_Stats_Gather+0x168>
340018a8:	e8df f003 	tbb	[pc, r3]
340018ac:	86847f74 	.word	0x86847f74
340018b0:	8c8a5588 	.word	0x8c8a5588
340018b4:	908e      	.short	0x908e
    ReadStatHistogram(hIsp, &ongoing->up.histogram[0]);
340018b6:	4983      	ldr	r1, [pc, #524]	@ (34001ac4 <ISP_SVC_Stats_Gather+0x2bc>)
    ReadStatHistogram(hIsp, &ongoing->down.histogram[9]);
340018b8:	4628      	mov	r0, r5
340018ba:	f7ff ff56 	bl	3400176a <ReadStatHistogram>
    break;
340018be:	e7f0      	b.n	340018a2 <ISP_SVC_Stats_Gather+0x9a>
    ReadStatHistogram(hIsp, &ongoing->up.histogram[3]);
340018c0:	4981      	ldr	r1, [pc, #516]	@ (34001ac8 <ISP_SVC_Stats_Gather+0x2c0>)
340018c2:	e7f9      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
    ReadStatHistogram(hIsp, &ongoing->up.histogram[6]);
340018c4:	4981      	ldr	r1, [pc, #516]	@ (34001acc <ISP_SVC_Stats_Gather+0x2c4>)
340018c6:	e7f7      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
    ReadStatHistogram(hIsp, &ongoing->up.histogram[9]);
340018c8:	4981      	ldr	r1, [pc, #516]	@ (34001ad0 <ISP_SVC_Stats_Gather+0x2c8>)
340018ca:	e7f5      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, DCMIPP_STATEXT_MODULE1, &avgR);
340018cc:	2201      	movs	r2, #1
340018ce:	466b      	mov	r3, sp
340018d0:	4611      	mov	r1, r2
340018d2:	f7ff fc4f 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, DCMIPP_STATEXT_MODULE2, &avgG);
340018d6:	2202      	movs	r2, #2
340018d8:	2101      	movs	r1, #1
340018da:	ab01      	add	r3, sp, #4
340018dc:	6828      	ldr	r0, [r5, #0]
340018de:	f7ff fc49 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
    HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter(hIsp->hDcmipp, DCMIPP_PIPE1, DCMIPP_STATEXT_MODULE3, &avgB);
340018e2:	2203      	movs	r2, #3
340018e4:	2101      	movs	r1, #1
340018e6:	ab02      	add	r3, sp, #8
340018e8:	6828      	ldr	r0, [r5, #0]
340018ea:	f7ff fc43 	bl	34001174 <HAL_DCMIPP_PIPE_GetISPAccumulatedStatisticsCounter>
    ongoing->down.averageR = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_RED, avgR);
340018ee:	2102      	movs	r1, #2
340018f0:	2200      	movs	r2, #0
340018f2:	9b00      	ldr	r3, [sp, #0]
340018f4:	4628      	mov	r0, r5
340018f6:	f7ff ff07 	bl	34001708 <GetAvgStats>
    ongoing->down.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_GREEN, avgG);
340018fa:	2201      	movs	r2, #1
340018fc:	9b01      	ldr	r3, [sp, #4]
    ongoing->down.averageR = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_RED, avgR);
340018fe:	f884 00b0 	strb.w	r0, [r4, #176]	@ 0xb0
34001902:	4607      	mov	r7, r0
    ongoing->down.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_GREEN, avgG);
34001904:	4628      	mov	r0, r5
34001906:	f7ff feff 	bl	34001708 <GetAvgStats>
    ongoing->down.averageB = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_BLUE, avgB);
3400190a:	460a      	mov	r2, r1
3400190c:	9b02      	ldr	r3, [sp, #8]
    ongoing->down.averageG = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_GREEN, avgG);
3400190e:	f884 00b1 	strb.w	r0, [r4, #177]	@ 0xb1
34001912:	4606      	mov	r6, r0
    ongoing->down.averageB = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_BLUE, avgB);
34001914:	4628      	mov	r0, r5
34001916:	f7ff fef7 	bl	34001708 <GetAvgStats>
3400191a:	f884 00b2 	strb.w	r0, [r4, #178]	@ 0xb2
    if ((hIsp->sensorInfo.bayer_pattern == ISP_DEMOS_TYPE_MONO) || (!IQParamConfig->demosaicing.enable))
3400191e:	f895 306c 	ldrb.w	r3, [r5, #108]	@ 0x6c
    ongoing->down.averageB = GetAvgStats(hIsp, ISP_STAT_LOC_DOWN, ISP_BLUE, avgB);
34001922:	4602      	mov	r2, r0
    if ((hIsp->sensorInfo.bayer_pattern == ISP_DEMOS_TYPE_MONO) || (!IQParamConfig->demosaicing.enable))
34001924:	2b04      	cmp	r3, #4
34001926:	d002      	beq.n	3400192e <ISP_SVC_Stats_Gather+0x126>
34001928:	4b6a      	ldr	r3, [pc, #424]	@ (34001ad4 <ISP_SVC_Stats_Gather+0x2cc>)
3400192a:	7b1b      	ldrb	r3, [r3, #12]
3400192c:	b923      	cbnz	r3, 34001938 <ISP_SVC_Stats_Gather+0x130>
  return r + g + b;
3400192e:	443e      	add	r6, r7
34001930:	4432      	add	r2, r6
      ongoing->down.averageL = LuminanceFromRGBMono(ongoing->down.averageR, ongoing->down.averageG, ongoing->down.averageB);
34001932:	f884 20b3 	strb.w	r2, [r4, #179]	@ 0xb3
34001936:	e7b4      	b.n	340018a2 <ISP_SVC_Stats_Gather+0x9a>
      ongoing->down.averageL = LuminanceFromRGB(ongoing->down.averageR, ongoing->down.averageG, ongoing->down.averageB);
34001938:	4631      	mov	r1, r6
3400193a:	4638      	mov	r0, r7
3400193c:	f7ff ff28 	bl	34001790 <LuminanceFromRGB>
34001940:	f884 00b3 	strb.w	r0, [r4, #179]	@ 0xb3
34001944:	e7ad      	b.n	340018a2 <ISP_SVC_Stats_Gather+0x9a>
    ReadStatHistogram(hIsp, &ongoing->down.histogram[0]);
34001946:	4964      	ldr	r1, [pc, #400]	@ (34001ad8 <ISP_SVC_Stats_Gather+0x2d0>)
34001948:	e7b6      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
    ReadStatHistogram(hIsp, &ongoing->down.histogram[3]);
3400194a:	4964      	ldr	r1, [pc, #400]	@ (34001adc <ISP_SVC_Stats_Gather+0x2d4>)
3400194c:	e7b4      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
    ReadStatHistogram(hIsp, &ongoing->down.histogram[6]);
3400194e:	4964      	ldr	r1, [pc, #400]	@ (34001ae0 <ISP_SVC_Stats_Gather+0x2d8>)
34001950:	e7b2      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
    ReadStatHistogram(hIsp, &ongoing->down.histogram[9]);
34001952:	4964      	ldr	r1, [pc, #400]	@ (34001ae4 <ISP_SVC_Stats_Gather+0x2dc>)
34001954:	e7b0      	b.n	340018b8 <ISP_SVC_Stats_Gather+0xb0>
      statConf[i].Source = avgRGBDown[i];
34001956:	2300      	movs	r3, #0
34001958:	2240      	movs	r2, #64	@ 0x40
3400195a:	e9cd 3203 	strd	r3, r2, [sp, #12]
3400195e:	2250      	movs	r2, #80	@ 0x50
      statConf[i].Bins = DCMIPP_STAT_EXT_AVER_MODE_ALL_PIXELS;
34001960:	e9cd 2307 	strd	r2, r3, [sp, #28]
      statConf[i].Source = avgRGBDown[i];
34001964:	2260      	movs	r2, #96	@ 0x60
      statConf[i].Mode = DCMIPP_STAT_EXT_MODE_AVERAGE;
34001966:	e9cd 3305 	strd	r3, r3, [sp, #20]
3400196a:	9309      	str	r3, [sp, #36]	@ 0x24
      statConf[i].Bins = DCMIPP_STAT_EXT_AVER_MODE_ALL_PIXELS;
3400196c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
{
34001970:	f04f 0801 	mov.w	r8, #1
34001974:	af03      	add	r7, sp, #12
    if (HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig(hIsp->hDcmipp, DCMIPP_PIPE1, i, &statConf[i - DCMIPP_STATEXT_MODULE1]) != HAL_OK)
34001976:	fa5f f688 	uxtb.w	r6, r8
3400197a:	463b      	mov	r3, r7
3400197c:	4632      	mov	r2, r6
3400197e:	2101      	movs	r1, #1
34001980:	6828      	ldr	r0, [r5, #0]
34001982:	f7ff fbac 	bl	340010de <HAL_DCMIPP_PIPE_SetISPStatisticExtractionConfig>
34001986:	b318      	cbz	r0, 340019d0 <ISP_SVC_Stats_Gather+0x1c8>
      printf("ERROR: can't set Statistic Extraction config\r\n");
34001988:	4857      	ldr	r0, [pc, #348]	@ (34001ae8 <ISP_SVC_Stats_Gather+0x2e0>)
      printf("ERROR: can't enable Statistic Extraction config\r\n");
3400198a:	f000 fbeb 	bl	34002164 <puts>
}
3400198e:	b00d      	add	sp, #52	@ 0x34
34001990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      statConf[i].Mode = DCMIPP_STAT_EXT_MODE_AVERAGE;
34001994:	2300      	movs	r3, #0
      statConf[i].Source = avgRGBUp[i];
34001996:	2210      	movs	r2, #16
34001998:	e9cd 3303 	strd	r3, r3, [sp, #12]
      statConf[i].Bins = DCMIPP_STAT_EXT_AVER_MODE_ALL_PIXELS;
3400199c:	e9cd 2307 	strd	r2, r3, [sp, #28]
      statConf[i].Mode = DCMIPP_STAT_EXT_MODE_AVERAGE;
340019a0:	e9cd 3305 	strd	r3, r3, [sp, #20]
      statConf[i].Source = avgRGBUp[i];
340019a4:	2220      	movs	r2, #32
      statConf[i].Mode = DCMIPP_STAT_EXT_MODE_AVERAGE;
340019a6:	9309      	str	r3, [sp, #36]	@ 0x24
      statConf[i].Source = avgRGBUp[i];
340019a8:	e7e0      	b.n	3400196c <ISP_SVC_Stats_Gather+0x164>
    SetStatConfig(statConf, &statConfUpBins_0_2);
340019aa:	4950      	ldr	r1, [pc, #320]	@ (34001aec <ISP_SVC_Stats_Gather+0x2e4>)
    SetStatConfig(statConf, &statConfDownBins_9_11);
340019ac:	a803      	add	r0, sp, #12
340019ae:	f7ff fecd 	bl	3400174c <SetStatConfig>
  for (i = DCMIPP_STATEXT_MODULE1; i <= DCMIPP_STATEXT_MODULE3; i++)
340019b2:	e7dd      	b.n	34001970 <ISP_SVC_Stats_Gather+0x168>
    SetStatConfig(statConf, &statConfUpBins_3_5);
340019b4:	494e      	ldr	r1, [pc, #312]	@ (34001af0 <ISP_SVC_Stats_Gather+0x2e8>)
340019b6:	e7f9      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    SetStatConfig(statConf, &statConfUpBins_6_8);
340019b8:	494e      	ldr	r1, [pc, #312]	@ (34001af4 <ISP_SVC_Stats_Gather+0x2ec>)
340019ba:	e7f7      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    SetStatConfig(statConf, &statConfUpBins_9_11);
340019bc:	494e      	ldr	r1, [pc, #312]	@ (34001af8 <ISP_SVC_Stats_Gather+0x2f0>)
340019be:	e7f5      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    SetStatConfig(statConf, &statConfDownBins_0_2);
340019c0:	494e      	ldr	r1, [pc, #312]	@ (34001afc <ISP_SVC_Stats_Gather+0x2f4>)
340019c2:	e7f3      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    SetStatConfig(statConf, &statConfDownBins_3_5);
340019c4:	494e      	ldr	r1, [pc, #312]	@ (34001b00 <ISP_SVC_Stats_Gather+0x2f8>)
340019c6:	e7f1      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    SetStatConfig(statConf, &statConfDownBins_6_8);
340019c8:	494e      	ldr	r1, [pc, #312]	@ (34001b04 <ISP_SVC_Stats_Gather+0x2fc>)
340019ca:	e7ef      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    SetStatConfig(statConf, &statConfDownBins_9_11);
340019cc:	494e      	ldr	r1, [pc, #312]	@ (34001b08 <ISP_SVC_Stats_Gather+0x300>)
340019ce:	e7ed      	b.n	340019ac <ISP_SVC_Stats_Gather+0x1a4>
    if (HAL_DCMIPP_PIPE_EnableISPStatisticExtraction(hIsp->hDcmipp, DCMIPP_PIPE1, i) != HAL_OK)
340019d0:	4632      	mov	r2, r6
340019d2:	2101      	movs	r1, #1
340019d4:	6828      	ldr	r0, [r5, #0]
340019d6:	f7ff fbad 	bl	34001134 <HAL_DCMIPP_PIPE_EnableISPStatisticExtraction>
340019da:	4606      	mov	r6, r0
340019dc:	b108      	cbz	r0, 340019e2 <ISP_SVC_Stats_Gather+0x1da>
      printf("ERROR: can't enable Statistic Extraction config\r\n");
340019de:	484b      	ldr	r0, [pc, #300]	@ (34001b0c <ISP_SVC_Stats_Gather+0x304>)
340019e0:	e7d3      	b.n	3400198a <ISP_SVC_Stats_Gather+0x182>
  for (i = DCMIPP_STATEXT_MODULE1; i <= DCMIPP_STATEXT_MODULE3; i++)
340019e2:	f108 0801 	add.w	r8, r8, #1
340019e6:	f1b8 0f04 	cmp.w	r8, #4
340019ea:	f107 070c 	add.w	r7, r7, #12
340019ee:	d1c2      	bne.n	34001976 <ISP_SVC_Stats_Gather+0x16e>
    if ((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_AVG) ||
340019f0:	f894 8158 	ldrb.w	r8, [r4, #344]	@ 0x158
  if (stagePrevious2 == GetStatCycleStart(ISP_STAT_LOC_UP))
340019f4:	f899 b000 	ldrb.w	fp, [r9]
    if ((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_AVG) ||
340019f8:	f018 0f05 	tst.w	r8, #5
  if (stagePrevious2 == GetStatCycleStart(ISP_STAT_LOC_UP))
340019fc:	bf0c      	ite	eq
340019fe:	2301      	moveq	r3, #1
34001a00:	2300      	movne	r3, #0
  return hIsp->MainPipe_FrameCount;
34001a02:	f8d5 a040 	ldr.w	sl, [r5, #64]	@ 0x40
    if ((ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_AVG) ||
34001a06:	f894 7159 	ldrb.w	r7, [r4, #345]	@ 0x159
  if (stagePrevious2 == GetStatCycleStart(ISP_STAT_LOC_UP))
34001a0a:	455b      	cmp	r3, fp
    ongoing->upFrameIdStart = frameId;
34001a0c:	bf08      	it	eq
34001a0e:	f8c4 a0e4 	streq.w	sl, [r4, #228]	@ 0xe4
      stage = ISP_STAT_CFG_DOWN_AVG;
34001a12:	f017 0f05 	tst.w	r7, #5
34001a16:	bf0c      	ite	eq
34001a18:	2306      	moveq	r3, #6
34001a1a:	2305      	movne	r3, #5
  if (stagePrevious2 == GetStatCycleStart(ISP_STAT_LOC_DOWN))
34001a1c:	459b      	cmp	fp, r3
34001a1e:	d17d      	bne.n	34001b1c <ISP_SVC_Stats_Gather+0x314>
    ongoing->downFrameIdStart = frameId;
34001a20:	f8c4 a0ec 	str.w	sl, [r4, #236]	@ 0xec
      stage = ISP_STAT_CFG_DOWN_BINS_9_11;
34001a24:	f017 0f06 	tst.w	r7, #6
34001a28:	bf0c      	ite	eq
34001a2a:	2305      	moveq	r3, #5
34001a2c:	2309      	movne	r3, #9
  if ((stagePrevious2 == GetStatCycleEnd(ISP_STAT_LOC_DOWN)) && (ongoing->downFrameIdStart != 0))
34001a2e:	459b      	cmp	fp, r3
34001a30:	d11e      	bne.n	34001a70 <ISP_SVC_Stats_Gather+0x268>
34001a32:	f8d4 e0ec 	ldr.w	lr, [r4, #236]	@ 0xec
34001a36:	f1be 0f00 	cmp.w	lr, #0
34001a3a:	d019      	beq.n	34001a70 <ISP_SVC_Stats_Gather+0x268>
    ISP_SVC_StatEngine.last.down = ongoing->down;
34001a3c:	4d34      	ldr	r5, [pc, #208]	@ (34001b10 <ISP_SVC_Stats_Gather+0x308>)
    ISP_SVC_StatEngine.last.downFrameIdStart = ongoing->downFrameIdStart;
34001a3e:	e9c4 ea1d 	strd	lr, sl, [r4, #116]	@ 0x74
    ISP_SVC_StatEngine.last.down = ongoing->down;
34001a42:	f105 0c78 	add.w	ip, r5, #120	@ 0x78
34001a46:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
34001a4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
34001a4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
34001a50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
34001a52:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
34001a56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
34001a58:	4628      	mov	r0, r5
34001a5a:	f8dc 3000 	ldr.w	r3, [ip]
    memset(&ongoing->down, 0, sizeof(ongoing->down));
34001a5e:	2234      	movs	r2, #52	@ 0x34
    ISP_SVC_StatEngine.last.down = ongoing->down;
34001a60:	f840 3b48 	str.w	r3, [r0], #72
    memset(&ongoing->down, 0, sizeof(ongoing->down));
34001a64:	2100      	movs	r1, #0
34001a66:	f000 fc5d 	bl	34002324 <memset>
    ongoing->downFrameIdStart = 0;
34001a6a:	2300      	movs	r3, #0
    ongoing->downFrameIdEnd = 0;
34001a6c:	e9c4 333b 	strd	r3, r3, [r4, #236]	@ 0xec
  if (((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_ALL_TMP) ||
34001a70:	ea48 0307 	orr.w	r3, r8, r7
34001a74:	075a      	lsls	r2, r3, #29
34001a76:	d50b      	bpl.n	34001a90 <ISP_SVC_Stats_Gather+0x288>
       (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_ALL_TMP)) &&
34001a78:	f8d4 315c 	ldr.w	r3, [r4, #348]	@ 0x15c
34001a7c:	4553      	cmp	r3, sl
    ISP_SVC_StatEngine.upRequest &= ~ISP_STAT_TYPE_ALL_TMP;
34001a7e:	bf3f      	itttt	cc
34001a80:	f028 0804 	biccc.w	r8, r8, #4
    ISP_SVC_StatEngine.downRequest &= ~ISP_STAT_TYPE_ALL_TMP;
34001a84:	f027 0704 	biccc.w	r7, r7, #4
    ISP_SVC_StatEngine.upRequest &= ~ISP_STAT_TYPE_ALL_TMP;
34001a88:	f884 8158 	strbcc.w	r8, [r4, #344]	@ 0x158
    ISP_SVC_StatEngine.downRequest &= ~ISP_STAT_TYPE_ALL_TMP;
34001a8c:	f884 7159 	strbcc.w	r7, [r4, #345]	@ 0x159
  stagePrevious2 = stagePrevious1;
34001a90:	4b20      	ldr	r3, [pc, #128]	@ (34001b14 <ISP_SVC_Stats_Gather+0x30c>)
  if ((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_ALL_TMP) ||
34001a92:	f894 1158 	ldrb.w	r1, [r4, #344]	@ 0x158
  stagePrevious2 = stagePrevious1;
34001a96:	781a      	ldrb	r2, [r3, #0]
34001a98:	f889 2000 	strb.w	r2, [r9]
  stagePrevious1 = ISP_SVC_StatEngine.stage;
34001a9c:	7822      	ldrb	r2, [r4, #0]
34001a9e:	701a      	strb	r2, [r3, #0]
  if ((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_ALL_TMP) ||
34001aa0:	074b      	lsls	r3, r1, #29
34001aa2:	d403      	bmi.n	34001aac <ISP_SVC_Stats_Gather+0x2a4>
      (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_ALL_TMP))
34001aa4:	f894 3159 	ldrb.w	r3, [r4, #345]	@ 0x159
  if ((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_ALL_TMP) ||
34001aa8:	075f      	lsls	r7, r3, #29
34001aaa:	d561      	bpl.n	34001b70 <ISP_SVC_Stats_Gather+0x368>
    next = (ISP_SVC_StatEngineStage) ((current < ISP_STAT_CFG_LAST) ? current + 1 : ISP_STAT_CFG_UP_AVG);
34001aac:	1c53      	adds	r3, r2, #1
34001aae:	b2db      	uxtb	r3, r3
34001ab0:	2a09      	cmp	r2, #9
34001ab2:	bf38      	it	cc
34001ab4:	461e      	movcc	r6, r3
  ISP_SVC_StatEngine.stage = GetNextStatStage(ISP_SVC_StatEngine.stage);
34001ab6:	7026      	strb	r6, [r4, #0]
34001ab8:	e769      	b.n	3400198e <ISP_SVC_Stats_Gather+0x186>
34001aba:	bf00      	nop
34001abc:	3400305e 	.word	0x3400305e
34001ac0:	34003378 	.word	0x34003378
34001ac4:	340033f8 	.word	0x340033f8
34001ac8:	34003404 	.word	0x34003404
34001acc:	34003410 	.word	0x34003410
34001ad0:	3400341c 	.word	0x3400341c
34001ad4:	340034d8 	.word	0x340034d8
34001ad8:	3400342c 	.word	0x3400342c
34001adc:	34003438 	.word	0x34003438
34001ae0:	34003444 	.word	0x34003444
34001ae4:	34003450 	.word	0x34003450
34001ae8:	34003079 	.word	0x34003079
34001aec:	340031f8 	.word	0x340031f8
34001af0:	340031ec 	.word	0x340031ec
34001af4:	340031e0 	.word	0x340031e0
34001af8:	340031d4 	.word	0x340031d4
34001afc:	340031c8 	.word	0x340031c8
34001b00:	340031bc 	.word	0x340031bc
34001b04:	340031b0 	.word	0x340031b0
34001b08:	340031a4 	.word	0x340031a4
34001b0c:	340030a7 	.word	0x340030a7
34001b10:	340033b0 	.word	0x340033b0
34001b14:	34003218 	.word	0x34003218
34001b18:	34003219 	.word	0x34003219
    if ((ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_BINS) ||
34001b1c:	f018 0f06 	tst.w	r8, #6
34001b20:	bf14      	ite	ne
34001b22:	2301      	movne	r3, #1
34001b24:	2300      	moveq	r3, #0
  if ((stagePrevious2 == GetStatCycleEnd(ISP_STAT_LOC_UP)) && (ongoing->upFrameIdStart != 0))
34001b26:	ebbb 0f83 	cmp.w	fp, r3, lsl #2
34001b2a:	f47f af7b 	bne.w	34001a24 <ISP_SVC_Stats_Gather+0x21c>
34001b2e:	f8d4 e0e4 	ldr.w	lr, [r4, #228]	@ 0xe4
34001b32:	f1be 0f00 	cmp.w	lr, #0
34001b36:	f43f af75 	beq.w	34001a24 <ISP_SVC_Stats_Gather+0x21c>
    ISP_SVC_StatEngine.last.up = ongoing->up;
34001b3a:	4d2f      	ldr	r5, [pc, #188]	@ (34001bf8 <ISP_SVC_Stats_Gather+0x3f0>)
    ISP_SVC_StatEngine.last.upFrameIdStart = ongoing->upFrameIdStart;
34001b3c:	e9c4 ea1b 	strd	lr, sl, [r4, #108]	@ 0x6c
    ISP_SVC_StatEngine.last.up = ongoing->up;
34001b40:	f105 0c78 	add.w	ip, r5, #120	@ 0x78
34001b44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
34001b48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
34001b4a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
34001b4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
34001b50:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
34001b54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
34001b56:	4628      	mov	r0, r5
34001b58:	f8dc 3000 	ldr.w	r3, [ip]
    memset(&ongoing->up, 0, sizeof(ongoing->up));
34001b5c:	2234      	movs	r2, #52	@ 0x34
    ISP_SVC_StatEngine.last.up = ongoing->up;
34001b5e:	f840 3b48 	str.w	r3, [r0], #72
    memset(&ongoing->up, 0, sizeof(ongoing->up));
34001b62:	2100      	movs	r1, #0
34001b64:	f000 fbde 	bl	34002324 <memset>
    ongoing->upFrameIdStart = 0;
34001b68:	2300      	movs	r3, #0
    ongoing->upFrameIdEnd = 0;
34001b6a:	e9c4 3339 	strd	r3, r3, [r4, #228]	@ 0xe4
34001b6e:	e759      	b.n	34001a24 <ISP_SVC_Stats_Gather+0x21c>
  switch (current)
34001b70:	2a09      	cmp	r2, #9
34001b72:	d836      	bhi.n	34001be2 <ISP_SVC_Stats_Gather+0x3da>
34001b74:	e8df f002 	tbb	[pc, r2]
34001b78:	35353505 	.word	0x35353505
34001b7c:	35351d11 	.word	0x35351d11
34001b80:	2a35      	.short	0x2a35
    if (ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_BINS)
34001b82:	078d      	lsls	r5, r1, #30
34001b84:	d434      	bmi.n	34001bf0 <ISP_SVC_Stats_Gather+0x3e8>
    else if (ISP_SVC_StatEngine.downRequest &  ISP_STAT_TYPE_AVG)
34001b86:	07d8      	lsls	r0, r3, #31
34001b88:	d434      	bmi.n	34001bf4 <ISP_SVC_Stats_Gather+0x3ec>
    else if (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_BINS)
34001b8a:	f013 0602 	ands.w	r6, r3, #2
34001b8e:	d12b      	bne.n	34001be8 <ISP_SVC_Stats_Gather+0x3e0>
  ISP_SVC_StatEngineStage next = ISP_STAT_CFG_LAST;
34001b90:	f011 0f01 	tst.w	r1, #1
34001b94:	bf08      	it	eq
34001b96:	2609      	moveq	r6, #9
34001b98:	e78d      	b.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
    if (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_AVG)
34001b9a:	07da      	lsls	r2, r3, #31
34001b9c:	d42a      	bmi.n	34001bf4 <ISP_SVC_Stats_Gather+0x3ec>
    else if (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_BINS)
34001b9e:	f013 0602 	ands.w	r6, r3, #2
34001ba2:	d121      	bne.n	34001be8 <ISP_SVC_Stats_Gather+0x3e0>
    else if (ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_AVG)
34001ba4:	07cb      	lsls	r3, r1, #31
34001ba6:	d486      	bmi.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
  ISP_SVC_StatEngineStage next = ISP_STAT_CFG_LAST;
34001ba8:	f011 0f02 	tst.w	r1, #2
34001bac:	bf18      	it	ne
34001bae:	2601      	movne	r6, #1
34001bb0:	e7f0      	b.n	34001b94 <ISP_SVC_Stats_Gather+0x38c>
    if (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_BINS)
34001bb2:	f013 0602 	ands.w	r6, r3, #2
34001bb6:	d117      	bne.n	34001be8 <ISP_SVC_Stats_Gather+0x3e0>
    else if (ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_AVG)
34001bb8:	07cf      	lsls	r7, r1, #31
34001bba:	f53f af7c 	bmi.w	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
    else if (ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_BINS)
34001bbe:	078d      	lsls	r5, r1, #30
34001bc0:	d416      	bmi.n	34001bf0 <ISP_SVC_Stats_Gather+0x3e8>
  ISP_SVC_StatEngineStage next = ISP_STAT_CFG_LAST;
34001bc2:	f013 0f01 	tst.w	r3, #1
34001bc6:	bf18      	it	ne
34001bc8:	4616      	movne	r6, r2
34001bca:	e7e3      	b.n	34001b94 <ISP_SVC_Stats_Gather+0x38c>
    if (ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_AVG)
34001bcc:	07c8      	lsls	r0, r1, #31
34001bce:	d40d      	bmi.n	34001bec <ISP_SVC_Stats_Gather+0x3e4>
    else if (ISP_SVC_StatEngine.upRequest & ISP_STAT_TYPE_BINS)
34001bd0:	0789      	lsls	r1, r1, #30
34001bd2:	d40d      	bmi.n	34001bf0 <ISP_SVC_Stats_Gather+0x3e8>
    else if (ISP_SVC_StatEngine.downRequest & ISP_STAT_TYPE_AVG)
34001bd4:	07da      	lsls	r2, r3, #31
34001bd6:	d40d      	bmi.n	34001bf4 <ISP_SVC_Stats_Gather+0x3ec>
  ISP_SVC_StatEngineStage next = ISP_STAT_CFG_LAST;
34001bd8:	f013 0f02 	tst.w	r3, #2
34001bdc:	bf18      	it	ne
34001bde:	2606      	movne	r6, #6
34001be0:	e7d8      	b.n	34001b94 <ISP_SVC_Stats_Gather+0x38c>
    next = (ISP_SVC_StatEngineStage) (current + 1);
34001be2:	3201      	adds	r2, #1
34001be4:	b2d6      	uxtb	r6, r2
    break;
34001be6:	e766      	b.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
      next = ISP_STAT_CFG_DOWN_BINS_0_2;
34001be8:	2606      	movs	r6, #6
34001bea:	e764      	b.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
    next = (ISP_SVC_StatEngineStage) ((current < ISP_STAT_CFG_LAST) ? current + 1 : ISP_STAT_CFG_UP_AVG);
34001bec:	2600      	movs	r6, #0
34001bee:	e762      	b.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
      next = ISP_STAT_CFG_UP_BINS_0_2;
34001bf0:	2601      	movs	r6, #1
34001bf2:	e760      	b.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
      next = ISP_STAT_CFG_DOWN_AVG;
34001bf4:	2605      	movs	r6, #5
34001bf6:	e75e      	b.n	34001ab6 <ISP_SVC_Stats_Gather+0x2ae>
34001bf8:	3400337c 	.word	0x3400337c

34001bfc <__assert_func>:
34001bfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
34001bfe:	4614      	mov	r4, r2
34001c00:	461a      	mov	r2, r3
34001c02:	4b09      	ldr	r3, [pc, #36]	@ (34001c28 <__assert_func+0x2c>)
34001c04:	4605      	mov	r5, r0
34001c06:	681b      	ldr	r3, [r3, #0]
34001c08:	68d8      	ldr	r0, [r3, #12]
34001c0a:	b14c      	cbz	r4, 34001c20 <__assert_func+0x24>
34001c0c:	4b07      	ldr	r3, [pc, #28]	@ (34001c2c <__assert_func+0x30>)
34001c0e:	9100      	str	r1, [sp, #0]
34001c10:	4907      	ldr	r1, [pc, #28]	@ (34001c30 <__assert_func+0x34>)
34001c12:	e9cd 3401 	strd	r3, r4, [sp, #4]
34001c16:	462b      	mov	r3, r5
34001c18:	f000 fa0c 	bl	34002034 <fiprintf>
34001c1c:	f000 fc0d 	bl	3400243a <abort>
34001c20:	4b04      	ldr	r3, [pc, #16]	@ (34001c34 <__assert_func+0x38>)
34001c22:	461c      	mov	r4, r3
34001c24:	e7f3      	b.n	34001c0e <__assert_func+0x12>
34001c26:	bf00      	nop
34001c28:	34003228 	.word	0x34003228
34001c2c:	340030d8 	.word	0x340030d8
34001c30:	340030e5 	.word	0x340030e5
34001c34:	3400305d 	.word	0x3400305d

34001c38 <sbrk_aligned>:
34001c38:	b570      	push	{r4, r5, r6, lr}
34001c3a:	4e0f      	ldr	r6, [pc, #60]	@ (34001c78 <sbrk_aligned+0x40>)
34001c3c:	460c      	mov	r4, r1
34001c3e:	4605      	mov	r5, r0
34001c40:	6831      	ldr	r1, [r6, #0]
34001c42:	b911      	cbnz	r1, 34001c4a <sbrk_aligned+0x12>
34001c44:	f000 fbaa 	bl	3400239c <_sbrk_r>
34001c48:	6030      	str	r0, [r6, #0]
34001c4a:	4621      	mov	r1, r4
34001c4c:	4628      	mov	r0, r5
34001c4e:	f000 fba5 	bl	3400239c <_sbrk_r>
34001c52:	1c43      	adds	r3, r0, #1
34001c54:	d103      	bne.n	34001c5e <sbrk_aligned+0x26>
34001c56:	f04f 34ff 	mov.w	r4, #4294967295
34001c5a:	4620      	mov	r0, r4
34001c5c:	bd70      	pop	{r4, r5, r6, pc}
34001c5e:	1cc4      	adds	r4, r0, #3
34001c60:	f024 0403 	bic.w	r4, r4, #3
34001c64:	42a0      	cmp	r0, r4
34001c66:	d0f8      	beq.n	34001c5a <sbrk_aligned+0x22>
34001c68:	1a21      	subs	r1, r4, r0
34001c6a:	4628      	mov	r0, r5
34001c6c:	f000 fb96 	bl	3400239c <_sbrk_r>
34001c70:	3001      	adds	r0, #1
34001c72:	d1f2      	bne.n	34001c5a <sbrk_aligned+0x22>
34001c74:	e7ef      	b.n	34001c56 <sbrk_aligned+0x1e>
34001c76:	bf00      	nop
34001c78:	3400372c 	.word	0x3400372c

34001c7c <_malloc_r>:
34001c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
34001c80:	1ccd      	adds	r5, r1, #3
34001c82:	4606      	mov	r6, r0
34001c84:	f025 0503 	bic.w	r5, r5, #3
34001c88:	3508      	adds	r5, #8
34001c8a:	2d0c      	cmp	r5, #12
34001c8c:	bf38      	it	cc
34001c8e:	250c      	movcc	r5, #12
34001c90:	2d00      	cmp	r5, #0
34001c92:	db01      	blt.n	34001c98 <_malloc_r+0x1c>
34001c94:	42a9      	cmp	r1, r5
34001c96:	d904      	bls.n	34001ca2 <_malloc_r+0x26>
34001c98:	230c      	movs	r3, #12
34001c9a:	6033      	str	r3, [r6, #0]
34001c9c:	2000      	movs	r0, #0
34001c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
34001ca2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 34001d78 <_malloc_r+0xfc>
34001ca6:	f000 f869 	bl	34001d7c <__malloc_lock>
34001caa:	f8d8 3000 	ldr.w	r3, [r8]
34001cae:	461c      	mov	r4, r3
34001cb0:	bb44      	cbnz	r4, 34001d04 <_malloc_r+0x88>
34001cb2:	4629      	mov	r1, r5
34001cb4:	4630      	mov	r0, r6
34001cb6:	f7ff ffbf 	bl	34001c38 <sbrk_aligned>
34001cba:	1c43      	adds	r3, r0, #1
34001cbc:	4604      	mov	r4, r0
34001cbe:	d158      	bne.n	34001d72 <_malloc_r+0xf6>
34001cc0:	f8d8 4000 	ldr.w	r4, [r8]
34001cc4:	4627      	mov	r7, r4
34001cc6:	2f00      	cmp	r7, #0
34001cc8:	d143      	bne.n	34001d52 <_malloc_r+0xd6>
34001cca:	2c00      	cmp	r4, #0
34001ccc:	d04b      	beq.n	34001d66 <_malloc_r+0xea>
34001cce:	6823      	ldr	r3, [r4, #0]
34001cd0:	4639      	mov	r1, r7
34001cd2:	4630      	mov	r0, r6
34001cd4:	eb04 0903 	add.w	r9, r4, r3
34001cd8:	f000 fb60 	bl	3400239c <_sbrk_r>
34001cdc:	4581      	cmp	r9, r0
34001cde:	d142      	bne.n	34001d66 <_malloc_r+0xea>
34001ce0:	6821      	ldr	r1, [r4, #0]
34001ce2:	4630      	mov	r0, r6
34001ce4:	1a6d      	subs	r5, r5, r1
34001ce6:	4629      	mov	r1, r5
34001ce8:	f7ff ffa6 	bl	34001c38 <sbrk_aligned>
34001cec:	3001      	adds	r0, #1
34001cee:	d03a      	beq.n	34001d66 <_malloc_r+0xea>
34001cf0:	6823      	ldr	r3, [r4, #0]
34001cf2:	442b      	add	r3, r5
34001cf4:	6023      	str	r3, [r4, #0]
34001cf6:	f8d8 3000 	ldr.w	r3, [r8]
34001cfa:	685a      	ldr	r2, [r3, #4]
34001cfc:	bb62      	cbnz	r2, 34001d58 <_malloc_r+0xdc>
34001cfe:	f8c8 7000 	str.w	r7, [r8]
34001d02:	e00f      	b.n	34001d24 <_malloc_r+0xa8>
34001d04:	6822      	ldr	r2, [r4, #0]
34001d06:	1b52      	subs	r2, r2, r5
34001d08:	d420      	bmi.n	34001d4c <_malloc_r+0xd0>
34001d0a:	2a0b      	cmp	r2, #11
34001d0c:	d917      	bls.n	34001d3e <_malloc_r+0xc2>
34001d0e:	1961      	adds	r1, r4, r5
34001d10:	42a3      	cmp	r3, r4
34001d12:	6025      	str	r5, [r4, #0]
34001d14:	bf18      	it	ne
34001d16:	6059      	strne	r1, [r3, #4]
34001d18:	6863      	ldr	r3, [r4, #4]
34001d1a:	bf08      	it	eq
34001d1c:	f8c8 1000 	streq.w	r1, [r8]
34001d20:	5162      	str	r2, [r4, r5]
34001d22:	604b      	str	r3, [r1, #4]
34001d24:	4630      	mov	r0, r6
34001d26:	f000 f82f 	bl	34001d88 <__malloc_unlock>
34001d2a:	f104 000b 	add.w	r0, r4, #11
34001d2e:	1d23      	adds	r3, r4, #4
34001d30:	f020 0007 	bic.w	r0, r0, #7
34001d34:	1ac2      	subs	r2, r0, r3
34001d36:	bf1c      	itt	ne
34001d38:	1a1b      	subne	r3, r3, r0
34001d3a:	50a3      	strne	r3, [r4, r2]
34001d3c:	e7af      	b.n	34001c9e <_malloc_r+0x22>
34001d3e:	6862      	ldr	r2, [r4, #4]
34001d40:	42a3      	cmp	r3, r4
34001d42:	bf0c      	ite	eq
34001d44:	f8c8 2000 	streq.w	r2, [r8]
34001d48:	605a      	strne	r2, [r3, #4]
34001d4a:	e7eb      	b.n	34001d24 <_malloc_r+0xa8>
34001d4c:	4623      	mov	r3, r4
34001d4e:	6864      	ldr	r4, [r4, #4]
34001d50:	e7ae      	b.n	34001cb0 <_malloc_r+0x34>
34001d52:	463c      	mov	r4, r7
34001d54:	687f      	ldr	r7, [r7, #4]
34001d56:	e7b6      	b.n	34001cc6 <_malloc_r+0x4a>
34001d58:	461a      	mov	r2, r3
34001d5a:	685b      	ldr	r3, [r3, #4]
34001d5c:	42a3      	cmp	r3, r4
34001d5e:	d1fb      	bne.n	34001d58 <_malloc_r+0xdc>
34001d60:	2300      	movs	r3, #0
34001d62:	6053      	str	r3, [r2, #4]
34001d64:	e7de      	b.n	34001d24 <_malloc_r+0xa8>
34001d66:	230c      	movs	r3, #12
34001d68:	4630      	mov	r0, r6
34001d6a:	6033      	str	r3, [r6, #0]
34001d6c:	f000 f80c 	bl	34001d88 <__malloc_unlock>
34001d70:	e794      	b.n	34001c9c <_malloc_r+0x20>
34001d72:	6005      	str	r5, [r0, #0]
34001d74:	e7d6      	b.n	34001d24 <_malloc_r+0xa8>
34001d76:	bf00      	nop
34001d78:	34003730 	.word	0x34003730

34001d7c <__malloc_lock>:
34001d7c:	4801      	ldr	r0, [pc, #4]	@ (34001d84 <__malloc_lock+0x8>)
34001d7e:	f000 bb5a 	b.w	34002436 <__retarget_lock_acquire_recursive>
34001d82:	bf00      	nop
34001d84:	34003874 	.word	0x34003874

34001d88 <__malloc_unlock>:
34001d88:	4801      	ldr	r0, [pc, #4]	@ (34001d90 <__malloc_unlock+0x8>)
34001d8a:	f000 bb55 	b.w	34002438 <__retarget_lock_release_recursive>
34001d8e:	bf00      	nop
34001d90:	34003874 	.word	0x34003874

34001d94 <__sflush_r>:
34001d94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
34001d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
34001d9c:	0716      	lsls	r6, r2, #28
34001d9e:	4605      	mov	r5, r0
34001da0:	460c      	mov	r4, r1
34001da2:	d454      	bmi.n	34001e4e <__sflush_r+0xba>
34001da4:	684b      	ldr	r3, [r1, #4]
34001da6:	2b00      	cmp	r3, #0
34001da8:	dc02      	bgt.n	34001db0 <__sflush_r+0x1c>
34001daa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
34001dac:	2b00      	cmp	r3, #0
34001dae:	dd48      	ble.n	34001e42 <__sflush_r+0xae>
34001db0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
34001db2:	2e00      	cmp	r6, #0
34001db4:	d045      	beq.n	34001e42 <__sflush_r+0xae>
34001db6:	2300      	movs	r3, #0
34001db8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
34001dbc:	682f      	ldr	r7, [r5, #0]
34001dbe:	6a21      	ldr	r1, [r4, #32]
34001dc0:	602b      	str	r3, [r5, #0]
34001dc2:	d030      	beq.n	34001e26 <__sflush_r+0x92>
34001dc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
34001dc6:	89a3      	ldrh	r3, [r4, #12]
34001dc8:	0759      	lsls	r1, r3, #29
34001dca:	d505      	bpl.n	34001dd8 <__sflush_r+0x44>
34001dcc:	6863      	ldr	r3, [r4, #4]
34001dce:	1ad2      	subs	r2, r2, r3
34001dd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
34001dd2:	b10b      	cbz	r3, 34001dd8 <__sflush_r+0x44>
34001dd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34001dd6:	1ad2      	subs	r2, r2, r3
34001dd8:	2300      	movs	r3, #0
34001dda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
34001ddc:	6a21      	ldr	r1, [r4, #32]
34001dde:	4628      	mov	r0, r5
34001de0:	47b0      	blx	r6
34001de2:	1c43      	adds	r3, r0, #1
34001de4:	89a3      	ldrh	r3, [r4, #12]
34001de6:	d106      	bne.n	34001df6 <__sflush_r+0x62>
34001de8:	6829      	ldr	r1, [r5, #0]
34001dea:	291d      	cmp	r1, #29
34001dec:	d82b      	bhi.n	34001e46 <__sflush_r+0xb2>
34001dee:	4a2a      	ldr	r2, [pc, #168]	@ (34001e98 <__sflush_r+0x104>)
34001df0:	40ca      	lsrs	r2, r1
34001df2:	07d6      	lsls	r6, r2, #31
34001df4:	d527      	bpl.n	34001e46 <__sflush_r+0xb2>
34001df6:	2200      	movs	r2, #0
34001df8:	04d9      	lsls	r1, r3, #19
34001dfa:	6062      	str	r2, [r4, #4]
34001dfc:	6922      	ldr	r2, [r4, #16]
34001dfe:	6022      	str	r2, [r4, #0]
34001e00:	d504      	bpl.n	34001e0c <__sflush_r+0x78>
34001e02:	1c42      	adds	r2, r0, #1
34001e04:	d101      	bne.n	34001e0a <__sflush_r+0x76>
34001e06:	682b      	ldr	r3, [r5, #0]
34001e08:	b903      	cbnz	r3, 34001e0c <__sflush_r+0x78>
34001e0a:	6560      	str	r0, [r4, #84]	@ 0x54
34001e0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
34001e0e:	602f      	str	r7, [r5, #0]
34001e10:	b1b9      	cbz	r1, 34001e42 <__sflush_r+0xae>
34001e12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
34001e16:	4299      	cmp	r1, r3
34001e18:	d002      	beq.n	34001e20 <__sflush_r+0x8c>
34001e1a:	4628      	mov	r0, r5
34001e1c:	f000 fb14 	bl	34002448 <_free_r>
34001e20:	2300      	movs	r3, #0
34001e22:	6363      	str	r3, [r4, #52]	@ 0x34
34001e24:	e00d      	b.n	34001e42 <__sflush_r+0xae>
34001e26:	2301      	movs	r3, #1
34001e28:	4628      	mov	r0, r5
34001e2a:	47b0      	blx	r6
34001e2c:	4602      	mov	r2, r0
34001e2e:	1c50      	adds	r0, r2, #1
34001e30:	d1c9      	bne.n	34001dc6 <__sflush_r+0x32>
34001e32:	682b      	ldr	r3, [r5, #0]
34001e34:	2b00      	cmp	r3, #0
34001e36:	d0c6      	beq.n	34001dc6 <__sflush_r+0x32>
34001e38:	2b1d      	cmp	r3, #29
34001e3a:	d001      	beq.n	34001e40 <__sflush_r+0xac>
34001e3c:	2b16      	cmp	r3, #22
34001e3e:	d11d      	bne.n	34001e7c <__sflush_r+0xe8>
34001e40:	602f      	str	r7, [r5, #0]
34001e42:	2000      	movs	r0, #0
34001e44:	e021      	b.n	34001e8a <__sflush_r+0xf6>
34001e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34001e4a:	b21b      	sxth	r3, r3
34001e4c:	e01a      	b.n	34001e84 <__sflush_r+0xf0>
34001e4e:	690f      	ldr	r7, [r1, #16]
34001e50:	2f00      	cmp	r7, #0
34001e52:	d0f6      	beq.n	34001e42 <__sflush_r+0xae>
34001e54:	0793      	lsls	r3, r2, #30
34001e56:	680e      	ldr	r6, [r1, #0]
34001e58:	600f      	str	r7, [r1, #0]
34001e5a:	bf0c      	ite	eq
34001e5c:	694b      	ldreq	r3, [r1, #20]
34001e5e:	2300      	movne	r3, #0
34001e60:	eba6 0807 	sub.w	r8, r6, r7
34001e64:	608b      	str	r3, [r1, #8]
34001e66:	f1b8 0f00 	cmp.w	r8, #0
34001e6a:	ddea      	ble.n	34001e42 <__sflush_r+0xae>
34001e6c:	4643      	mov	r3, r8
34001e6e:	463a      	mov	r2, r7
34001e70:	6a21      	ldr	r1, [r4, #32]
34001e72:	4628      	mov	r0, r5
34001e74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
34001e76:	47b0      	blx	r6
34001e78:	2800      	cmp	r0, #0
34001e7a:	dc08      	bgt.n	34001e8e <__sflush_r+0xfa>
34001e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
34001e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34001e84:	f04f 30ff 	mov.w	r0, #4294967295
34001e88:	81a3      	strh	r3, [r4, #12]
34001e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
34001e8e:	4407      	add	r7, r0
34001e90:	eba8 0800 	sub.w	r8, r8, r0
34001e94:	e7e7      	b.n	34001e66 <__sflush_r+0xd2>
34001e96:	bf00      	nop
34001e98:	20400001 	.word	0x20400001

34001e9c <_fflush_r>:
34001e9c:	b538      	push	{r3, r4, r5, lr}
34001e9e:	690b      	ldr	r3, [r1, #16]
34001ea0:	4605      	mov	r5, r0
34001ea2:	460c      	mov	r4, r1
34001ea4:	b913      	cbnz	r3, 34001eac <_fflush_r+0x10>
34001ea6:	2500      	movs	r5, #0
34001ea8:	4628      	mov	r0, r5
34001eaa:	bd38      	pop	{r3, r4, r5, pc}
34001eac:	b118      	cbz	r0, 34001eb6 <_fflush_r+0x1a>
34001eae:	6a03      	ldr	r3, [r0, #32]
34001eb0:	b90b      	cbnz	r3, 34001eb6 <_fflush_r+0x1a>
34001eb2:	f000 f8a7 	bl	34002004 <__sinit>
34001eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
34001eba:	2b00      	cmp	r3, #0
34001ebc:	d0f3      	beq.n	34001ea6 <_fflush_r+0xa>
34001ebe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
34001ec0:	07d0      	lsls	r0, r2, #31
34001ec2:	d404      	bmi.n	34001ece <_fflush_r+0x32>
34001ec4:	0599      	lsls	r1, r3, #22
34001ec6:	d402      	bmi.n	34001ece <_fflush_r+0x32>
34001ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
34001eca:	f000 fab4 	bl	34002436 <__retarget_lock_acquire_recursive>
34001ece:	4628      	mov	r0, r5
34001ed0:	4621      	mov	r1, r4
34001ed2:	f7ff ff5f 	bl	34001d94 <__sflush_r>
34001ed6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
34001ed8:	4605      	mov	r5, r0
34001eda:	07da      	lsls	r2, r3, #31
34001edc:	d4e4      	bmi.n	34001ea8 <_fflush_r+0xc>
34001ede:	89a3      	ldrh	r3, [r4, #12]
34001ee0:	059b      	lsls	r3, r3, #22
34001ee2:	d4e1      	bmi.n	34001ea8 <_fflush_r+0xc>
34001ee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
34001ee6:	f000 faa7 	bl	34002438 <__retarget_lock_release_recursive>
34001eea:	e7dd      	b.n	34001ea8 <_fflush_r+0xc>

34001eec <std>:
34001eec:	2300      	movs	r3, #0
34001eee:	b510      	push	{r4, lr}
34001ef0:	4604      	mov	r4, r0
34001ef2:	6083      	str	r3, [r0, #8]
34001ef4:	8181      	strh	r1, [r0, #12]
34001ef6:	4619      	mov	r1, r3
34001ef8:	6643      	str	r3, [r0, #100]	@ 0x64
34001efa:	81c2      	strh	r2, [r0, #14]
34001efc:	2208      	movs	r2, #8
34001efe:	6183      	str	r3, [r0, #24]
34001f00:	e9c0 3300 	strd	r3, r3, [r0]
34001f04:	e9c0 3304 	strd	r3, r3, [r0, #16]
34001f08:	305c      	adds	r0, #92	@ 0x5c
34001f0a:	f000 fa0b 	bl	34002324 <memset>
34001f0e:	4b0d      	ldr	r3, [pc, #52]	@ (34001f44 <std+0x58>)
34001f10:	6224      	str	r4, [r4, #32]
34001f12:	6263      	str	r3, [r4, #36]	@ 0x24
34001f14:	4b0c      	ldr	r3, [pc, #48]	@ (34001f48 <std+0x5c>)
34001f16:	62a3      	str	r3, [r4, #40]	@ 0x28
34001f18:	4b0c      	ldr	r3, [pc, #48]	@ (34001f4c <std+0x60>)
34001f1a:	62e3      	str	r3, [r4, #44]	@ 0x2c
34001f1c:	4b0c      	ldr	r3, [pc, #48]	@ (34001f50 <std+0x64>)
34001f1e:	6323      	str	r3, [r4, #48]	@ 0x30
34001f20:	4b0c      	ldr	r3, [pc, #48]	@ (34001f54 <std+0x68>)
34001f22:	429c      	cmp	r4, r3
34001f24:	d006      	beq.n	34001f34 <std+0x48>
34001f26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
34001f2a:	4294      	cmp	r4, r2
34001f2c:	d002      	beq.n	34001f34 <std+0x48>
34001f2e:	33d0      	adds	r3, #208	@ 0xd0
34001f30:	429c      	cmp	r4, r3
34001f32:	d105      	bne.n	34001f40 <std+0x54>
34001f34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
34001f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
34001f3c:	f000 ba7a 	b.w	34002434 <__retarget_lock_init_recursive>
34001f40:	bd10      	pop	{r4, pc}
34001f42:	bf00      	nop
34001f44:	34002175 	.word	0x34002175
34001f48:	34002197 	.word	0x34002197
34001f4c:	340021cf 	.word	0x340021cf
34001f50:	340021f3 	.word	0x340021f3
34001f54:	34003734 	.word	0x34003734

34001f58 <stdio_exit_handler>:
34001f58:	4a02      	ldr	r2, [pc, #8]	@ (34001f64 <stdio_exit_handler+0xc>)
34001f5a:	4903      	ldr	r1, [pc, #12]	@ (34001f68 <stdio_exit_handler+0x10>)
34001f5c:	4803      	ldr	r0, [pc, #12]	@ (34001f6c <stdio_exit_handler+0x14>)
34001f5e:	f000 b87b 	b.w	34002058 <_fwalk_sglue>
34001f62:	bf00      	nop
34001f64:	3400321c 	.word	0x3400321c
34001f68:	34001e9d 	.word	0x34001e9d
34001f6c:	3400322c 	.word	0x3400322c

34001f70 <cleanup_stdio>:
34001f70:	6841      	ldr	r1, [r0, #4]
34001f72:	4b0c      	ldr	r3, [pc, #48]	@ (34001fa4 <cleanup_stdio+0x34>)
34001f74:	4299      	cmp	r1, r3
34001f76:	b510      	push	{r4, lr}
34001f78:	4604      	mov	r4, r0
34001f7a:	d001      	beq.n	34001f80 <cleanup_stdio+0x10>
34001f7c:	f7ff ff8e 	bl	34001e9c <_fflush_r>
34001f80:	68a1      	ldr	r1, [r4, #8]
34001f82:	4b09      	ldr	r3, [pc, #36]	@ (34001fa8 <cleanup_stdio+0x38>)
34001f84:	4299      	cmp	r1, r3
34001f86:	d002      	beq.n	34001f8e <cleanup_stdio+0x1e>
34001f88:	4620      	mov	r0, r4
34001f8a:	f7ff ff87 	bl	34001e9c <_fflush_r>
34001f8e:	68e1      	ldr	r1, [r4, #12]
34001f90:	4b06      	ldr	r3, [pc, #24]	@ (34001fac <cleanup_stdio+0x3c>)
34001f92:	4299      	cmp	r1, r3
34001f94:	d004      	beq.n	34001fa0 <cleanup_stdio+0x30>
34001f96:	4620      	mov	r0, r4
34001f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
34001f9c:	f7ff bf7e 	b.w	34001e9c <_fflush_r>
34001fa0:	bd10      	pop	{r4, pc}
34001fa2:	bf00      	nop
34001fa4:	34003734 	.word	0x34003734
34001fa8:	3400379c 	.word	0x3400379c
34001fac:	34003804 	.word	0x34003804

34001fb0 <global_stdio_init.part.0>:
34001fb0:	b510      	push	{r4, lr}
34001fb2:	4b0b      	ldr	r3, [pc, #44]	@ (34001fe0 <global_stdio_init.part.0+0x30>)
34001fb4:	2104      	movs	r1, #4
34001fb6:	4c0b      	ldr	r4, [pc, #44]	@ (34001fe4 <global_stdio_init.part.0+0x34>)
34001fb8:	4a0b      	ldr	r2, [pc, #44]	@ (34001fe8 <global_stdio_init.part.0+0x38>)
34001fba:	4620      	mov	r0, r4
34001fbc:	601a      	str	r2, [r3, #0]
34001fbe:	2200      	movs	r2, #0
34001fc0:	f7ff ff94 	bl	34001eec <std>
34001fc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
34001fc8:	2201      	movs	r2, #1
34001fca:	2109      	movs	r1, #9
34001fcc:	f7ff ff8e 	bl	34001eec <std>
34001fd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
34001fd4:	2202      	movs	r2, #2
34001fd6:	2112      	movs	r1, #18
34001fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
34001fdc:	f7ff bf86 	b.w	34001eec <std>
34001fe0:	3400386c 	.word	0x3400386c
34001fe4:	34003734 	.word	0x34003734
34001fe8:	34001f59 	.word	0x34001f59

34001fec <__sfp_lock_acquire>:
34001fec:	4801      	ldr	r0, [pc, #4]	@ (34001ff4 <__sfp_lock_acquire+0x8>)
34001fee:	f000 ba22 	b.w	34002436 <__retarget_lock_acquire_recursive>
34001ff2:	bf00      	nop
34001ff4:	34003875 	.word	0x34003875

34001ff8 <__sfp_lock_release>:
34001ff8:	4801      	ldr	r0, [pc, #4]	@ (34002000 <__sfp_lock_release+0x8>)
34001ffa:	f000 ba1d 	b.w	34002438 <__retarget_lock_release_recursive>
34001ffe:	bf00      	nop
34002000:	34003875 	.word	0x34003875

34002004 <__sinit>:
34002004:	b510      	push	{r4, lr}
34002006:	4604      	mov	r4, r0
34002008:	f7ff fff0 	bl	34001fec <__sfp_lock_acquire>
3400200c:	6a23      	ldr	r3, [r4, #32]
3400200e:	b11b      	cbz	r3, 34002018 <__sinit+0x14>
34002010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
34002014:	f7ff bff0 	b.w	34001ff8 <__sfp_lock_release>
34002018:	4b04      	ldr	r3, [pc, #16]	@ (3400202c <__sinit+0x28>)
3400201a:	6223      	str	r3, [r4, #32]
3400201c:	4b04      	ldr	r3, [pc, #16]	@ (34002030 <__sinit+0x2c>)
3400201e:	681b      	ldr	r3, [r3, #0]
34002020:	2b00      	cmp	r3, #0
34002022:	d1f5      	bne.n	34002010 <__sinit+0xc>
34002024:	f7ff ffc4 	bl	34001fb0 <global_stdio_init.part.0>
34002028:	e7f2      	b.n	34002010 <__sinit+0xc>
3400202a:	bf00      	nop
3400202c:	34001f71 	.word	0x34001f71
34002030:	3400386c 	.word	0x3400386c

34002034 <fiprintf>:
34002034:	b40e      	push	{r1, r2, r3}
34002036:	b503      	push	{r0, r1, lr}
34002038:	ab03      	add	r3, sp, #12
3400203a:	4601      	mov	r1, r0
3400203c:	4805      	ldr	r0, [pc, #20]	@ (34002054 <fiprintf+0x20>)
3400203e:	f853 2b04 	ldr.w	r2, [r3], #4
34002042:	6800      	ldr	r0, [r0, #0]
34002044:	9301      	str	r3, [sp, #4]
34002046:	f000 fa73 	bl	34002530 <_vfiprintf_r>
3400204a:	b002      	add	sp, #8
3400204c:	f85d eb04 	ldr.w	lr, [sp], #4
34002050:	b003      	add	sp, #12
34002052:	4770      	bx	lr
34002054:	34003228 	.word	0x34003228

34002058 <_fwalk_sglue>:
34002058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3400205c:	4607      	mov	r7, r0
3400205e:	4688      	mov	r8, r1
34002060:	4614      	mov	r4, r2
34002062:	2600      	movs	r6, #0
34002064:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
34002068:	f1b9 0901 	subs.w	r9, r9, #1
3400206c:	d505      	bpl.n	3400207a <_fwalk_sglue+0x22>
3400206e:	6824      	ldr	r4, [r4, #0]
34002070:	2c00      	cmp	r4, #0
34002072:	d1f7      	bne.n	34002064 <_fwalk_sglue+0xc>
34002074:	4630      	mov	r0, r6
34002076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3400207a:	89ab      	ldrh	r3, [r5, #12]
3400207c:	2b01      	cmp	r3, #1
3400207e:	d907      	bls.n	34002090 <_fwalk_sglue+0x38>
34002080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
34002084:	3301      	adds	r3, #1
34002086:	d003      	beq.n	34002090 <_fwalk_sglue+0x38>
34002088:	4629      	mov	r1, r5
3400208a:	4638      	mov	r0, r7
3400208c:	47c0      	blx	r8
3400208e:	4306      	orrs	r6, r0
34002090:	3568      	adds	r5, #104	@ 0x68
34002092:	e7e9      	b.n	34002068 <_fwalk_sglue+0x10>

34002094 <iprintf>:
34002094:	b40f      	push	{r0, r1, r2, r3}
34002096:	b507      	push	{r0, r1, r2, lr}
34002098:	4906      	ldr	r1, [pc, #24]	@ (340020b4 <iprintf+0x20>)
3400209a:	ab04      	add	r3, sp, #16
3400209c:	6808      	ldr	r0, [r1, #0]
3400209e:	f853 2b04 	ldr.w	r2, [r3], #4
340020a2:	6881      	ldr	r1, [r0, #8]
340020a4:	9301      	str	r3, [sp, #4]
340020a6:	f000 fa43 	bl	34002530 <_vfiprintf_r>
340020aa:	b003      	add	sp, #12
340020ac:	f85d eb04 	ldr.w	lr, [sp], #4
340020b0:	b004      	add	sp, #16
340020b2:	4770      	bx	lr
340020b4:	34003228 	.word	0x34003228

340020b8 <_puts_r>:
340020b8:	6a03      	ldr	r3, [r0, #32]
340020ba:	b570      	push	{r4, r5, r6, lr}
340020bc:	4605      	mov	r5, r0
340020be:	460e      	mov	r6, r1
340020c0:	6884      	ldr	r4, [r0, #8]
340020c2:	b90b      	cbnz	r3, 340020c8 <_puts_r+0x10>
340020c4:	f7ff ff9e 	bl	34002004 <__sinit>
340020c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
340020ca:	07db      	lsls	r3, r3, #31
340020cc:	d405      	bmi.n	340020da <_puts_r+0x22>
340020ce:	89a3      	ldrh	r3, [r4, #12]
340020d0:	0598      	lsls	r0, r3, #22
340020d2:	d402      	bmi.n	340020da <_puts_r+0x22>
340020d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
340020d6:	f000 f9ae 	bl	34002436 <__retarget_lock_acquire_recursive>
340020da:	89a3      	ldrh	r3, [r4, #12]
340020dc:	0719      	lsls	r1, r3, #28
340020de:	d502      	bpl.n	340020e6 <_puts_r+0x2e>
340020e0:	6923      	ldr	r3, [r4, #16]
340020e2:	2b00      	cmp	r3, #0
340020e4:	d135      	bne.n	34002152 <_puts_r+0x9a>
340020e6:	4621      	mov	r1, r4
340020e8:	4628      	mov	r0, r5
340020ea:	f000 f8c5 	bl	34002278 <__swsetup_r>
340020ee:	b380      	cbz	r0, 34002152 <_puts_r+0x9a>
340020f0:	f04f 35ff 	mov.w	r5, #4294967295
340020f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
340020f6:	07da      	lsls	r2, r3, #31
340020f8:	d405      	bmi.n	34002106 <_puts_r+0x4e>
340020fa:	89a3      	ldrh	r3, [r4, #12]
340020fc:	059b      	lsls	r3, r3, #22
340020fe:	d402      	bmi.n	34002106 <_puts_r+0x4e>
34002100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
34002102:	f000 f999 	bl	34002438 <__retarget_lock_release_recursive>
34002106:	4628      	mov	r0, r5
34002108:	bd70      	pop	{r4, r5, r6, pc}
3400210a:	2b00      	cmp	r3, #0
3400210c:	da04      	bge.n	34002118 <_puts_r+0x60>
3400210e:	69a2      	ldr	r2, [r4, #24]
34002110:	429a      	cmp	r2, r3
34002112:	dc17      	bgt.n	34002144 <_puts_r+0x8c>
34002114:	290a      	cmp	r1, #10
34002116:	d015      	beq.n	34002144 <_puts_r+0x8c>
34002118:	6823      	ldr	r3, [r4, #0]
3400211a:	1c5a      	adds	r2, r3, #1
3400211c:	6022      	str	r2, [r4, #0]
3400211e:	7019      	strb	r1, [r3, #0]
34002120:	68a3      	ldr	r3, [r4, #8]
34002122:	f816 1f01 	ldrb.w	r1, [r6, #1]!
34002126:	3b01      	subs	r3, #1
34002128:	60a3      	str	r3, [r4, #8]
3400212a:	2900      	cmp	r1, #0
3400212c:	d1ed      	bne.n	3400210a <_puts_r+0x52>
3400212e:	2b00      	cmp	r3, #0
34002130:	da11      	bge.n	34002156 <_puts_r+0x9e>
34002132:	4622      	mov	r2, r4
34002134:	210a      	movs	r1, #10
34002136:	4628      	mov	r0, r5
34002138:	f000 f85f 	bl	340021fa <__swbuf_r>
3400213c:	3001      	adds	r0, #1
3400213e:	d0d7      	beq.n	340020f0 <_puts_r+0x38>
34002140:	250a      	movs	r5, #10
34002142:	e7d7      	b.n	340020f4 <_puts_r+0x3c>
34002144:	4622      	mov	r2, r4
34002146:	4628      	mov	r0, r5
34002148:	f000 f857 	bl	340021fa <__swbuf_r>
3400214c:	3001      	adds	r0, #1
3400214e:	d1e7      	bne.n	34002120 <_puts_r+0x68>
34002150:	e7ce      	b.n	340020f0 <_puts_r+0x38>
34002152:	3e01      	subs	r6, #1
34002154:	e7e4      	b.n	34002120 <_puts_r+0x68>
34002156:	6823      	ldr	r3, [r4, #0]
34002158:	1c5a      	adds	r2, r3, #1
3400215a:	6022      	str	r2, [r4, #0]
3400215c:	220a      	movs	r2, #10
3400215e:	701a      	strb	r2, [r3, #0]
34002160:	e7ee      	b.n	34002140 <_puts_r+0x88>
	...

34002164 <puts>:
34002164:	4b02      	ldr	r3, [pc, #8]	@ (34002170 <puts+0xc>)
34002166:	4601      	mov	r1, r0
34002168:	6818      	ldr	r0, [r3, #0]
3400216a:	f7ff bfa5 	b.w	340020b8 <_puts_r>
3400216e:	bf00      	nop
34002170:	34003228 	.word	0x34003228

34002174 <__sread>:
34002174:	b510      	push	{r4, lr}
34002176:	460c      	mov	r4, r1
34002178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3400217c:	f000 f8fc 	bl	34002378 <_read_r>
34002180:	2800      	cmp	r0, #0
34002182:	bfab      	itete	ge
34002184:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
34002186:	89a3      	ldrhlt	r3, [r4, #12]
34002188:	181b      	addge	r3, r3, r0
3400218a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
3400218e:	bfac      	ite	ge
34002190:	6563      	strge	r3, [r4, #84]	@ 0x54
34002192:	81a3      	strhlt	r3, [r4, #12]
34002194:	bd10      	pop	{r4, pc}

34002196 <__swrite>:
34002196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400219a:	461f      	mov	r7, r3
3400219c:	898b      	ldrh	r3, [r1, #12]
3400219e:	4605      	mov	r5, r0
340021a0:	460c      	mov	r4, r1
340021a2:	05db      	lsls	r3, r3, #23
340021a4:	4616      	mov	r6, r2
340021a6:	d505      	bpl.n	340021b4 <__swrite+0x1e>
340021a8:	2302      	movs	r3, #2
340021aa:	2200      	movs	r2, #0
340021ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
340021b0:	f000 f8d0 	bl	34002354 <_lseek_r>
340021b4:	89a3      	ldrh	r3, [r4, #12]
340021b6:	4632      	mov	r2, r6
340021b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
340021bc:	4628      	mov	r0, r5
340021be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
340021c2:	81a3      	strh	r3, [r4, #12]
340021c4:	463b      	mov	r3, r7
340021c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
340021ca:	f000 b8f7 	b.w	340023bc <_write_r>

340021ce <__sseek>:
340021ce:	b510      	push	{r4, lr}
340021d0:	460c      	mov	r4, r1
340021d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
340021d6:	f000 f8bd 	bl	34002354 <_lseek_r>
340021da:	1c43      	adds	r3, r0, #1
340021dc:	89a3      	ldrh	r3, [r4, #12]
340021de:	bf15      	itete	ne
340021e0:	6560      	strne	r0, [r4, #84]	@ 0x54
340021e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
340021e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
340021ea:	81a3      	strheq	r3, [r4, #12]
340021ec:	bf18      	it	ne
340021ee:	81a3      	strhne	r3, [r4, #12]
340021f0:	bd10      	pop	{r4, pc}

340021f2 <__sclose>:
340021f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
340021f6:	f000 b89d 	b.w	34002334 <_close_r>

340021fa <__swbuf_r>:
340021fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
340021fc:	460e      	mov	r6, r1
340021fe:	4614      	mov	r4, r2
34002200:	4605      	mov	r5, r0
34002202:	b118      	cbz	r0, 3400220c <__swbuf_r+0x12>
34002204:	6a03      	ldr	r3, [r0, #32]
34002206:	b90b      	cbnz	r3, 3400220c <__swbuf_r+0x12>
34002208:	f7ff fefc 	bl	34002004 <__sinit>
3400220c:	69a3      	ldr	r3, [r4, #24]
3400220e:	60a3      	str	r3, [r4, #8]
34002210:	89a3      	ldrh	r3, [r4, #12]
34002212:	071a      	lsls	r2, r3, #28
34002214:	d501      	bpl.n	3400221a <__swbuf_r+0x20>
34002216:	6923      	ldr	r3, [r4, #16]
34002218:	b943      	cbnz	r3, 3400222c <__swbuf_r+0x32>
3400221a:	4621      	mov	r1, r4
3400221c:	4628      	mov	r0, r5
3400221e:	f000 f82b 	bl	34002278 <__swsetup_r>
34002222:	b118      	cbz	r0, 3400222c <__swbuf_r+0x32>
34002224:	f04f 37ff 	mov.w	r7, #4294967295
34002228:	4638      	mov	r0, r7
3400222a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
3400222c:	6823      	ldr	r3, [r4, #0]
3400222e:	b2f6      	uxtb	r6, r6
34002230:	6922      	ldr	r2, [r4, #16]
34002232:	4637      	mov	r7, r6
34002234:	1a98      	subs	r0, r3, r2
34002236:	6963      	ldr	r3, [r4, #20]
34002238:	4283      	cmp	r3, r0
3400223a:	dc05      	bgt.n	34002248 <__swbuf_r+0x4e>
3400223c:	4621      	mov	r1, r4
3400223e:	4628      	mov	r0, r5
34002240:	f7ff fe2c 	bl	34001e9c <_fflush_r>
34002244:	2800      	cmp	r0, #0
34002246:	d1ed      	bne.n	34002224 <__swbuf_r+0x2a>
34002248:	68a3      	ldr	r3, [r4, #8]
3400224a:	3b01      	subs	r3, #1
3400224c:	60a3      	str	r3, [r4, #8]
3400224e:	6823      	ldr	r3, [r4, #0]
34002250:	1c5a      	adds	r2, r3, #1
34002252:	6022      	str	r2, [r4, #0]
34002254:	701e      	strb	r6, [r3, #0]
34002256:	1c43      	adds	r3, r0, #1
34002258:	6962      	ldr	r2, [r4, #20]
3400225a:	429a      	cmp	r2, r3
3400225c:	d004      	beq.n	34002268 <__swbuf_r+0x6e>
3400225e:	89a3      	ldrh	r3, [r4, #12]
34002260:	07db      	lsls	r3, r3, #31
34002262:	d5e1      	bpl.n	34002228 <__swbuf_r+0x2e>
34002264:	2e0a      	cmp	r6, #10
34002266:	d1df      	bne.n	34002228 <__swbuf_r+0x2e>
34002268:	4621      	mov	r1, r4
3400226a:	4628      	mov	r0, r5
3400226c:	f7ff fe16 	bl	34001e9c <_fflush_r>
34002270:	2800      	cmp	r0, #0
34002272:	d0d9      	beq.n	34002228 <__swbuf_r+0x2e>
34002274:	e7d6      	b.n	34002224 <__swbuf_r+0x2a>
	...

34002278 <__swsetup_r>:
34002278:	b538      	push	{r3, r4, r5, lr}
3400227a:	4b29      	ldr	r3, [pc, #164]	@ (34002320 <__swsetup_r+0xa8>)
3400227c:	4605      	mov	r5, r0
3400227e:	460c      	mov	r4, r1
34002280:	6818      	ldr	r0, [r3, #0]
34002282:	b118      	cbz	r0, 3400228c <__swsetup_r+0x14>
34002284:	6a03      	ldr	r3, [r0, #32]
34002286:	b90b      	cbnz	r3, 3400228c <__swsetup_r+0x14>
34002288:	f7ff febc 	bl	34002004 <__sinit>
3400228c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
34002290:	0719      	lsls	r1, r3, #28
34002292:	d422      	bmi.n	340022da <__swsetup_r+0x62>
34002294:	06da      	lsls	r2, r3, #27
34002296:	d407      	bmi.n	340022a8 <__swsetup_r+0x30>
34002298:	2209      	movs	r2, #9
3400229a:	602a      	str	r2, [r5, #0]
3400229c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
340022a0:	f04f 30ff 	mov.w	r0, #4294967295
340022a4:	81a3      	strh	r3, [r4, #12]
340022a6:	e033      	b.n	34002310 <__swsetup_r+0x98>
340022a8:	0758      	lsls	r0, r3, #29
340022aa:	d512      	bpl.n	340022d2 <__swsetup_r+0x5a>
340022ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
340022ae:	b141      	cbz	r1, 340022c2 <__swsetup_r+0x4a>
340022b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
340022b4:	4299      	cmp	r1, r3
340022b6:	d002      	beq.n	340022be <__swsetup_r+0x46>
340022b8:	4628      	mov	r0, r5
340022ba:	f000 f8c5 	bl	34002448 <_free_r>
340022be:	2300      	movs	r3, #0
340022c0:	6363      	str	r3, [r4, #52]	@ 0x34
340022c2:	89a3      	ldrh	r3, [r4, #12]
340022c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
340022c8:	81a3      	strh	r3, [r4, #12]
340022ca:	2300      	movs	r3, #0
340022cc:	6063      	str	r3, [r4, #4]
340022ce:	6923      	ldr	r3, [r4, #16]
340022d0:	6023      	str	r3, [r4, #0]
340022d2:	89a3      	ldrh	r3, [r4, #12]
340022d4:	f043 0308 	orr.w	r3, r3, #8
340022d8:	81a3      	strh	r3, [r4, #12]
340022da:	6923      	ldr	r3, [r4, #16]
340022dc:	b94b      	cbnz	r3, 340022f2 <__swsetup_r+0x7a>
340022de:	89a3      	ldrh	r3, [r4, #12]
340022e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
340022e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
340022e8:	d003      	beq.n	340022f2 <__swsetup_r+0x7a>
340022ea:	4621      	mov	r1, r4
340022ec:	4628      	mov	r0, r5
340022ee:	f000 fbec 	bl	34002aca <__smakebuf_r>
340022f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
340022f6:	f013 0201 	ands.w	r2, r3, #1
340022fa:	d00a      	beq.n	34002312 <__swsetup_r+0x9a>
340022fc:	2200      	movs	r2, #0
340022fe:	60a2      	str	r2, [r4, #8]
34002300:	6962      	ldr	r2, [r4, #20]
34002302:	4252      	negs	r2, r2
34002304:	61a2      	str	r2, [r4, #24]
34002306:	6922      	ldr	r2, [r4, #16]
34002308:	b942      	cbnz	r2, 3400231c <__swsetup_r+0xa4>
3400230a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
3400230e:	d1c5      	bne.n	3400229c <__swsetup_r+0x24>
34002310:	bd38      	pop	{r3, r4, r5, pc}
34002312:	0799      	lsls	r1, r3, #30
34002314:	bf58      	it	pl
34002316:	6962      	ldrpl	r2, [r4, #20]
34002318:	60a2      	str	r2, [r4, #8]
3400231a:	e7f4      	b.n	34002306 <__swsetup_r+0x8e>
3400231c:	2000      	movs	r0, #0
3400231e:	e7f7      	b.n	34002310 <__swsetup_r+0x98>
34002320:	34003228 	.word	0x34003228

34002324 <memset>:
34002324:	4402      	add	r2, r0
34002326:	4603      	mov	r3, r0
34002328:	4293      	cmp	r3, r2
3400232a:	d100      	bne.n	3400232e <memset+0xa>
3400232c:	4770      	bx	lr
3400232e:	f803 1b01 	strb.w	r1, [r3], #1
34002332:	e7f9      	b.n	34002328 <memset+0x4>

34002334 <_close_r>:
34002334:	b538      	push	{r3, r4, r5, lr}
34002336:	2300      	movs	r3, #0
34002338:	4d05      	ldr	r5, [pc, #20]	@ (34002350 <_close_r+0x1c>)
3400233a:	4604      	mov	r4, r0
3400233c:	4608      	mov	r0, r1
3400233e:	602b      	str	r3, [r5, #0]
34002340:	f000 fc74 	bl	34002c2c <_close>
34002344:	1c43      	adds	r3, r0, #1
34002346:	d102      	bne.n	3400234e <_close_r+0x1a>
34002348:	682b      	ldr	r3, [r5, #0]
3400234a:	b103      	cbz	r3, 3400234e <_close_r+0x1a>
3400234c:	6023      	str	r3, [r4, #0]
3400234e:	bd38      	pop	{r3, r4, r5, pc}
34002350:	34003870 	.word	0x34003870

34002354 <_lseek_r>:
34002354:	b538      	push	{r3, r4, r5, lr}
34002356:	4604      	mov	r4, r0
34002358:	4d06      	ldr	r5, [pc, #24]	@ (34002374 <_lseek_r+0x20>)
3400235a:	4608      	mov	r0, r1
3400235c:	4611      	mov	r1, r2
3400235e:	2200      	movs	r2, #0
34002360:	602a      	str	r2, [r5, #0]
34002362:	461a      	mov	r2, r3
34002364:	f000 fc8a 	bl	34002c7c <_lseek>
34002368:	1c43      	adds	r3, r0, #1
3400236a:	d102      	bne.n	34002372 <_lseek_r+0x1e>
3400236c:	682b      	ldr	r3, [r5, #0]
3400236e:	b103      	cbz	r3, 34002372 <_lseek_r+0x1e>
34002370:	6023      	str	r3, [r4, #0]
34002372:	bd38      	pop	{r3, r4, r5, pc}
34002374:	34003870 	.word	0x34003870

34002378 <_read_r>:
34002378:	b538      	push	{r3, r4, r5, lr}
3400237a:	4604      	mov	r4, r0
3400237c:	4d06      	ldr	r5, [pc, #24]	@ (34002398 <_read_r+0x20>)
3400237e:	4608      	mov	r0, r1
34002380:	4611      	mov	r1, r2
34002382:	2200      	movs	r2, #0
34002384:	602a      	str	r2, [r5, #0]
34002386:	461a      	mov	r2, r3
34002388:	f000 fc80 	bl	34002c8c <_read>
3400238c:	1c43      	adds	r3, r0, #1
3400238e:	d102      	bne.n	34002396 <_read_r+0x1e>
34002390:	682b      	ldr	r3, [r5, #0]
34002392:	b103      	cbz	r3, 34002396 <_read_r+0x1e>
34002394:	6023      	str	r3, [r4, #0]
34002396:	bd38      	pop	{r3, r4, r5, pc}
34002398:	34003870 	.word	0x34003870

3400239c <_sbrk_r>:
3400239c:	b538      	push	{r3, r4, r5, lr}
3400239e:	2300      	movs	r3, #0
340023a0:	4d05      	ldr	r5, [pc, #20]	@ (340023b8 <_sbrk_r+0x1c>)
340023a2:	4604      	mov	r4, r0
340023a4:	4608      	mov	r0, r1
340023a6:	602b      	str	r3, [r5, #0]
340023a8:	f7fe fb14 	bl	340009d4 <_sbrk>
340023ac:	1c43      	adds	r3, r0, #1
340023ae:	d102      	bne.n	340023b6 <_sbrk_r+0x1a>
340023b0:	682b      	ldr	r3, [r5, #0]
340023b2:	b103      	cbz	r3, 340023b6 <_sbrk_r+0x1a>
340023b4:	6023      	str	r3, [r4, #0]
340023b6:	bd38      	pop	{r3, r4, r5, pc}
340023b8:	34003870 	.word	0x34003870

340023bc <_write_r>:
340023bc:	b538      	push	{r3, r4, r5, lr}
340023be:	4604      	mov	r4, r0
340023c0:	4d06      	ldr	r5, [pc, #24]	@ (340023dc <_write_r+0x20>)
340023c2:	4608      	mov	r0, r1
340023c4:	4611      	mov	r1, r2
340023c6:	2200      	movs	r2, #0
340023c8:	602a      	str	r2, [r5, #0]
340023ca:	461a      	mov	r2, r3
340023cc:	f000 fc66 	bl	34002c9c <_write>
340023d0:	1c43      	adds	r3, r0, #1
340023d2:	d102      	bne.n	340023da <_write_r+0x1e>
340023d4:	682b      	ldr	r3, [r5, #0]
340023d6:	b103      	cbz	r3, 340023da <_write_r+0x1e>
340023d8:	6023      	str	r3, [r4, #0]
340023da:	bd38      	pop	{r3, r4, r5, pc}
340023dc:	34003870 	.word	0x34003870

340023e0 <__errno>:
340023e0:	4b01      	ldr	r3, [pc, #4]	@ (340023e8 <__errno+0x8>)
340023e2:	6818      	ldr	r0, [r3, #0]
340023e4:	4770      	bx	lr
340023e6:	bf00      	nop
340023e8:	34003228 	.word	0x34003228

340023ec <__libc_init_array>:
340023ec:	b570      	push	{r4, r5, r6, lr}
340023ee:	4d0d      	ldr	r5, [pc, #52]	@ (34002424 <__libc_init_array+0x38>)
340023f0:	2600      	movs	r6, #0
340023f2:	4c0d      	ldr	r4, [pc, #52]	@ (34002428 <__libc_init_array+0x3c>)
340023f4:	1b64      	subs	r4, r4, r5
340023f6:	10a4      	asrs	r4, r4, #2
340023f8:	42a6      	cmp	r6, r4
340023fa:	d109      	bne.n	34002410 <__libc_init_array+0x24>
340023fc:	4d0b      	ldr	r5, [pc, #44]	@ (3400242c <__libc_init_array+0x40>)
340023fe:	2600      	movs	r6, #0
34002400:	4c0b      	ldr	r4, [pc, #44]	@ (34002430 <__libc_init_array+0x44>)
34002402:	f000 fc55 	bl	34002cb0 <_init>
34002406:	1b64      	subs	r4, r4, r5
34002408:	10a4      	asrs	r4, r4, #2
3400240a:	42a6      	cmp	r6, r4
3400240c:	d105      	bne.n	3400241a <__libc_init_array+0x2e>
3400240e:	bd70      	pop	{r4, r5, r6, pc}
34002410:	f855 3b04 	ldr.w	r3, [r5], #4
34002414:	3601      	adds	r6, #1
34002416:	4798      	blx	r3
34002418:	e7ee      	b.n	340023f8 <__libc_init_array+0xc>
3400241a:	f855 3b04 	ldr.w	r3, [r5], #4
3400241e:	3601      	adds	r6, #1
34002420:	4798      	blx	r3
34002422:	e7f2      	b.n	3400240a <__libc_init_array+0x1e>
34002424:	34003204 	.word	0x34003204
34002428:	34003204 	.word	0x34003204
3400242c:	34003204 	.word	0x34003204
34002430:	34003208 	.word	0x34003208

34002434 <__retarget_lock_init_recursive>:
34002434:	4770      	bx	lr

34002436 <__retarget_lock_acquire_recursive>:
34002436:	4770      	bx	lr

34002438 <__retarget_lock_release_recursive>:
34002438:	4770      	bx	lr

3400243a <abort>:
3400243a:	2006      	movs	r0, #6
3400243c:	b508      	push	{r3, lr}
3400243e:	f000 fba9 	bl	34002b94 <raise>
34002442:	2001      	movs	r0, #1
34002444:	f000 fc32 	bl	34002cac <_exit>

34002448 <_free_r>:
34002448:	b538      	push	{r3, r4, r5, lr}
3400244a:	4605      	mov	r5, r0
3400244c:	2900      	cmp	r1, #0
3400244e:	d041      	beq.n	340024d4 <_free_r+0x8c>
34002450:	f851 3c04 	ldr.w	r3, [r1, #-4]
34002454:	1f0c      	subs	r4, r1, #4
34002456:	2b00      	cmp	r3, #0
34002458:	bfb8      	it	lt
3400245a:	18e4      	addlt	r4, r4, r3
3400245c:	f7ff fc8e 	bl	34001d7c <__malloc_lock>
34002460:	4a1d      	ldr	r2, [pc, #116]	@ (340024d8 <_free_r+0x90>)
34002462:	6813      	ldr	r3, [r2, #0]
34002464:	b933      	cbnz	r3, 34002474 <_free_r+0x2c>
34002466:	6063      	str	r3, [r4, #4]
34002468:	6014      	str	r4, [r2, #0]
3400246a:	4628      	mov	r0, r5
3400246c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
34002470:	f7ff bc8a 	b.w	34001d88 <__malloc_unlock>
34002474:	42a3      	cmp	r3, r4
34002476:	d908      	bls.n	3400248a <_free_r+0x42>
34002478:	6820      	ldr	r0, [r4, #0]
3400247a:	1821      	adds	r1, r4, r0
3400247c:	428b      	cmp	r3, r1
3400247e:	bf01      	itttt	eq
34002480:	6819      	ldreq	r1, [r3, #0]
34002482:	685b      	ldreq	r3, [r3, #4]
34002484:	1809      	addeq	r1, r1, r0
34002486:	6021      	streq	r1, [r4, #0]
34002488:	e7ed      	b.n	34002466 <_free_r+0x1e>
3400248a:	461a      	mov	r2, r3
3400248c:	685b      	ldr	r3, [r3, #4]
3400248e:	b10b      	cbz	r3, 34002494 <_free_r+0x4c>
34002490:	42a3      	cmp	r3, r4
34002492:	d9fa      	bls.n	3400248a <_free_r+0x42>
34002494:	6811      	ldr	r1, [r2, #0]
34002496:	1850      	adds	r0, r2, r1
34002498:	42a0      	cmp	r0, r4
3400249a:	d10b      	bne.n	340024b4 <_free_r+0x6c>
3400249c:	6820      	ldr	r0, [r4, #0]
3400249e:	4401      	add	r1, r0
340024a0:	1850      	adds	r0, r2, r1
340024a2:	6011      	str	r1, [r2, #0]
340024a4:	4283      	cmp	r3, r0
340024a6:	d1e0      	bne.n	3400246a <_free_r+0x22>
340024a8:	6818      	ldr	r0, [r3, #0]
340024aa:	685b      	ldr	r3, [r3, #4]
340024ac:	4408      	add	r0, r1
340024ae:	6053      	str	r3, [r2, #4]
340024b0:	6010      	str	r0, [r2, #0]
340024b2:	e7da      	b.n	3400246a <_free_r+0x22>
340024b4:	d902      	bls.n	340024bc <_free_r+0x74>
340024b6:	230c      	movs	r3, #12
340024b8:	602b      	str	r3, [r5, #0]
340024ba:	e7d6      	b.n	3400246a <_free_r+0x22>
340024bc:	6820      	ldr	r0, [r4, #0]
340024be:	1821      	adds	r1, r4, r0
340024c0:	428b      	cmp	r3, r1
340024c2:	bf02      	ittt	eq
340024c4:	6819      	ldreq	r1, [r3, #0]
340024c6:	685b      	ldreq	r3, [r3, #4]
340024c8:	1809      	addeq	r1, r1, r0
340024ca:	6063      	str	r3, [r4, #4]
340024cc:	bf08      	it	eq
340024ce:	6021      	streq	r1, [r4, #0]
340024d0:	6054      	str	r4, [r2, #4]
340024d2:	e7ca      	b.n	3400246a <_free_r+0x22>
340024d4:	bd38      	pop	{r3, r4, r5, pc}
340024d6:	bf00      	nop
340024d8:	34003730 	.word	0x34003730

340024dc <__sfputc_r>:
340024dc:	6893      	ldr	r3, [r2, #8]
340024de:	3b01      	subs	r3, #1
340024e0:	2b00      	cmp	r3, #0
340024e2:	b410      	push	{r4}
340024e4:	6093      	str	r3, [r2, #8]
340024e6:	da08      	bge.n	340024fa <__sfputc_r+0x1e>
340024e8:	6994      	ldr	r4, [r2, #24]
340024ea:	42a3      	cmp	r3, r4
340024ec:	db01      	blt.n	340024f2 <__sfputc_r+0x16>
340024ee:	290a      	cmp	r1, #10
340024f0:	d103      	bne.n	340024fa <__sfputc_r+0x1e>
340024f2:	f85d 4b04 	ldr.w	r4, [sp], #4
340024f6:	f7ff be80 	b.w	340021fa <__swbuf_r>
340024fa:	6813      	ldr	r3, [r2, #0]
340024fc:	1c58      	adds	r0, r3, #1
340024fe:	6010      	str	r0, [r2, #0]
34002500:	4608      	mov	r0, r1
34002502:	7019      	strb	r1, [r3, #0]
34002504:	f85d 4b04 	ldr.w	r4, [sp], #4
34002508:	4770      	bx	lr

3400250a <__sfputs_r>:
3400250a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3400250c:	4606      	mov	r6, r0
3400250e:	460f      	mov	r7, r1
34002510:	4614      	mov	r4, r2
34002512:	18d5      	adds	r5, r2, r3
34002514:	42ac      	cmp	r4, r5
34002516:	d101      	bne.n	3400251c <__sfputs_r+0x12>
34002518:	2000      	movs	r0, #0
3400251a:	e007      	b.n	3400252c <__sfputs_r+0x22>
3400251c:	463a      	mov	r2, r7
3400251e:	f814 1b01 	ldrb.w	r1, [r4], #1
34002522:	4630      	mov	r0, r6
34002524:	f7ff ffda 	bl	340024dc <__sfputc_r>
34002528:	1c43      	adds	r3, r0, #1
3400252a:	d1f3      	bne.n	34002514 <__sfputs_r+0xa>
3400252c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

34002530 <_vfiprintf_r>:
34002530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
34002534:	460d      	mov	r5, r1
34002536:	b09d      	sub	sp, #116	@ 0x74
34002538:	4614      	mov	r4, r2
3400253a:	4698      	mov	r8, r3
3400253c:	4606      	mov	r6, r0
3400253e:	b118      	cbz	r0, 34002548 <_vfiprintf_r+0x18>
34002540:	6a03      	ldr	r3, [r0, #32]
34002542:	b90b      	cbnz	r3, 34002548 <_vfiprintf_r+0x18>
34002544:	f7ff fd5e 	bl	34002004 <__sinit>
34002548:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3400254a:	07d9      	lsls	r1, r3, #31
3400254c:	d405      	bmi.n	3400255a <_vfiprintf_r+0x2a>
3400254e:	89ab      	ldrh	r3, [r5, #12]
34002550:	059a      	lsls	r2, r3, #22
34002552:	d402      	bmi.n	3400255a <_vfiprintf_r+0x2a>
34002554:	6da8      	ldr	r0, [r5, #88]	@ 0x58
34002556:	f7ff ff6e 	bl	34002436 <__retarget_lock_acquire_recursive>
3400255a:	89ab      	ldrh	r3, [r5, #12]
3400255c:	071b      	lsls	r3, r3, #28
3400255e:	d501      	bpl.n	34002564 <_vfiprintf_r+0x34>
34002560:	692b      	ldr	r3, [r5, #16]
34002562:	b99b      	cbnz	r3, 3400258c <_vfiprintf_r+0x5c>
34002564:	4629      	mov	r1, r5
34002566:	4630      	mov	r0, r6
34002568:	f7ff fe86 	bl	34002278 <__swsetup_r>
3400256c:	b170      	cbz	r0, 3400258c <_vfiprintf_r+0x5c>
3400256e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
34002570:	07dc      	lsls	r4, r3, #31
34002572:	d504      	bpl.n	3400257e <_vfiprintf_r+0x4e>
34002574:	f04f 30ff 	mov.w	r0, #4294967295
34002578:	b01d      	add	sp, #116	@ 0x74
3400257a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3400257e:	89ab      	ldrh	r3, [r5, #12]
34002580:	0598      	lsls	r0, r3, #22
34002582:	d4f7      	bmi.n	34002574 <_vfiprintf_r+0x44>
34002584:	6da8      	ldr	r0, [r5, #88]	@ 0x58
34002586:	f7ff ff57 	bl	34002438 <__retarget_lock_release_recursive>
3400258a:	e7f3      	b.n	34002574 <_vfiprintf_r+0x44>
3400258c:	2300      	movs	r3, #0
3400258e:	f8cd 800c 	str.w	r8, [sp, #12]
34002592:	f04f 0901 	mov.w	r9, #1
34002596:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 3400274c <_vfiprintf_r+0x21c>
3400259a:	9309      	str	r3, [sp, #36]	@ 0x24
3400259c:	2320      	movs	r3, #32
3400259e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
340025a2:	2330      	movs	r3, #48	@ 0x30
340025a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
340025a8:	4623      	mov	r3, r4
340025aa:	469a      	mov	sl, r3
340025ac:	f813 2b01 	ldrb.w	r2, [r3], #1
340025b0:	b10a      	cbz	r2, 340025b6 <_vfiprintf_r+0x86>
340025b2:	2a25      	cmp	r2, #37	@ 0x25
340025b4:	d1f9      	bne.n	340025aa <_vfiprintf_r+0x7a>
340025b6:	ebba 0b04 	subs.w	fp, sl, r4
340025ba:	d00b      	beq.n	340025d4 <_vfiprintf_r+0xa4>
340025bc:	465b      	mov	r3, fp
340025be:	4622      	mov	r2, r4
340025c0:	4629      	mov	r1, r5
340025c2:	4630      	mov	r0, r6
340025c4:	f7ff ffa1 	bl	3400250a <__sfputs_r>
340025c8:	3001      	adds	r0, #1
340025ca:	f000 80a7 	beq.w	3400271c <_vfiprintf_r+0x1ec>
340025ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
340025d0:	445a      	add	r2, fp
340025d2:	9209      	str	r2, [sp, #36]	@ 0x24
340025d4:	f89a 3000 	ldrb.w	r3, [sl]
340025d8:	2b00      	cmp	r3, #0
340025da:	f000 809f 	beq.w	3400271c <_vfiprintf_r+0x1ec>
340025de:	2300      	movs	r3, #0
340025e0:	f04f 32ff 	mov.w	r2, #4294967295
340025e4:	f10a 0a01 	add.w	sl, sl, #1
340025e8:	9304      	str	r3, [sp, #16]
340025ea:	9307      	str	r3, [sp, #28]
340025ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
340025f0:	931a      	str	r3, [sp, #104]	@ 0x68
340025f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
340025f6:	4654      	mov	r4, sl
340025f8:	2205      	movs	r2, #5
340025fa:	4854      	ldr	r0, [pc, #336]	@ (3400274c <_vfiprintf_r+0x21c>)
340025fc:	f814 1b01 	ldrb.w	r1, [r4], #1
34002600:	f000 fb06 	bl	34002c10 <memchr>
34002604:	9a04      	ldr	r2, [sp, #16]
34002606:	b9d8      	cbnz	r0, 34002640 <_vfiprintf_r+0x110>
34002608:	06d1      	lsls	r1, r2, #27
3400260a:	bf44      	itt	mi
3400260c:	2320      	movmi	r3, #32
3400260e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
34002612:	0713      	lsls	r3, r2, #28
34002614:	bf44      	itt	mi
34002616:	232b      	movmi	r3, #43	@ 0x2b
34002618:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
3400261c:	f89a 3000 	ldrb.w	r3, [sl]
34002620:	2b2a      	cmp	r3, #42	@ 0x2a
34002622:	d015      	beq.n	34002650 <_vfiprintf_r+0x120>
34002624:	9a07      	ldr	r2, [sp, #28]
34002626:	4654      	mov	r4, sl
34002628:	2000      	movs	r0, #0
3400262a:	f04f 0c0a 	mov.w	ip, #10
3400262e:	4621      	mov	r1, r4
34002630:	f811 3b01 	ldrb.w	r3, [r1], #1
34002634:	3b30      	subs	r3, #48	@ 0x30
34002636:	2b09      	cmp	r3, #9
34002638:	d94b      	bls.n	340026d2 <_vfiprintf_r+0x1a2>
3400263a:	b1b0      	cbz	r0, 3400266a <_vfiprintf_r+0x13a>
3400263c:	9207      	str	r2, [sp, #28]
3400263e:	e014      	b.n	3400266a <_vfiprintf_r+0x13a>
34002640:	eba0 0308 	sub.w	r3, r0, r8
34002644:	46a2      	mov	sl, r4
34002646:	fa09 f303 	lsl.w	r3, r9, r3
3400264a:	4313      	orrs	r3, r2
3400264c:	9304      	str	r3, [sp, #16]
3400264e:	e7d2      	b.n	340025f6 <_vfiprintf_r+0xc6>
34002650:	9b03      	ldr	r3, [sp, #12]
34002652:	1d19      	adds	r1, r3, #4
34002654:	681b      	ldr	r3, [r3, #0]
34002656:	2b00      	cmp	r3, #0
34002658:	9103      	str	r1, [sp, #12]
3400265a:	bfbb      	ittet	lt
3400265c:	425b      	neglt	r3, r3
3400265e:	f042 0202 	orrlt.w	r2, r2, #2
34002662:	9307      	strge	r3, [sp, #28]
34002664:	9307      	strlt	r3, [sp, #28]
34002666:	bfb8      	it	lt
34002668:	9204      	strlt	r2, [sp, #16]
3400266a:	7823      	ldrb	r3, [r4, #0]
3400266c:	2b2e      	cmp	r3, #46	@ 0x2e
3400266e:	d10a      	bne.n	34002686 <_vfiprintf_r+0x156>
34002670:	7863      	ldrb	r3, [r4, #1]
34002672:	2b2a      	cmp	r3, #42	@ 0x2a
34002674:	d132      	bne.n	340026dc <_vfiprintf_r+0x1ac>
34002676:	9b03      	ldr	r3, [sp, #12]
34002678:	3402      	adds	r4, #2
3400267a:	1d1a      	adds	r2, r3, #4
3400267c:	681b      	ldr	r3, [r3, #0]
3400267e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
34002682:	9203      	str	r2, [sp, #12]
34002684:	9305      	str	r3, [sp, #20]
34002686:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 3400275c <_vfiprintf_r+0x22c>
3400268a:	2203      	movs	r2, #3
3400268c:	7821      	ldrb	r1, [r4, #0]
3400268e:	4650      	mov	r0, sl
34002690:	f000 fabe 	bl	34002c10 <memchr>
34002694:	b138      	cbz	r0, 340026a6 <_vfiprintf_r+0x176>
34002696:	eba0 000a 	sub.w	r0, r0, sl
3400269a:	2240      	movs	r2, #64	@ 0x40
3400269c:	9b04      	ldr	r3, [sp, #16]
3400269e:	3401      	adds	r4, #1
340026a0:	4082      	lsls	r2, r0
340026a2:	4313      	orrs	r3, r2
340026a4:	9304      	str	r3, [sp, #16]
340026a6:	f814 1b01 	ldrb.w	r1, [r4], #1
340026aa:	2206      	movs	r2, #6
340026ac:	4828      	ldr	r0, [pc, #160]	@ (34002750 <_vfiprintf_r+0x220>)
340026ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
340026b2:	f000 faad 	bl	34002c10 <memchr>
340026b6:	2800      	cmp	r0, #0
340026b8:	d03f      	beq.n	3400273a <_vfiprintf_r+0x20a>
340026ba:	4b26      	ldr	r3, [pc, #152]	@ (34002754 <_vfiprintf_r+0x224>)
340026bc:	bb1b      	cbnz	r3, 34002706 <_vfiprintf_r+0x1d6>
340026be:	9b03      	ldr	r3, [sp, #12]
340026c0:	3307      	adds	r3, #7
340026c2:	f023 0307 	bic.w	r3, r3, #7
340026c6:	3308      	adds	r3, #8
340026c8:	9303      	str	r3, [sp, #12]
340026ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
340026cc:	443b      	add	r3, r7
340026ce:	9309      	str	r3, [sp, #36]	@ 0x24
340026d0:	e76a      	b.n	340025a8 <_vfiprintf_r+0x78>
340026d2:	fb0c 3202 	mla	r2, ip, r2, r3
340026d6:	460c      	mov	r4, r1
340026d8:	2001      	movs	r0, #1
340026da:	e7a8      	b.n	3400262e <_vfiprintf_r+0xfe>
340026dc:	2300      	movs	r3, #0
340026de:	3401      	adds	r4, #1
340026e0:	f04f 0c0a 	mov.w	ip, #10
340026e4:	4619      	mov	r1, r3
340026e6:	9305      	str	r3, [sp, #20]
340026e8:	4620      	mov	r0, r4
340026ea:	f810 2b01 	ldrb.w	r2, [r0], #1
340026ee:	3a30      	subs	r2, #48	@ 0x30
340026f0:	2a09      	cmp	r2, #9
340026f2:	d903      	bls.n	340026fc <_vfiprintf_r+0x1cc>
340026f4:	2b00      	cmp	r3, #0
340026f6:	d0c6      	beq.n	34002686 <_vfiprintf_r+0x156>
340026f8:	9105      	str	r1, [sp, #20]
340026fa:	e7c4      	b.n	34002686 <_vfiprintf_r+0x156>
340026fc:	fb0c 2101 	mla	r1, ip, r1, r2
34002700:	4604      	mov	r4, r0
34002702:	2301      	movs	r3, #1
34002704:	e7f0      	b.n	340026e8 <_vfiprintf_r+0x1b8>
34002706:	ab03      	add	r3, sp, #12
34002708:	462a      	mov	r2, r5
3400270a:	a904      	add	r1, sp, #16
3400270c:	4630      	mov	r0, r6
3400270e:	9300      	str	r3, [sp, #0]
34002710:	4b11      	ldr	r3, [pc, #68]	@ (34002758 <_vfiprintf_r+0x228>)
34002712:	f3af 8000 	nop.w
34002716:	4607      	mov	r7, r0
34002718:	1c78      	adds	r0, r7, #1
3400271a:	d1d6      	bne.n	340026ca <_vfiprintf_r+0x19a>
3400271c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3400271e:	07d9      	lsls	r1, r3, #31
34002720:	d405      	bmi.n	3400272e <_vfiprintf_r+0x1fe>
34002722:	89ab      	ldrh	r3, [r5, #12]
34002724:	059a      	lsls	r2, r3, #22
34002726:	d402      	bmi.n	3400272e <_vfiprintf_r+0x1fe>
34002728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3400272a:	f7ff fe85 	bl	34002438 <__retarget_lock_release_recursive>
3400272e:	89ab      	ldrh	r3, [r5, #12]
34002730:	065b      	lsls	r3, r3, #25
34002732:	f53f af1f 	bmi.w	34002574 <_vfiprintf_r+0x44>
34002736:	9809      	ldr	r0, [sp, #36]	@ 0x24
34002738:	e71e      	b.n	34002578 <_vfiprintf_r+0x48>
3400273a:	ab03      	add	r3, sp, #12
3400273c:	462a      	mov	r2, r5
3400273e:	a904      	add	r1, sp, #16
34002740:	4630      	mov	r0, r6
34002742:	9300      	str	r3, [sp, #0]
34002744:	4b04      	ldr	r3, [pc, #16]	@ (34002758 <_vfiprintf_r+0x228>)
34002746:	f000 f87d 	bl	34002844 <_printf_i>
3400274a:	e7e4      	b.n	34002716 <_vfiprintf_r+0x1e6>
3400274c:	34003114 	.word	0x34003114
34002750:	3400311e 	.word	0x3400311e
34002754:	00000000 	.word	0x00000000
34002758:	3400250b 	.word	0x3400250b
3400275c:	3400311a 	.word	0x3400311a

34002760 <_printf_common>:
34002760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
34002764:	4616      	mov	r6, r2
34002766:	4698      	mov	r8, r3
34002768:	688a      	ldr	r2, [r1, #8]
3400276a:	4607      	mov	r7, r0
3400276c:	690b      	ldr	r3, [r1, #16]
3400276e:	460c      	mov	r4, r1
34002770:	f8dd 9020 	ldr.w	r9, [sp, #32]
34002774:	4293      	cmp	r3, r2
34002776:	bfb8      	it	lt
34002778:	4613      	movlt	r3, r2
3400277a:	6033      	str	r3, [r6, #0]
3400277c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
34002780:	b10a      	cbz	r2, 34002786 <_printf_common+0x26>
34002782:	3301      	adds	r3, #1
34002784:	6033      	str	r3, [r6, #0]
34002786:	6823      	ldr	r3, [r4, #0]
34002788:	0699      	lsls	r1, r3, #26
3400278a:	bf42      	ittt	mi
3400278c:	6833      	ldrmi	r3, [r6, #0]
3400278e:	3302      	addmi	r3, #2
34002790:	6033      	strmi	r3, [r6, #0]
34002792:	6825      	ldr	r5, [r4, #0]
34002794:	f015 0506 	ands.w	r5, r5, #6
34002798:	d106      	bne.n	340027a8 <_printf_common+0x48>
3400279a:	f104 0a19 	add.w	sl, r4, #25
3400279e:	68e3      	ldr	r3, [r4, #12]
340027a0:	6832      	ldr	r2, [r6, #0]
340027a2:	1a9b      	subs	r3, r3, r2
340027a4:	42ab      	cmp	r3, r5
340027a6:	dc2b      	bgt.n	34002800 <_printf_common+0xa0>
340027a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
340027ac:	6822      	ldr	r2, [r4, #0]
340027ae:	3b00      	subs	r3, #0
340027b0:	bf18      	it	ne
340027b2:	2301      	movne	r3, #1
340027b4:	0692      	lsls	r2, r2, #26
340027b6:	d430      	bmi.n	3400281a <_printf_common+0xba>
340027b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
340027bc:	4641      	mov	r1, r8
340027be:	4638      	mov	r0, r7
340027c0:	47c8      	blx	r9
340027c2:	3001      	adds	r0, #1
340027c4:	d023      	beq.n	3400280e <_printf_common+0xae>
340027c6:	6823      	ldr	r3, [r4, #0]
340027c8:	341a      	adds	r4, #26
340027ca:	f854 2c0a 	ldr.w	r2, [r4, #-10]
340027ce:	f003 0306 	and.w	r3, r3, #6
340027d2:	2b04      	cmp	r3, #4
340027d4:	bf0a      	itet	eq
340027d6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
340027da:	2500      	movne	r5, #0
340027dc:	6833      	ldreq	r3, [r6, #0]
340027de:	f04f 0600 	mov.w	r6, #0
340027e2:	bf08      	it	eq
340027e4:	1aed      	subeq	r5, r5, r3
340027e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
340027ea:	bf08      	it	eq
340027ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
340027f0:	4293      	cmp	r3, r2
340027f2:	bfc4      	itt	gt
340027f4:	1a9b      	subgt	r3, r3, r2
340027f6:	18ed      	addgt	r5, r5, r3
340027f8:	42b5      	cmp	r5, r6
340027fa:	d11a      	bne.n	34002832 <_printf_common+0xd2>
340027fc:	2000      	movs	r0, #0
340027fe:	e008      	b.n	34002812 <_printf_common+0xb2>
34002800:	2301      	movs	r3, #1
34002802:	4652      	mov	r2, sl
34002804:	4641      	mov	r1, r8
34002806:	4638      	mov	r0, r7
34002808:	47c8      	blx	r9
3400280a:	3001      	adds	r0, #1
3400280c:	d103      	bne.n	34002816 <_printf_common+0xb6>
3400280e:	f04f 30ff 	mov.w	r0, #4294967295
34002812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
34002816:	3501      	adds	r5, #1
34002818:	e7c1      	b.n	3400279e <_printf_common+0x3e>
3400281a:	18e1      	adds	r1, r4, r3
3400281c:	1c5a      	adds	r2, r3, #1
3400281e:	2030      	movs	r0, #48	@ 0x30
34002820:	3302      	adds	r3, #2
34002822:	4422      	add	r2, r4
34002824:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
34002828:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
3400282c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
34002830:	e7c2      	b.n	340027b8 <_printf_common+0x58>
34002832:	2301      	movs	r3, #1
34002834:	4622      	mov	r2, r4
34002836:	4641      	mov	r1, r8
34002838:	4638      	mov	r0, r7
3400283a:	47c8      	blx	r9
3400283c:	3001      	adds	r0, #1
3400283e:	d0e6      	beq.n	3400280e <_printf_common+0xae>
34002840:	3601      	adds	r6, #1
34002842:	e7d9      	b.n	340027f8 <_printf_common+0x98>

34002844 <_printf_i>:
34002844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
34002848:	7e0f      	ldrb	r7, [r1, #24]
3400284a:	4691      	mov	r9, r2
3400284c:	4680      	mov	r8, r0
3400284e:	460c      	mov	r4, r1
34002850:	2f78      	cmp	r7, #120	@ 0x78
34002852:	469a      	mov	sl, r3
34002854:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
34002856:	f101 0243 	add.w	r2, r1, #67	@ 0x43
3400285a:	d807      	bhi.n	3400286c <_printf_i+0x28>
3400285c:	2f62      	cmp	r7, #98	@ 0x62
3400285e:	d80a      	bhi.n	34002876 <_printf_i+0x32>
34002860:	2f00      	cmp	r7, #0
34002862:	f000 80d1 	beq.w	34002a08 <_printf_i+0x1c4>
34002866:	2f58      	cmp	r7, #88	@ 0x58
34002868:	f000 80b8 	beq.w	340029dc <_printf_i+0x198>
3400286c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
34002870:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
34002874:	e03a      	b.n	340028ec <_printf_i+0xa8>
34002876:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
3400287a:	2b15      	cmp	r3, #21
3400287c:	d8f6      	bhi.n	3400286c <_printf_i+0x28>
3400287e:	a101      	add	r1, pc, #4	@ (adr r1, 34002884 <_printf_i+0x40>)
34002880:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
34002884:	340028dd 	.word	0x340028dd
34002888:	340028f1 	.word	0x340028f1
3400288c:	3400286d 	.word	0x3400286d
34002890:	3400286d 	.word	0x3400286d
34002894:	3400286d 	.word	0x3400286d
34002898:	3400286d 	.word	0x3400286d
3400289c:	340028f1 	.word	0x340028f1
340028a0:	3400286d 	.word	0x3400286d
340028a4:	3400286d 	.word	0x3400286d
340028a8:	3400286d 	.word	0x3400286d
340028ac:	3400286d 	.word	0x3400286d
340028b0:	340029ef 	.word	0x340029ef
340028b4:	3400291b 	.word	0x3400291b
340028b8:	340029a9 	.word	0x340029a9
340028bc:	3400286d 	.word	0x3400286d
340028c0:	3400286d 	.word	0x3400286d
340028c4:	34002a11 	.word	0x34002a11
340028c8:	3400286d 	.word	0x3400286d
340028cc:	3400291b 	.word	0x3400291b
340028d0:	3400286d 	.word	0x3400286d
340028d4:	3400286d 	.word	0x3400286d
340028d8:	340029b1 	.word	0x340029b1
340028dc:	6833      	ldr	r3, [r6, #0]
340028de:	1d1a      	adds	r2, r3, #4
340028e0:	681b      	ldr	r3, [r3, #0]
340028e2:	6032      	str	r2, [r6, #0]
340028e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
340028e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
340028ec:	2301      	movs	r3, #1
340028ee:	e09c      	b.n	34002a2a <_printf_i+0x1e6>
340028f0:	6833      	ldr	r3, [r6, #0]
340028f2:	6820      	ldr	r0, [r4, #0]
340028f4:	1d19      	adds	r1, r3, #4
340028f6:	6031      	str	r1, [r6, #0]
340028f8:	0606      	lsls	r6, r0, #24
340028fa:	d501      	bpl.n	34002900 <_printf_i+0xbc>
340028fc:	681d      	ldr	r5, [r3, #0]
340028fe:	e003      	b.n	34002908 <_printf_i+0xc4>
34002900:	0645      	lsls	r5, r0, #25
34002902:	d5fb      	bpl.n	340028fc <_printf_i+0xb8>
34002904:	f9b3 5000 	ldrsh.w	r5, [r3]
34002908:	2d00      	cmp	r5, #0
3400290a:	da03      	bge.n	34002914 <_printf_i+0xd0>
3400290c:	232d      	movs	r3, #45	@ 0x2d
3400290e:	426d      	negs	r5, r5
34002910:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
34002914:	4858      	ldr	r0, [pc, #352]	@ (34002a78 <_printf_i+0x234>)
34002916:	230a      	movs	r3, #10
34002918:	e011      	b.n	3400293e <_printf_i+0xfa>
3400291a:	6821      	ldr	r1, [r4, #0]
3400291c:	6833      	ldr	r3, [r6, #0]
3400291e:	0608      	lsls	r0, r1, #24
34002920:	f853 5b04 	ldr.w	r5, [r3], #4
34002924:	d402      	bmi.n	3400292c <_printf_i+0xe8>
34002926:	0649      	lsls	r1, r1, #25
34002928:	bf48      	it	mi
3400292a:	b2ad      	uxthmi	r5, r5
3400292c:	2f6f      	cmp	r7, #111	@ 0x6f
3400292e:	6033      	str	r3, [r6, #0]
34002930:	4851      	ldr	r0, [pc, #324]	@ (34002a78 <_printf_i+0x234>)
34002932:	bf14      	ite	ne
34002934:	230a      	movne	r3, #10
34002936:	2308      	moveq	r3, #8
34002938:	2100      	movs	r1, #0
3400293a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
3400293e:	6866      	ldr	r6, [r4, #4]
34002940:	2e00      	cmp	r6, #0
34002942:	60a6      	str	r6, [r4, #8]
34002944:	db05      	blt.n	34002952 <_printf_i+0x10e>
34002946:	6821      	ldr	r1, [r4, #0]
34002948:	432e      	orrs	r6, r5
3400294a:	f021 0104 	bic.w	r1, r1, #4
3400294e:	6021      	str	r1, [r4, #0]
34002950:	d04b      	beq.n	340029ea <_printf_i+0x1a6>
34002952:	4616      	mov	r6, r2
34002954:	fbb5 f1f3 	udiv	r1, r5, r3
34002958:	fb03 5711 	mls	r7, r3, r1, r5
3400295c:	5dc7      	ldrb	r7, [r0, r7]
3400295e:	f806 7d01 	strb.w	r7, [r6, #-1]!
34002962:	462f      	mov	r7, r5
34002964:	460d      	mov	r5, r1
34002966:	42bb      	cmp	r3, r7
34002968:	d9f4      	bls.n	34002954 <_printf_i+0x110>
3400296a:	2b08      	cmp	r3, #8
3400296c:	d10b      	bne.n	34002986 <_printf_i+0x142>
3400296e:	6823      	ldr	r3, [r4, #0]
34002970:	07df      	lsls	r7, r3, #31
34002972:	d508      	bpl.n	34002986 <_printf_i+0x142>
34002974:	6923      	ldr	r3, [r4, #16]
34002976:	6861      	ldr	r1, [r4, #4]
34002978:	4299      	cmp	r1, r3
3400297a:	bfde      	ittt	le
3400297c:	2330      	movle	r3, #48	@ 0x30
3400297e:	f806 3c01 	strble.w	r3, [r6, #-1]
34002982:	f106 36ff 	addle.w	r6, r6, #4294967295
34002986:	1b92      	subs	r2, r2, r6
34002988:	6122      	str	r2, [r4, #16]
3400298a:	464b      	mov	r3, r9
3400298c:	aa03      	add	r2, sp, #12
3400298e:	4621      	mov	r1, r4
34002990:	4640      	mov	r0, r8
34002992:	f8cd a000 	str.w	sl, [sp]
34002996:	f7ff fee3 	bl	34002760 <_printf_common>
3400299a:	3001      	adds	r0, #1
3400299c:	d14a      	bne.n	34002a34 <_printf_i+0x1f0>
3400299e:	f04f 30ff 	mov.w	r0, #4294967295
340029a2:	b004      	add	sp, #16
340029a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
340029a8:	6823      	ldr	r3, [r4, #0]
340029aa:	f043 0320 	orr.w	r3, r3, #32
340029ae:	6023      	str	r3, [r4, #0]
340029b0:	2778      	movs	r7, #120	@ 0x78
340029b2:	4832      	ldr	r0, [pc, #200]	@ (34002a7c <_printf_i+0x238>)
340029b4:	6823      	ldr	r3, [r4, #0]
340029b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
340029ba:	061f      	lsls	r7, r3, #24
340029bc:	6831      	ldr	r1, [r6, #0]
340029be:	f851 5b04 	ldr.w	r5, [r1], #4
340029c2:	d402      	bmi.n	340029ca <_printf_i+0x186>
340029c4:	065f      	lsls	r7, r3, #25
340029c6:	bf48      	it	mi
340029c8:	b2ad      	uxthmi	r5, r5
340029ca:	6031      	str	r1, [r6, #0]
340029cc:	07d9      	lsls	r1, r3, #31
340029ce:	bf44      	itt	mi
340029d0:	f043 0320 	orrmi.w	r3, r3, #32
340029d4:	6023      	strmi	r3, [r4, #0]
340029d6:	b11d      	cbz	r5, 340029e0 <_printf_i+0x19c>
340029d8:	2310      	movs	r3, #16
340029da:	e7ad      	b.n	34002938 <_printf_i+0xf4>
340029dc:	4826      	ldr	r0, [pc, #152]	@ (34002a78 <_printf_i+0x234>)
340029de:	e7e9      	b.n	340029b4 <_printf_i+0x170>
340029e0:	6823      	ldr	r3, [r4, #0]
340029e2:	f023 0320 	bic.w	r3, r3, #32
340029e6:	6023      	str	r3, [r4, #0]
340029e8:	e7f6      	b.n	340029d8 <_printf_i+0x194>
340029ea:	4616      	mov	r6, r2
340029ec:	e7bd      	b.n	3400296a <_printf_i+0x126>
340029ee:	6833      	ldr	r3, [r6, #0]
340029f0:	6825      	ldr	r5, [r4, #0]
340029f2:	1d18      	adds	r0, r3, #4
340029f4:	6961      	ldr	r1, [r4, #20]
340029f6:	6030      	str	r0, [r6, #0]
340029f8:	062e      	lsls	r6, r5, #24
340029fa:	681b      	ldr	r3, [r3, #0]
340029fc:	d501      	bpl.n	34002a02 <_printf_i+0x1be>
340029fe:	6019      	str	r1, [r3, #0]
34002a00:	e002      	b.n	34002a08 <_printf_i+0x1c4>
34002a02:	0668      	lsls	r0, r5, #25
34002a04:	d5fb      	bpl.n	340029fe <_printf_i+0x1ba>
34002a06:	8019      	strh	r1, [r3, #0]
34002a08:	2300      	movs	r3, #0
34002a0a:	4616      	mov	r6, r2
34002a0c:	6123      	str	r3, [r4, #16]
34002a0e:	e7bc      	b.n	3400298a <_printf_i+0x146>
34002a10:	6833      	ldr	r3, [r6, #0]
34002a12:	2100      	movs	r1, #0
34002a14:	1d1a      	adds	r2, r3, #4
34002a16:	6032      	str	r2, [r6, #0]
34002a18:	681e      	ldr	r6, [r3, #0]
34002a1a:	6862      	ldr	r2, [r4, #4]
34002a1c:	4630      	mov	r0, r6
34002a1e:	f000 f8f7 	bl	34002c10 <memchr>
34002a22:	b108      	cbz	r0, 34002a28 <_printf_i+0x1e4>
34002a24:	1b80      	subs	r0, r0, r6
34002a26:	6060      	str	r0, [r4, #4]
34002a28:	6863      	ldr	r3, [r4, #4]
34002a2a:	6123      	str	r3, [r4, #16]
34002a2c:	2300      	movs	r3, #0
34002a2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
34002a32:	e7aa      	b.n	3400298a <_printf_i+0x146>
34002a34:	6923      	ldr	r3, [r4, #16]
34002a36:	4632      	mov	r2, r6
34002a38:	4649      	mov	r1, r9
34002a3a:	4640      	mov	r0, r8
34002a3c:	47d0      	blx	sl
34002a3e:	3001      	adds	r0, #1
34002a40:	d0ad      	beq.n	3400299e <_printf_i+0x15a>
34002a42:	6823      	ldr	r3, [r4, #0]
34002a44:	079b      	lsls	r3, r3, #30
34002a46:	d413      	bmi.n	34002a70 <_printf_i+0x22c>
34002a48:	68e0      	ldr	r0, [r4, #12]
34002a4a:	9b03      	ldr	r3, [sp, #12]
34002a4c:	4298      	cmp	r0, r3
34002a4e:	bfb8      	it	lt
34002a50:	4618      	movlt	r0, r3
34002a52:	e7a6      	b.n	340029a2 <_printf_i+0x15e>
34002a54:	2301      	movs	r3, #1
34002a56:	4632      	mov	r2, r6
34002a58:	4649      	mov	r1, r9
34002a5a:	4640      	mov	r0, r8
34002a5c:	47d0      	blx	sl
34002a5e:	3001      	adds	r0, #1
34002a60:	d09d      	beq.n	3400299e <_printf_i+0x15a>
34002a62:	3501      	adds	r5, #1
34002a64:	68e3      	ldr	r3, [r4, #12]
34002a66:	9903      	ldr	r1, [sp, #12]
34002a68:	1a5b      	subs	r3, r3, r1
34002a6a:	42ab      	cmp	r3, r5
34002a6c:	dcf2      	bgt.n	34002a54 <_printf_i+0x210>
34002a6e:	e7eb      	b.n	34002a48 <_printf_i+0x204>
34002a70:	2500      	movs	r5, #0
34002a72:	f104 0619 	add.w	r6, r4, #25
34002a76:	e7f5      	b.n	34002a64 <_printf_i+0x220>
34002a78:	34003125 	.word	0x34003125
34002a7c:	34003136 	.word	0x34003136

34002a80 <__swhatbuf_r>:
34002a80:	b570      	push	{r4, r5, r6, lr}
34002a82:	460c      	mov	r4, r1
34002a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
34002a88:	b096      	sub	sp, #88	@ 0x58
34002a8a:	4615      	mov	r5, r2
34002a8c:	2900      	cmp	r1, #0
34002a8e:	461e      	mov	r6, r3
34002a90:	da0c      	bge.n	34002aac <__swhatbuf_r+0x2c>
34002a92:	89a3      	ldrh	r3, [r4, #12]
34002a94:	2100      	movs	r1, #0
34002a96:	f013 0f80 	tst.w	r3, #128	@ 0x80
34002a9a:	bf14      	ite	ne
34002a9c:	2340      	movne	r3, #64	@ 0x40
34002a9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
34002aa2:	2000      	movs	r0, #0
34002aa4:	6031      	str	r1, [r6, #0]
34002aa6:	602b      	str	r3, [r5, #0]
34002aa8:	b016      	add	sp, #88	@ 0x58
34002aaa:	bd70      	pop	{r4, r5, r6, pc}
34002aac:	466a      	mov	r2, sp
34002aae:	f000 f879 	bl	34002ba4 <_fstat_r>
34002ab2:	2800      	cmp	r0, #0
34002ab4:	dbed      	blt.n	34002a92 <__swhatbuf_r+0x12>
34002ab6:	9901      	ldr	r1, [sp, #4]
34002ab8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
34002abc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
34002ac0:	4259      	negs	r1, r3
34002ac2:	4159      	adcs	r1, r3
34002ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34002ac8:	e7eb      	b.n	34002aa2 <__swhatbuf_r+0x22>

34002aca <__smakebuf_r>:
34002aca:	898b      	ldrh	r3, [r1, #12]
34002acc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
34002ace:	079d      	lsls	r5, r3, #30
34002ad0:	4606      	mov	r6, r0
34002ad2:	460c      	mov	r4, r1
34002ad4:	d507      	bpl.n	34002ae6 <__smakebuf_r+0x1c>
34002ad6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
34002ada:	6023      	str	r3, [r4, #0]
34002adc:	6123      	str	r3, [r4, #16]
34002ade:	2301      	movs	r3, #1
34002ae0:	6163      	str	r3, [r4, #20]
34002ae2:	b003      	add	sp, #12
34002ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
34002ae6:	ab01      	add	r3, sp, #4
34002ae8:	466a      	mov	r2, sp
34002aea:	f7ff ffc9 	bl	34002a80 <__swhatbuf_r>
34002aee:	9f00      	ldr	r7, [sp, #0]
34002af0:	4605      	mov	r5, r0
34002af2:	4630      	mov	r0, r6
34002af4:	4639      	mov	r1, r7
34002af6:	f7ff f8c1 	bl	34001c7c <_malloc_r>
34002afa:	b948      	cbnz	r0, 34002b10 <__smakebuf_r+0x46>
34002afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
34002b00:	059a      	lsls	r2, r3, #22
34002b02:	d4ee      	bmi.n	34002ae2 <__smakebuf_r+0x18>
34002b04:	f023 0303 	bic.w	r3, r3, #3
34002b08:	f043 0302 	orr.w	r3, r3, #2
34002b0c:	81a3      	strh	r3, [r4, #12]
34002b0e:	e7e2      	b.n	34002ad6 <__smakebuf_r+0xc>
34002b10:	89a3      	ldrh	r3, [r4, #12]
34002b12:	6020      	str	r0, [r4, #0]
34002b14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
34002b18:	81a3      	strh	r3, [r4, #12]
34002b1a:	9b01      	ldr	r3, [sp, #4]
34002b1c:	e9c4 0704 	strd	r0, r7, [r4, #16]
34002b20:	b15b      	cbz	r3, 34002b3a <__smakebuf_r+0x70>
34002b22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
34002b26:	4630      	mov	r0, r6
34002b28:	f000 f84e 	bl	34002bc8 <_isatty_r>
34002b2c:	b128      	cbz	r0, 34002b3a <__smakebuf_r+0x70>
34002b2e:	89a3      	ldrh	r3, [r4, #12]
34002b30:	f023 0303 	bic.w	r3, r3, #3
34002b34:	f043 0301 	orr.w	r3, r3, #1
34002b38:	81a3      	strh	r3, [r4, #12]
34002b3a:	89a3      	ldrh	r3, [r4, #12]
34002b3c:	431d      	orrs	r5, r3
34002b3e:	81a5      	strh	r5, [r4, #12]
34002b40:	e7cf      	b.n	34002ae2 <__smakebuf_r+0x18>

34002b42 <_raise_r>:
34002b42:	291f      	cmp	r1, #31
34002b44:	b538      	push	{r3, r4, r5, lr}
34002b46:	4605      	mov	r5, r0
34002b48:	460c      	mov	r4, r1
34002b4a:	d904      	bls.n	34002b56 <_raise_r+0x14>
34002b4c:	2316      	movs	r3, #22
34002b4e:	6003      	str	r3, [r0, #0]
34002b50:	f04f 30ff 	mov.w	r0, #4294967295
34002b54:	bd38      	pop	{r3, r4, r5, pc}
34002b56:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
34002b58:	b112      	cbz	r2, 34002b60 <_raise_r+0x1e>
34002b5a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
34002b5e:	b94b      	cbnz	r3, 34002b74 <_raise_r+0x32>
34002b60:	4628      	mov	r0, r5
34002b62:	f000 f853 	bl	34002c0c <_getpid_r>
34002b66:	4622      	mov	r2, r4
34002b68:	4601      	mov	r1, r0
34002b6a:	4628      	mov	r0, r5
34002b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
34002b70:	f000 b83a 	b.w	34002be8 <_kill_r>
34002b74:	2b01      	cmp	r3, #1
34002b76:	d00a      	beq.n	34002b8e <_raise_r+0x4c>
34002b78:	1c59      	adds	r1, r3, #1
34002b7a:	d103      	bne.n	34002b84 <_raise_r+0x42>
34002b7c:	2316      	movs	r3, #22
34002b7e:	6003      	str	r3, [r0, #0]
34002b80:	2001      	movs	r0, #1
34002b82:	e7e7      	b.n	34002b54 <_raise_r+0x12>
34002b84:	2100      	movs	r1, #0
34002b86:	4620      	mov	r0, r4
34002b88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
34002b8c:	4798      	blx	r3
34002b8e:	2000      	movs	r0, #0
34002b90:	e7e0      	b.n	34002b54 <_raise_r+0x12>
	...

34002b94 <raise>:
34002b94:	4b02      	ldr	r3, [pc, #8]	@ (34002ba0 <raise+0xc>)
34002b96:	4601      	mov	r1, r0
34002b98:	6818      	ldr	r0, [r3, #0]
34002b9a:	f7ff bfd2 	b.w	34002b42 <_raise_r>
34002b9e:	bf00      	nop
34002ba0:	34003228 	.word	0x34003228

34002ba4 <_fstat_r>:
34002ba4:	b538      	push	{r3, r4, r5, lr}
34002ba6:	2300      	movs	r3, #0
34002ba8:	4d06      	ldr	r5, [pc, #24]	@ (34002bc4 <_fstat_r+0x20>)
34002baa:	4604      	mov	r4, r0
34002bac:	4608      	mov	r0, r1
34002bae:	4611      	mov	r1, r2
34002bb0:	602b      	str	r3, [r5, #0]
34002bb2:	f000 f843 	bl	34002c3c <_fstat>
34002bb6:	1c43      	adds	r3, r0, #1
34002bb8:	d102      	bne.n	34002bc0 <_fstat_r+0x1c>
34002bba:	682b      	ldr	r3, [r5, #0]
34002bbc:	b103      	cbz	r3, 34002bc0 <_fstat_r+0x1c>
34002bbe:	6023      	str	r3, [r4, #0]
34002bc0:	bd38      	pop	{r3, r4, r5, pc}
34002bc2:	bf00      	nop
34002bc4:	34003870 	.word	0x34003870

34002bc8 <_isatty_r>:
34002bc8:	b538      	push	{r3, r4, r5, lr}
34002bca:	2300      	movs	r3, #0
34002bcc:	4d05      	ldr	r5, [pc, #20]	@ (34002be4 <_isatty_r+0x1c>)
34002bce:	4604      	mov	r4, r0
34002bd0:	4608      	mov	r0, r1
34002bd2:	602b      	str	r3, [r5, #0]
34002bd4:	f000 f842 	bl	34002c5c <_isatty>
34002bd8:	1c43      	adds	r3, r0, #1
34002bda:	d102      	bne.n	34002be2 <_isatty_r+0x1a>
34002bdc:	682b      	ldr	r3, [r5, #0]
34002bde:	b103      	cbz	r3, 34002be2 <_isatty_r+0x1a>
34002be0:	6023      	str	r3, [r4, #0]
34002be2:	bd38      	pop	{r3, r4, r5, pc}
34002be4:	34003870 	.word	0x34003870

34002be8 <_kill_r>:
34002be8:	b538      	push	{r3, r4, r5, lr}
34002bea:	2300      	movs	r3, #0
34002bec:	4d06      	ldr	r5, [pc, #24]	@ (34002c08 <_kill_r+0x20>)
34002bee:	4604      	mov	r4, r0
34002bf0:	4608      	mov	r0, r1
34002bf2:	4611      	mov	r1, r2
34002bf4:	602b      	str	r3, [r5, #0]
34002bf6:	f000 f839 	bl	34002c6c <_kill>
34002bfa:	1c43      	adds	r3, r0, #1
34002bfc:	d102      	bne.n	34002c04 <_kill_r+0x1c>
34002bfe:	682b      	ldr	r3, [r5, #0]
34002c00:	b103      	cbz	r3, 34002c04 <_kill_r+0x1c>
34002c02:	6023      	str	r3, [r4, #0]
34002c04:	bd38      	pop	{r3, r4, r5, pc}
34002c06:	bf00      	nop
34002c08:	34003870 	.word	0x34003870

34002c0c <_getpid_r>:
34002c0c:	f000 b81e 	b.w	34002c4c <_getpid>

34002c10 <memchr>:
34002c10:	b2c9      	uxtb	r1, r1
34002c12:	4603      	mov	r3, r0
34002c14:	4402      	add	r2, r0
34002c16:	b510      	push	{r4, lr}
34002c18:	4293      	cmp	r3, r2
34002c1a:	4618      	mov	r0, r3
34002c1c:	d101      	bne.n	34002c22 <memchr+0x12>
34002c1e:	2000      	movs	r0, #0
34002c20:	e003      	b.n	34002c2a <memchr+0x1a>
34002c22:	7804      	ldrb	r4, [r0, #0]
34002c24:	3301      	adds	r3, #1
34002c26:	428c      	cmp	r4, r1
34002c28:	d1f6      	bne.n	34002c18 <memchr+0x8>
34002c2a:	bd10      	pop	{r4, pc}

34002c2c <_close>:
34002c2c:	4b02      	ldr	r3, [pc, #8]	@ (34002c38 <_close+0xc>)
34002c2e:	2258      	movs	r2, #88	@ 0x58
34002c30:	f04f 30ff 	mov.w	r0, #4294967295
34002c34:	601a      	str	r2, [r3, #0]
34002c36:	4770      	bx	lr
34002c38:	34003870 	.word	0x34003870

34002c3c <_fstat>:
34002c3c:	4b02      	ldr	r3, [pc, #8]	@ (34002c48 <_fstat+0xc>)
34002c3e:	2258      	movs	r2, #88	@ 0x58
34002c40:	f04f 30ff 	mov.w	r0, #4294967295
34002c44:	601a      	str	r2, [r3, #0]
34002c46:	4770      	bx	lr
34002c48:	34003870 	.word	0x34003870

34002c4c <_getpid>:
34002c4c:	4b02      	ldr	r3, [pc, #8]	@ (34002c58 <_getpid+0xc>)
34002c4e:	2258      	movs	r2, #88	@ 0x58
34002c50:	f04f 30ff 	mov.w	r0, #4294967295
34002c54:	601a      	str	r2, [r3, #0]
34002c56:	4770      	bx	lr
34002c58:	34003870 	.word	0x34003870

34002c5c <_isatty>:
34002c5c:	4b02      	ldr	r3, [pc, #8]	@ (34002c68 <_isatty+0xc>)
34002c5e:	2258      	movs	r2, #88	@ 0x58
34002c60:	2000      	movs	r0, #0
34002c62:	601a      	str	r2, [r3, #0]
34002c64:	4770      	bx	lr
34002c66:	bf00      	nop
34002c68:	34003870 	.word	0x34003870

34002c6c <_kill>:
34002c6c:	4b02      	ldr	r3, [pc, #8]	@ (34002c78 <_kill+0xc>)
34002c6e:	2258      	movs	r2, #88	@ 0x58
34002c70:	f04f 30ff 	mov.w	r0, #4294967295
34002c74:	601a      	str	r2, [r3, #0]
34002c76:	4770      	bx	lr
34002c78:	34003870 	.word	0x34003870

34002c7c <_lseek>:
34002c7c:	4b02      	ldr	r3, [pc, #8]	@ (34002c88 <_lseek+0xc>)
34002c7e:	2258      	movs	r2, #88	@ 0x58
34002c80:	f04f 30ff 	mov.w	r0, #4294967295
34002c84:	601a      	str	r2, [r3, #0]
34002c86:	4770      	bx	lr
34002c88:	34003870 	.word	0x34003870

34002c8c <_read>:
34002c8c:	4b02      	ldr	r3, [pc, #8]	@ (34002c98 <_read+0xc>)
34002c8e:	2258      	movs	r2, #88	@ 0x58
34002c90:	f04f 30ff 	mov.w	r0, #4294967295
34002c94:	601a      	str	r2, [r3, #0]
34002c96:	4770      	bx	lr
34002c98:	34003870 	.word	0x34003870

34002c9c <_write>:
34002c9c:	4b02      	ldr	r3, [pc, #8]	@ (34002ca8 <_write+0xc>)
34002c9e:	2258      	movs	r2, #88	@ 0x58
34002ca0:	f04f 30ff 	mov.w	r0, #4294967295
34002ca4:	601a      	str	r2, [r3, #0]
34002ca6:	4770      	bx	lr
34002ca8:	34003870 	.word	0x34003870

34002cac <_exit>:
34002cac:	e7fe      	b.n	34002cac <_exit>
	...

34002cb0 <_init>:
34002cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
34002cb2:	bf00      	nop
34002cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
34002cb6:	bc08      	pop	{r3}
34002cb8:	469e      	mov	lr, r3
34002cba:	4770      	bx	lr

34002cbc <_fini>:
34002cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
34002cbe:	bf00      	nop
34002cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
34002cc2:	bc08      	pop	{r3}
34002cc4:	469e      	mov	lr, r3
34002cc6:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

34003280 <SECURE_SystemCoreClockUpdate>:
34003280:	e97f e97f 	sg
34003284:	f7fd bd00 	b.w	34000c88 <__acle_se_SECURE_SystemCoreClockUpdate>

34003288 <SECURE_RegisterCallback>:
34003288:	e97f e97f 	sg
3400328c:	f7fd bb64 	b.w	34000958 <__acle_se_SECURE_RegisterCallback>
	...
