#
# Octeon CN66XX CSR detail for Windriver Ejtag probes
#
# Copyright (c) 2016, Cavium Networks. All rights reserved.
#
(AGL_GMX_BAD_REG),14,A collection of things that have gone very very wrong,AGL,AGL_AGL_GMX_BAD_REG_HELP
T,Reserved-Reserved,1,26,Hex,7,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPSH1-TX FIFO overflow (MII1),Enable,Disable,27,1,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPOP1-TX FIFO underflow (MII1),Enable,Disable,28,1,AGL_AGL_GMX_BAD_REG_HELP,
O,OVRFLW1-RX FIFO overflow (MII1),Enable,Disable,29,1,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPSH-TX FIFO overflow (MII0),Enable,Disable,30,1,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPOP-TX FIFO underflow (MII0),Enable,Disable,31,1,AGL_AGL_GMX_BAD_REG_HELP,
O,OVRFLW-RX FIFO overflow (MII0),Enable,Disable,32,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,33,5,Hex,2,AGL_AGL_GMX_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,39,2,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,41,2,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,43,18,Hex,5,AGL_AGL_GMX_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow,61,2,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,

(AGL_GMX_BIST),2,GMX BIST Results,AGL,AGL_AGL_GMX_BIST_HELP
T,Reserved-Reserved,1,39,Hex,10,AGL_AGL_GMX_BIST_HELP,
T,STATUS-BIST Results.,40,25,Hex,7,AGL_AGL_GMX_BIST_HELP,

(AGL_GMX_PRT0_CFG),13,Port description,AGL,AGL_AGL_GMX_PRT0_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,AGL_AGL_GMX_PRT0_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,AGL_AGL_GMX_PRT0_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,BURST-Half=Duplex Burst Enable,Enable,Disable,58,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,TX_EN-Port enable.  Must be set for Octane to send,Enable,Disable,59,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,RX_EN-Port enable.  Must be set for Octane to receive,Enable,Disable,60,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,AGL_AGL_GMX_PRT0_CFG_HELP,

(AGL_GMX_PRT1_CFG),13,Port description,AGL,AGL_AGL_GMX_PRT1_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,AGL_AGL_GMX_PRT1_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,AGL_AGL_GMX_PRT1_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,BURST-Half=Duplex Burst Enable,Enable,Disable,58,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,TX_EN-Port enable.  Must be set for Octane to send,Enable,Disable,59,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,RX_EN-Port enable.  Must be set for Octane to receive,Enable,Disable,60,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,AGL_AGL_GMX_PRT1_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,AGL_AGL_GMX_PRT1_CFG_HELP,

(AGL_GMX_RX0_ADR_CAM0),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM0_HELP,

(AGL_GMX_RX1_ADR_CAM0),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX1_ADR_CAM0_HELP,

(AGL_GMX_RX0_ADR_CAM1),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM1_HELP,

(AGL_GMX_RX1_ADR_CAM1),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX1_ADR_CAM1_HELP,

(AGL_GMX_RX0_ADR_CAM2),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM2_HELP,

(AGL_GMX_RX1_ADR_CAM2),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX1_ADR_CAM2_HELP,

(AGL_GMX_RX0_ADR_CAM3),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM3_HELP,

(AGL_GMX_RX1_ADR_CAM3),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX1_ADR_CAM3_HELP,

(AGL_GMX_RX0_ADR_CAM4),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM4_HELP,

(AGL_GMX_RX1_ADR_CAM4),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX1_ADR_CAM4_HELP,

(AGL_GMX_RX0_ADR_CAM5),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM5_HELP,

(AGL_GMX_RX1_ADR_CAM5),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX1_ADR_CAM5_HELP,

(AGL_GMX_RX0_ADR_CAM_EN),2,Address Filtering Control Enable,AGL,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP,

(AGL_GMX_RX1_ADR_CAM_EN),2,Address Filtering Control Enable,AGL,AGL_AGL_GMX_RX1_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_RX1_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,AGL_AGL_GMX_RX1_ADR_CAM_EN_HELP,

(AGL_GMX_RX0_ADR_CTL),4,Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,

(AGL_GMX_RX1_ADR_CTL),4,Address Filtering Control,AGL,AGL_AGL_GMX_RX1_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX1_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,AGL_AGL_GMX_RX1_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,AGL_AGL_GMX_RX1_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,AGL_AGL_GMX_RX1_ADR_CTL_HELP,

(AGL_GMX_RX0_DECISION),2,The byte count to decide when to accept or filter a packet,AGL,AGL_AGL_GMX_RX0_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_RX0_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,AGL_AGL_GMX_RX0_DECISION_HELP,

(AGL_GMX_RX1_DECISION),2,The byte count to decide when to accept or filter a packet,AGL,AGL_AGL_GMX_RX1_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_RX1_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,AGL_AGL_GMX_RX1_DECISION_HELP,

(AGL_GMX_RX0_FRM_CHK),11,Which frame errors will set the ERR bit of the frame,AGL,AGL_AGL_GMX_RX0_FRM_CHK_HELP
T,Reserved-Reserved,1,54,Hex,14,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,NIBERR-Nibble error,Enable,Disable,55,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,RCVERR-Frame was received with packet data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,

(AGL_GMX_RX1_FRM_CHK),11,Which frame errors will set the ERR bit of the frame,AGL,AGL_AGL_GMX_RX1_FRM_CHK_HELP
T,Reserved-Reserved,1,54,Hex,14,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,NIBERR-Nibble error,Enable,Disable,55,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,RCVERR-Frame was received with packet data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX1_FRM_CHK_HELP,

(AGL_GMX_RX0_FRM_CTL),14,Frame Control,AGL,AGL_AGL_GMX_RX0_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PAD_LEN-When set disables the length check for non=min,Enable,Disable,56,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is less strict.,Enable,Disable,58,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,

(AGL_GMX_RX1_FRM_CTL),14,Frame Control,AGL,AGL_AGL_GMX_RX1_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,PAD_LEN-When set disables the length check for non=min,Enable,Disable,56,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is less strict.,Enable,Disable,58,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,AGL_AGL_GMX_RX1_FRM_CTL_HELP,

(AGL_GMX_RX0_FRM_MAX),2,Frame Max length,AGL,AGL_AGL_GMX_RX0_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX0_FRM_MAX_HELP,

(AGL_GMX_RX1_FRM_MAX),2,Frame Max length,AGL,AGL_AGL_GMX_RX1_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX1_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX1_FRM_MAX_HELP,

(AGL_GMX_RX0_FRM_MIN),2,Frame Min length,AGL,AGL_AGL_GMX_RX0_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX0_FRM_MIN_HELP,

(AGL_GMX_RX1_FRM_MIN),2,Frame Min length,AGL,AGL_AGL_GMX_RX1_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX1_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX1_FRM_MIN_HELP,

(AGL_GMX_RX0_IFG),2,RX Min IFG,AGL,AGL_AGL_GMX_RX0_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,AGL_AGL_GMX_RX0_IFG_HELP,

(AGL_GMX_RX1_IFG),2,RX Min IFG,AGL,AGL_AGL_GMX_RX1_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX1_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,AGL_AGL_GMX_RX1_IFG_HELP,

(AGL_GMX_RX0_INT_EN),21,Interrupt Enable,AGL,AGL_AGL_GMX_RX0_INT_EN_HELP
T,Reserved-Reserved,1,44,Hex,11,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex             |             NS,Enable,Disable,46,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed              |             NS,Enable,Disable,47,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus             |             NS,Enable,Disable,48,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,RSVERR-Packet reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble)              |             NS,Enable,Disable,55,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_INT_EN_HELP,

(AGL_GMX_RX1_INT_EN),21,Interrupt Enable,AGL,AGL_AGL_GMX_RX1_INT_EN_HELP
T,Reserved-Reserved,1,44,Hex,11,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex             |             NS,Enable,Disable,46,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed              |             NS,Enable,Disable,47,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus             |             NS,Enable,Disable,48,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,RSVERR-Packet reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble)              |             NS,Enable,Disable,55,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX1_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX1_INT_EN_HELP,

(AGL_GMX_RX0_INT_REG),21,Interrupt Register,AGL,AGL_AGL_GMX_RX0_INT_REG_HELP
T,Reserved-Reserved,1,44,Hex,11,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PHY_DUPX-Change in the RGMII inbound LinkDuplex             |             NS,Enable,Disable,46,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PHY_SPD-Change in the RGMII inbound LinkSpeed              |             NS,Enable,Disable,47,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PHY_LINK-Change in the RGMII inbound LinkStatus             |             NS,Enable,Disable,48,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,RSVERR-Packet reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble)              |             NS,Enable,Disable,55,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,RCVERR-Frame was received with Packet Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_INT_REG_HELP,

(AGL_GMX_RX1_INT_REG),21,Interrupt Register,AGL,AGL_AGL_GMX_RX1_INT_REG_HELP
T,Reserved-Reserved,1,44,Hex,11,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,PHY_DUPX-Change in the RGMII inbound LinkDuplex             |             NS,Enable,Disable,46,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,PHY_SPD-Change in the RGMII inbound LinkSpeed              |             NS,Enable,Disable,47,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,PHY_LINK-Change in the RGMII inbound LinkStatus             |             NS,Enable,Disable,48,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,RSVERR-Packet reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble)              |             NS,Enable,Disable,55,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,RCVERR-Frame was received with Packet Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX1_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX1_INT_REG_HELP,

(AGL_GMX_RX0_JABBER),2,The max size packet after which GMX will truncate,AGL,AGL_AGL_GMX_RX0_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,AGL_AGL_GMX_RX0_JABBER_HELP,

(AGL_GMX_RX1_JABBER),2,The max size packet after which GMX will truncate,AGL,AGL_AGL_GMX_RX1_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX1_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,AGL_AGL_GMX_RX1_JABBER_HELP,

(AGL_GMX_RX0_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,AGL,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP,

(AGL_GMX_RX1_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,AGL,AGL_AGL_GMX_RX1_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX1_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,AGL_AGL_GMX_RX1_PAUSE_DROP_TIME_HELP,

(AGL_GMX_RX0_RX_INBND),4,AGL_GMX_RX_INBND = RGMII InBand Link Status,AGL,AGL_AGL_GMX_RX0_RX_INBND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_RX_INBND_HELP,
O,DUPLEX-RGMII Inbound LinkDuplex                           |             NS,Enable,Disable,61,1,AGL_AGL_GMX_RX0_RX_INBND_HELP,
T,SPEED-RGMII Inbound LinkSpeed                            |             NS,62,2,Hex,1,AGL_AGL_GMX_RX0_RX_INBND_HELP,
O,STATUS-RGMII Inbound LinkStatus                           |             NS,Enable,Disable,64,1,AGL_AGL_GMX_RX0_RX_INBND_HELP,

(AGL_GMX_RX1_RX_INBND),4,AGL_GMX_RX_INBND = RGMII InBand Link Status,AGL,AGL_AGL_GMX_RX1_RX_INBND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX1_RX_INBND_HELP,
O,DUPLEX-RGMII Inbound LinkDuplex                           |             NS,Enable,Disable,61,1,AGL_AGL_GMX_RX1_RX_INBND_HELP,
T,SPEED-RGMII Inbound LinkSpeed                            |             NS,62,2,Hex,1,AGL_AGL_GMX_RX1_RX_INBND_HELP,
O,STATUS-RGMII Inbound LinkStatus                           |             NS,Enable,Disable,64,1,AGL_AGL_GMX_RX1_RX_INBND_HELP,

(AGL_GMX_RX0_STATS_CTL),2,RX Stats Control register,AGL,AGL_AGL_GMX_RX0_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_RX0_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_RX0_STATS_CTL_HELP,

(AGL_GMX_RX1_STATS_CTL),2,RX Stats Control register,AGL,AGL_AGL_GMX_RX1_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_RX1_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_RX1_STATS_CTL_HELP,

(AGL_GMX_RX0_STATS_OCTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_HELP,

(AGL_GMX_RX1_STATS_OCTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX1_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,AGL_AGL_GMX_RX1_STATS_OCTS_HELP,

(AGL_GMX_RX0_STATS_OCTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP,

(AGL_GMX_RX1_STATS_OCTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX1_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,AGL_AGL_GMX_RX1_STATS_OCTS_CTL_HELP,

(AGL_GMX_RX0_STATS_OCTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP,

(AGL_GMX_RX1_STATS_OCTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX1_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,AGL_AGL_GMX_RX1_STATS_OCTS_DMAC_HELP,

(AGL_GMX_RX0_STATS_OCTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP,

(AGL_GMX_RX1_STATS_OCTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX1_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,AGL_AGL_GMX_RX1_STATS_OCTS_DRP_HELP,

(AGL_GMX_RX0_STATS_PKTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_HELP,

(AGL_GMX_RX1_STATS_PKTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_HELP,

(AGL_GMX_RX0_STATS_PKTS_BAD),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP,

(AGL_GMX_RX1_STATS_PKTS_BAD),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_BAD_HELP,

(AGL_GMX_RX0_STATS_PKTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP,

(AGL_GMX_RX1_STATS_PKTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_CTL_HELP,

(AGL_GMX_RX0_STATS_PKTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP,

(AGL_GMX_RX1_STATS_PKTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_DMAC_HELP,

(AGL_GMX_RX0_STATS_PKTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP,

(AGL_GMX_RX1_STATS_PKTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX1_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,AGL_AGL_GMX_RX1_STATS_PKTS_DRP_HELP,

(AGL_GMX_RX0_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,AGL,AGL_AGL_GMX_RX0_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,AGL_AGL_GMX_RX0_UDD_SKP_HELP,

(AGL_GMX_RX1_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,AGL,AGL_AGL_GMX_RX1_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX1_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,AGL_AGL_GMX_RX1_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_RX1_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,AGL_AGL_GMX_RX1_UDD_SKP_HELP,

(AGL_GMX_RX_BP_DROP0),2,FIFO mark for packet drop,AGL,AGL_AGL_GMX_RX_BP_DROP0_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_DROP0_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,AGL_AGL_GMX_RX_BP_DROP0_HELP,

(AGL_GMX_RX_BP_DROP1),2,FIFO mark for packet drop,AGL,AGL_AGL_GMX_RX_BP_DROP1_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_DROP1_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,AGL_AGL_GMX_RX_BP_DROP1_HELP,

(AGL_GMX_RX_BP_OFF0),2,Lowater mark for packet drop,AGL,AGL_AGL_GMX_RX_BP_OFF0_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_OFF0_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,AGL_AGL_GMX_RX_BP_OFF0_HELP,

(AGL_GMX_RX_BP_OFF1),2,Lowater mark for packet drop,AGL,AGL_AGL_GMX_RX_BP_OFF1_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_OFF1_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,AGL_AGL_GMX_RX_BP_OFF1_HELP,

(AGL_GMX_RX_BP_ON0),2,Hiwater mark for port/interface backpressure,AGL,AGL_AGL_GMX_RX_BP_ON0_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX_BP_ON0_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,AGL_AGL_GMX_RX_BP_ON0_HELP,

(AGL_GMX_RX_BP_ON1),2,Hiwater mark for port/interface backpressure,AGL,AGL_AGL_GMX_RX_BP_ON1_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX_BP_ON1_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,AGL_AGL_GMX_RX_BP_ON1_HELP,

(AGL_GMX_RX_PRT_INFO),4,state information for the ports,AGL,AGL_AGL_GMX_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,46,Hex,12,AGL_AGL_GMX_RX_PRT_INFO_HELP,
T,DROP-Port indication that data was dropped,47,2,Hex,1,AGL_AGL_GMX_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,14,Hex,4,AGL_AGL_GMX_RX_PRT_INFO_HELP,
T,COMMIT-Port indication that SOP was accepted,63,2,Hex,1,AGL_AGL_GMX_RX_PRT_INFO_HELP,

(AGL_GMX_RX_TX_STATUS),4,GMX RX/TX Status,AGL,AGL_AGL_GMX_RX_TX_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_TX_STATUS_HELP,
T,TX-Transmit data since last read,59,2,Hex,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,
T,Reserved-Reserved,61,2,Hex,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,
T,RX-Receive data since last read,63,2,Hex,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,

(AGL_GMX_SMAC0),2,Packet SMAC,AGL,AGL_AGL_GMX_SMAC0_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_SMAC0_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,AGL_AGL_GMX_SMAC0_HELP,

(AGL_GMX_SMAC1),2,Packet SMAC,AGL,AGL_AGL_GMX_SMAC1_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_SMAC1_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,AGL_AGL_GMX_SMAC1_HELP,

(AGL_GMX_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,AGL,AGL_AGL_GMX_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_STAT_BP_HELP,
O,BP-Current TX stats BP state,Enable,Disable,48,1,AGL_AGL_GMX_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,AGL_AGL_GMX_STAT_BP_HELP,

(AGL_GMX_TX0_APPEND),5,Packet TX Append Control,AGL,AGL_AGL_GMX_TX0_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_TX0_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,AGL_AGL_GMX_TX0_APPEND_HELP,

(AGL_GMX_TX1_APPEND),5,Packet TX Append Control,AGL,AGL_AGL_GMX_TX1_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_TX1_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,AGL_AGL_GMX_TX1_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,AGL_AGL_GMX_TX1_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,AGL_AGL_GMX_TX1_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,AGL_AGL_GMX_TX1_APPEND_HELP,

(AGL_GMX_TX0_CLK),2,RGMII TX Clock Generation Register,AGL,AGL_AGL_GMX_TX0_CLK_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX0_CLK_HELP,
T,CLK_CNT-Controls the RGMII TXC frequency                   |             NS,59,6,Hex,2,AGL_AGL_GMX_TX0_CLK_HELP,

(AGL_GMX_TX1_CLK),2,RGMII TX Clock Generation Register,AGL,AGL_AGL_GMX_TX1_CLK_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX1_CLK_HELP,
T,CLK_CNT-Controls the RGMII TXC frequency                   |             NS,59,6,Hex,2,AGL_AGL_GMX_TX1_CLK_HELP,

(AGL_GMX_TX0_CTL),3,TX Control register,AGL,AGL_AGL_GMX_TX0_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,AGL_AGL_GMX_TX0_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,AGL_AGL_GMX_TX0_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,AGL_AGL_GMX_TX0_CTL_HELP,

(AGL_GMX_TX1_CTL),3,TX Control register,AGL,AGL_AGL_GMX_TX1_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,AGL_AGL_GMX_TX1_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,AGL_AGL_GMX_TX1_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,AGL_AGL_GMX_TX1_CTL_HELP,

(AGL_GMX_TX0_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),AGL,AGL_AGL_GMX_TX0_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX0_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,AGL_AGL_GMX_TX0_MIN_PKT_HELP,

(AGL_GMX_TX1_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),AGL,AGL_AGL_GMX_TX1_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX1_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,AGL_AGL_GMX_TX1_MIN_PKT_HELP,

(AGL_GMX_TX0_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,AGL,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP,

(AGL_GMX_TX1_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,AGL,AGL_AGL_GMX_TX1_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX1_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,AGL_AGL_GMX_TX1_PAUSE_PKT_INTERVAL_HELP,

(AGL_GMX_TX0_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,AGL,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP,

(AGL_GMX_TX1_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,AGL,AGL_AGL_GMX_TX1_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX1_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX1_PAUSE_PKT_TIME_HELP,

(AGL_GMX_TX0_PAUSE_TOGO),2,Packet TX Amount of time remaining to backpressure,AGL,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP,

(AGL_GMX_TX1_PAUSE_TOGO),2,Packet TX Amount of time remaining to backpressure,AGL,AGL_AGL_GMX_TX1_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX1_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,AGL_AGL_GMX_TX1_PAUSE_TOGO_HELP,

(AGL_GMX_TX0_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,AGL,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP,

(AGL_GMX_TX1_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,AGL,AGL_AGL_GMX_TX1_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX1_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,AGL_AGL_GMX_TX1_PAUSE_ZERO_HELP,

(AGL_GMX_TX0_SOFT_PAUSE),2,Packet TX Software Pause,AGL,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP,

(AGL_GMX_TX1_SOFT_PAUSE),2,Packet TX Software Pause,AGL,AGL_AGL_GMX_TX1_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX1_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,AGL_AGL_GMX_TX1_SOFT_PAUSE_HELP,

(AGL_GMX_TX0_STAT0),2,AGL_GMX_TX_STATS_XSDEF / AGL_GMX_TX_STATS_XSCOL,AGL,AGL_AGL_GMX_TX0_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT0_HELP,

(AGL_GMX_TX1_STAT0),2,AGL_GMX_TX_STATS_XSDEF / AGL_GMX_TX_STATS_XSCOL,AGL,AGL_AGL_GMX_TX1_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT0_HELP,

(AGL_GMX_TX0_STAT1),2,AGL_GMX_TX_STATS_SCOL  / AGL_GMX_TX_STATS_MCOL,AGL,AGL_AGL_GMX_TX0_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT1_HELP,

(AGL_GMX_TX1_STAT1),2,AGL_GMX_TX_STATS_SCOL  / AGL_GMX_TX_STATS_MCOL,AGL,AGL_AGL_GMX_TX1_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT1_HELP,

(AGL_GMX_TX0_STAT2),2,AGL_GMX_TX_STATS_OCTS,AGL,AGL_AGL_GMX_TX0_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX0_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,AGL_AGL_GMX_TX0_STAT2_HELP,

(AGL_GMX_TX1_STAT2),2,AGL_GMX_TX_STATS_OCTS,AGL,AGL_AGL_GMX_TX1_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX1_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,AGL_AGL_GMX_TX1_STAT2_HELP,

(AGL_GMX_TX0_STAT3),2,AGL_GMX_TX_STATS_PKTS,AGL,AGL_AGL_GMX_TX0_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT3_HELP,

(AGL_GMX_TX1_STAT3),2,AGL_GMX_TX_STATS_PKTS,AGL,AGL_AGL_GMX_TX1_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT3_HELP,

(AGL_GMX_TX0_STAT4),2,AGL_GMX_TX_STATS_HIST1 (64) / AGL_GMX_TX_STATS_HIST0 (<64),AGL,AGL_AGL_GMX_TX0_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT4_HELP,

(AGL_GMX_TX1_STAT4),2,AGL_GMX_TX_STATS_HIST1 (64) / AGL_GMX_TX_STATS_HIST0 (<64),AGL,AGL_AGL_GMX_TX1_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT4_HELP,

(AGL_GMX_TX0_STAT5),2,AGL_GMX_TX_STATS_HIST3 (128- 255) / AGL_GMX_TX_STATS_HIST2 (65- 127),AGL,AGL_AGL_GMX_TX0_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT5_HELP,

(AGL_GMX_TX1_STAT5),2,AGL_GMX_TX_STATS_HIST3 (128- 255) / AGL_GMX_TX_STATS_HIST2 (65- 127),AGL,AGL_AGL_GMX_TX1_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT5_HELP,

(AGL_GMX_TX0_STAT6),2,AGL_GMX_TX_STATS_HIST5 (512-1023) / AGL_GMX_TX_STATS_HIST4 (256-511),AGL,AGL_AGL_GMX_TX0_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT6_HELP,

(AGL_GMX_TX1_STAT6),2,AGL_GMX_TX_STATS_HIST5 (512-1023) / AGL_GMX_TX_STATS_HIST4 (256-511),AGL,AGL_AGL_GMX_TX1_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT6_HELP,

(AGL_GMX_TX0_STAT7),2,AGL_GMX_TX_STATS_HIST7 (1024-1518) / AGL_GMX_TX_STATS_HIST6 (>1518),AGL,AGL_AGL_GMX_TX0_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT7_HELP,

(AGL_GMX_TX1_STAT7),2,AGL_GMX_TX_STATS_HIST7 (1024-1518) / AGL_GMX_TX_STATS_HIST6 (>1518),AGL,AGL_AGL_GMX_TX1_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT7_HELP,

(AGL_GMX_TX0_STAT8),2,AGL_GMX_TX_STATS_MCST  / AGL_GMX_TX_STATS_BCST,AGL,AGL_AGL_GMX_TX0_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT8_HELP,

(AGL_GMX_TX1_STAT8),2,AGL_GMX_TX_STATS_MCST  / AGL_GMX_TX_STATS_BCST,AGL,AGL_AGL_GMX_TX1_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,AGL_AGL_GMX_TX1_STAT8_HELP,

(AGL_GMX_TX0_STAT9),2,AGL_GMX_TX_STATS_UNDFLW / AGL_GMX_TX_STATS_CTL,AGL,AGL_AGL_GMX_TX0_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,AGL_AGL_GMX_TX0_STAT9_HELP,

(AGL_GMX_TX1_STAT9),2,AGL_GMX_TX_STATS_UNDFLW / AGL_GMX_TX_STATS_CTL,AGL,AGL_AGL_GMX_TX1_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,AGL_AGL_GMX_TX1_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,AGL_AGL_GMX_TX1_STAT9_HELP,

(AGL_GMX_TX0_STATS_CTL),2,TX Stats Control register,AGL,AGL_AGL_GMX_TX0_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX0_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_TX0_STATS_CTL_HELP,

(AGL_GMX_TX1_STATS_CTL),2,TX Stats Control register,AGL,AGL_AGL_GMX_TX1_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX1_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_TX1_STATS_CTL_HELP,

(AGL_GMX_TX0_THRESH),2,Packet TX Threshold,AGL,AGL_AGL_GMX_TX0_THRESH_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX0_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,59,6,Hex,2,AGL_AGL_GMX_TX0_THRESH_HELP,

(AGL_GMX_TX1_THRESH),2,Packet TX Threshold,AGL,AGL_AGL_GMX_TX1_THRESH_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX1_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,59,6,Hex,2,AGL_AGL_GMX_TX1_THRESH_HELP,

(AGL_GMX_TX_BP),2,Packet TX BackPressure Register,AGL,AGL_AGL_GMX_TX_BP_HELP
T,Reserved-Reserved,1,62,Hex,16,AGL_AGL_GMX_TX_BP_HELP,
T,BP-Port BackPressure status,63,2,Hex,1,AGL_AGL_GMX_TX_BP_HELP,

(AGL_GMX_TX_COL_ATTEMPT),2,Packet TX collision attempts before dropping frame,AGL,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP,

(AGL_GMX_TX_IFG),3,Common,AGL,AGL_AGL_GMX_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing,57,4,Hex,1,AGL_AGL_GMX_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing,61,4,Hex,1,AGL_AGL_GMX_TX_IFG_HELP,

(AGL_GMX_TX_INT_EN),12,Interrupt Enable,AGL,AGL_AGL_GMX_TX_INT_EN_HELP
T,Reserved-Reserved,1,42,Hex,11,AGL_AGL_GMX_TX_INT_EN_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,43,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,45,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,47,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,49,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral (halfdup mode only),51,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,53,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions (halfdup mode only),55,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,57,4,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,61,2,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,AGL_AGL_GMX_TX_INT_EN_HELP,

(AGL_GMX_TX_INT_REG),12,Interrupt Register,AGL,AGL_AGL_GMX_TX_INT_REG_HELP
T,Reserved-Reserved,1,42,Hex,11,AGL_AGL_GMX_TX_INT_REG_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,43,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,45,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,47,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,49,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral (halfdup mode only),51,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,53,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions (halfdup mode only),55,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,57,4,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,61,2,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,AGL_AGL_GMX_TX_INT_REG_HELP,

(AGL_GMX_TX_JAM),2,Packet TX Jam Pattern,AGL,AGL_AGL_GMX_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,AGL_AGL_GMX_TX_JAM_HELP,

(AGL_GMX_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,AGL,AGL_AGL_GMX_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,AGL_AGL_GMX_TX_LFSR_HELP,

(AGL_GMX_TX_OVR_BP),6,Packet TX Override BackPressure,AGL,AGL_AGL_GMX_TX_OVR_BP_HELP
T,Reserved-Reserved,1,54,Hex,14,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,55,2,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,Reserved-Reserved,57,2,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,BP-Port BackPressure status to use,59,2,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,Reserved-Reserved,61,2,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,63,2,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,

(AGL_GMX_TX_PAUSE_PKT_DMAC),2,Packet TX Pause Packet DMAC field,AGL,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP,

(AGL_GMX_TX_PAUSE_PKT_TYPE),2,Packet TX Pause Packet TYPE field,AGL,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP,

(AGL_PRT0_CTL),23,AGL Port Control,AGL,AGL_AGL_PRT0_CTL_HELP
O,DRV_BYP-Bypass the compensation controller and use,Enable,Disable,1,1,AGL_AGL_PRT0_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,AGL_AGL_PRT0_CTL_HELP,
T,CMP_PCTL-PCTL drive strength from the compensation ctl,3,6,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,9,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,CMP_NCTL-NCTL drive strength from the compensation ctl,11,6,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,17,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,DRV_PCTL-PCTL drive strength to use in bypass mode,19,6,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,25,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,DRV_NCTL-NCTL drive strength to use in bypass mode,27,6,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,33,3,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,CLK_SET-The clock delay as determined by the DLL,36,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
O,CLKRX_BYP-Bypass the RX clock delay setting,Enable,Disable,41,1,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,42,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,CLKRX_SET-RX clock delay setting to use in bypass mode,44,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
O,CLKTX_BYP-Bypass the TX clock delay setting,Enable,Disable,49,1,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,50,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,CLKTX_SET-TX clock delay setting to use in bypass mode,52,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,AGL_AGL_PRT0_CTL_HELP,
O,DLLRST-DLL Reset,Enable,Disable,60,1,AGL_AGL_PRT0_CTL_HELP,
O,COMP-Compensation Enable,Enable,Disable,61,1,AGL_AGL_PRT0_CTL_HELP,
O,ENABLE-Port Enable,Enable,Disable,62,1,AGL_AGL_PRT0_CTL_HELP,
O,CLKRST-Clock Tree Reset,Enable,Disable,63,1,AGL_AGL_PRT0_CTL_HELP,
O,MODE-Port Mode,Enable,Disable,64,1,AGL_AGL_PRT0_CTL_HELP,

(AGL_PRT1_CTL),23,AGL Port Control,AGL,AGL_AGL_PRT1_CTL_HELP
O,DRV_BYP-Bypass the compensation controller and use,Enable,Disable,1,1,AGL_AGL_PRT1_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,AGL_AGL_PRT1_CTL_HELP,
T,CMP_PCTL-PCTL drive strength from the compensation ctl,3,6,Hex,2,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,9,2,Hex,1,AGL_AGL_PRT1_CTL_HELP,
T,CMP_NCTL-NCTL drive strength from the compensation ctl,11,6,Hex,2,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,17,2,Hex,1,AGL_AGL_PRT1_CTL_HELP,
T,DRV_PCTL-PCTL drive strength to use in bypass mode,19,6,Hex,2,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,25,2,Hex,1,AGL_AGL_PRT1_CTL_HELP,
T,DRV_NCTL-NCTL drive strength to use in bypass mode,27,6,Hex,2,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,33,3,Hex,1,AGL_AGL_PRT1_CTL_HELP,
T,CLK_SET-The clock delay as determined by the DLL,36,5,Hex,2,AGL_AGL_PRT1_CTL_HELP,
O,CLKRX_BYP-Bypass the RX clock delay setting,Enable,Disable,41,1,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,42,2,Hex,1,AGL_AGL_PRT1_CTL_HELP,
T,CLKRX_SET-RX clock delay setting to use in bypass mode,44,5,Hex,2,AGL_AGL_PRT1_CTL_HELP,
O,CLKTX_BYP-Bypass the TX clock delay setting,Enable,Disable,49,1,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,50,2,Hex,1,AGL_AGL_PRT1_CTL_HELP,
T,CLKTX_SET-TX clock delay setting to use in bypass mode,52,5,Hex,2,AGL_AGL_PRT1_CTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,AGL_AGL_PRT1_CTL_HELP,
O,DLLRST-DLL Reset,Enable,Disable,60,1,AGL_AGL_PRT1_CTL_HELP,
O,COMP-Compensation Enable,Enable,Disable,61,1,AGL_AGL_PRT1_CTL_HELP,
O,ENABLE-Port Enable,Enable,Disable,62,1,AGL_AGL_PRT1_CTL_HELP,
O,CLKRST-Clock Tree Reset,Enable,Disable,63,1,AGL_AGL_PRT1_CTL_HELP,
O,MODE-Port Mode,Enable,Disable,64,1,AGL_AGL_PRT1_CTL_HELP,

(CIU_BIST),2,Type=NCB,CIU,CIU_CIU_BIST_HELP
T,Reserved-Reserved,1,58,Hex,15,CIU_CIU_BIST_HELP,
T,BIST-BIST Results.,59,6,Hex,2,CIU_CIU_BIST_HELP,

(CIU_BLOCK_INT),40,CIU Blocks Interrupt,CIU,CIU_CIU_BLOCK_INT_HELP
T,Reserved-Reserved,1,2,Hex,1,CIU_CIU_BLOCK_INT_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_BLOCK_INT_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_BLOCK_INT_HELP,
T,Reserved-Reserved,5,17,Hex,5,CIU_CIU_BLOCK_INT_HELP,
O,PTP-PTP interrupt,Enable,Disable,22,1,CIU_CIU_BLOCK_INT_HELP,
O,DPI-DPI interrupt,Enable,Disable,23,1,CIU_CIU_BLOCK_INT_HELP,
O,DFM-DFM interrupt,Enable,Disable,24,1,CIU_CIU_BLOCK_INT_HELP,
T,Reserved-Reserved,25,7,Hex,2,CIU_CIU_BLOCK_INT_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,32,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,CIU_CIU_BLOCK_INT_HELP,
O,IOB-IOB interrupt,Enable,Disable,34,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,35,1,CIU_CIU_BLOCK_INT_HELP,
O,AGL-AGL interrupt,Enable,Disable,36,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,CIU_CIU_BLOCK_INT_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,38,1,CIU_CIU_BLOCK_INT_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,39,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,40,1,CIU_CIU_BLOCK_INT_HELP,
O,ASXPCS1-See PCS1_INT*_REG PCSX1_INT_REG,Enable,Disable,41,1,CIU_CIU_BLOCK_INT_HELP,
O,ASXPCS0-See PCS0_INT*_REG PCSX0_INT_REG,Enable,Disable,42,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,43,1,CIU_CIU_BLOCK_INT_HELP,
O,PIP-PIP interrupt,Enable,Disable,44,1,CIU_CIU_BLOCK_INT_HELP,
T,Reserved-Reserved,45,2,Hex,1,CIU_CIU_BLOCK_INT_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,47,1,CIU_CIU_BLOCK_INT_HELP,
O,L2C-L2C interrupt,Enable,Disable,48,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,CIU_CIU_BLOCK_INT_HELP,
O,RAD-RAD interrupt,Enable,Disable,50,1,CIU_CIU_BLOCK_INT_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,51,1,CIU_CIU_BLOCK_INT_HELP,
O,POW-POW err interrupt,Enable,Disable,52,1,CIU_CIU_BLOCK_INT_HELP,
O,TIM-TIM interrupt,Enable,Disable,53,1,CIU_CIU_BLOCK_INT_HELP,
O,PKO-PKO interrupt,Enable,Disable,54,1,CIU_CIU_BLOCK_INT_HELP,
O,IPD-IPD interrupt,Enable,Disable,55,1,CIU_CIU_BLOCK_INT_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,CIU_CIU_BLOCK_INT_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,57,1,CIU_CIU_BLOCK_INT_HELP,
O,DFA-DFA interrupt,Enable,Disable,58,1,CIU_CIU_BLOCK_INT_HELP,
O,FPA-FPA interrupt,Enable,Disable,59,1,CIU_CIU_BLOCK_INT_HELP,
O,KEY-KEY interrupt,Enable,Disable,60,1,CIU_CIU_BLOCK_INT_HELP,
O,SLI-SLI interrupt,Enable,Disable,61,1,CIU_CIU_BLOCK_INT_HELP,
O,GMX1-GMX1 interrupt,Enable,Disable,62,1,CIU_CIU_BLOCK_INT_HELP,
O,GMX0-GMX0 interrupt,Enable,Disable,63,1,CIU_CIU_BLOCK_INT_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,64,1,CIU_CIU_BLOCK_INT_HELP,

(CIU_DINT),2,Type=NCB,CIU,CIU_CIU_DINT_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_DINT_HELP,
T,DINT-Send DINT pulse to PP vector,55,10,Hex,3,CIU_CIU_DINT_HELP,

(CIU_EN2_IO0_INT),3,Type=NCB,CIU,CIU_CIU_EN2_IO0_INT_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_IO0_INT_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_IO0_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO0_INT_HELP,

(CIU_EN2_IO1_INT),3,Type=NCB,CIU,CIU_CIU_EN2_IO1_INT_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_IO1_INT_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_IO1_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO1_INT_HELP,

(CIU_EN2_IO0_INT_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_IO0_INT_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_IO0_INT_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_IO0_INT_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO0_INT_W1C_HELP,

(CIU_EN2_IO1_INT_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_IO1_INT_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_IO1_INT_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_IO1_INT_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO1_INT_W1C_HELP,

(CIU_EN2_IO0_INT_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_IO0_INT_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_IO0_INT_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_IO0_INT_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO0_INT_W1S_HELP,

(CIU_EN2_IO1_INT_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_IO1_INT_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_IO1_INT_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_IO1_INT_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO1_INT_W1S_HELP,

(CIU_EN2_PP0_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP2_HELP,

(CIU_EN2_PP1_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP2_HELP,

(CIU_EN2_PP2_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP2_HELP,

(CIU_EN2_PP3_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP2_HELP,

(CIU_EN2_PP4_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP4_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP2_HELP,

(CIU_EN2_PP5_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP5_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP2_HELP,

(CIU_EN2_PP6_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP6_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP2_HELP,

(CIU_EN2_PP7_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP7_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP2_HELP,

(CIU_EN2_PP8_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP8_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP2_HELP,

(CIU_EN2_PP9_IP2),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP9_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP2_HELP,

(CIU_EN2_PP0_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP2_W1C_HELP,

(CIU_EN2_PP1_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP2_W1C_HELP,

(CIU_EN2_PP2_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP2_W1C_HELP,

(CIU_EN2_PP3_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP2_W1C_HELP,

(CIU_EN2_PP4_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP4_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP2_W1C_HELP,

(CIU_EN2_PP5_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP5_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP2_W1C_HELP,

(CIU_EN2_PP6_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP6_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP2_W1C_HELP,

(CIU_EN2_PP7_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP7_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP2_W1C_HELP,

(CIU_EN2_PP8_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP8_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP2_W1C_HELP,

(CIU_EN2_PP9_IP2_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP2_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP9_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP2_W1C_HELP,

(CIU_EN2_PP0_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP2_W1S_HELP,

(CIU_EN2_PP1_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP2_W1S_HELP,

(CIU_EN2_PP2_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP2_W1S_HELP,

(CIU_EN2_PP3_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP2_W1S_HELP,

(CIU_EN2_PP4_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP4_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP2_W1S_HELP,

(CIU_EN2_PP5_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP5_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP2_W1S_HELP,

(CIU_EN2_PP6_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP6_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP2_W1S_HELP,

(CIU_EN2_PP7_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP7_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP2_W1S_HELP,

(CIU_EN2_PP8_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP8_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP2_W1S_HELP,

(CIU_EN2_PP9_IP2_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP2_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP9_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP2_W1S_HELP,

(CIU_EN2_PP0_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP3_HELP,

(CIU_EN2_PP1_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP3_HELP,

(CIU_EN2_PP2_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP3_HELP,

(CIU_EN2_PP3_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP3_HELP,

(CIU_EN2_PP4_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP4_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP3_HELP,

(CIU_EN2_PP5_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP5_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP3_HELP,

(CIU_EN2_PP6_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP6_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP3_HELP,

(CIU_EN2_PP7_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP7_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP3_HELP,

(CIU_EN2_PP8_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP8_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP3_HELP,

(CIU_EN2_PP9_IP3),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP9_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP3_HELP,

(CIU_EN2_PP0_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP3_W1C_HELP,

(CIU_EN2_PP1_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP3_W1C_HELP,

(CIU_EN2_PP2_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP3_W1C_HELP,

(CIU_EN2_PP3_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP3_W1C_HELP,

(CIU_EN2_PP4_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP4_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP3_W1C_HELP,

(CIU_EN2_PP5_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP5_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP3_W1C_HELP,

(CIU_EN2_PP6_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP6_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP3_W1C_HELP,

(CIU_EN2_PP7_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP7_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP3_W1C_HELP,

(CIU_EN2_PP8_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP8_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP3_W1C_HELP,

(CIU_EN2_PP9_IP3_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP3_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP9_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP3_W1C_HELP,

(CIU_EN2_PP0_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP3_W1S_HELP,

(CIU_EN2_PP1_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP3_W1S_HELP,

(CIU_EN2_PP2_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP3_W1S_HELP,

(CIU_EN2_PP3_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP3_W1S_HELP,

(CIU_EN2_PP4_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP4_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP3_W1S_HELP,

(CIU_EN2_PP5_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP5_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP3_W1S_HELP,

(CIU_EN2_PP6_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP6_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP3_W1S_HELP,

(CIU_EN2_PP7_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP7_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP3_W1S_HELP,

(CIU_EN2_PP8_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP8_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP3_W1S_HELP,

(CIU_EN2_PP9_IP3_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP3_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP9_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP3_W1S_HELP,

(CIU_EN2_PP0_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP4_HELP,

(CIU_EN2_PP1_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP4_HELP,

(CIU_EN2_PP2_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP4_HELP,

(CIU_EN2_PP3_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP4_HELP,

(CIU_EN2_PP4_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP4_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP4_HELP,

(CIU_EN2_PP5_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP5_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP4_HELP,

(CIU_EN2_PP6_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP6_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP4_HELP,

(CIU_EN2_PP7_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP7_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP4_HELP,

(CIU_EN2_PP8_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP8_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP4_HELP,

(CIU_EN2_PP9_IP4),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP9_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP4_HELP,

(CIU_EN2_PP0_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP4_W1C_HELP,

(CIU_EN2_PP1_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP4_W1C_HELP,

(CIU_EN2_PP2_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP4_W1C_HELP,

(CIU_EN2_PP3_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP4_W1C_HELP,

(CIU_EN2_PP4_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP4_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP4_W1C_HELP,

(CIU_EN2_PP5_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP5_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP4_W1C_HELP,

(CIU_EN2_PP6_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP6_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP4_W1C_HELP,

(CIU_EN2_PP7_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP7_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP4_W1C_HELP,

(CIU_EN2_PP8_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP8_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP4_W1C_HELP,

(CIU_EN2_PP9_IP4_W1C),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP4_W1C_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP9_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP4_W1C_HELP,

(CIU_EN2_PP0_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP4_W1S_HELP,

(CIU_EN2_PP1_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP4_W1S_HELP,

(CIU_EN2_PP2_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP4_W1S_HELP,

(CIU_EN2_PP3_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP4_W1S_HELP,

(CIU_EN2_PP4_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP4_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP4_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP4_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP4_IP4_W1S_HELP,

(CIU_EN2_PP5_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP5_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP5_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP5_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP5_IP4_W1S_HELP,

(CIU_EN2_PP6_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP6_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP6_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP6_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP6_IP4_W1S_HELP,

(CIU_EN2_PP7_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP7_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP7_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP7_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP7_IP4_W1S_HELP,

(CIU_EN2_PP8_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP8_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP8_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP8_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP8_IP4_W1S_HELP,

(CIU_EN2_PP9_IP4_W1S),3,Type=NCB,CIU,CIU_CIU_EN2_PP9_IP4_W1S_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_EN2_PP9_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enbale,55,6,Hex,2,CIU_CIU_EN2_PP9_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP9_IP4_W1S_HELP,

(CIU_FUSE),2,Type=NCB,CIU,CIU_CIU_FUSE_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_FUSE_HELP,
T,FUSE-Physical PP is present,55,10,Hex,3,CIU_CIU_FUSE_HELP,

(CIU_GSTOP),2,Type=NCB,CIU,CIU_CIU_GSTOP_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_GSTOP_HELP,
O,GSTOP-GSTOP bit,Enable,Disable,64,1,CIU_CIU_GSTOP_HELP,

(CIU_INT0_EN0),22,Type=NCB,CIU,CIU_CIU_INT0_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT0_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN0_HELP,

(CIU_INT1_EN0),22,Type=NCB,CIU,CIU_CIU_INT1_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT1_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN0_HELP,

(CIU_INT2_EN0),22,Type=NCB,CIU,CIU_CIU_INT2_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT2_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN0_HELP,

(CIU_INT3_EN0),22,Type=NCB,CIU,CIU_CIU_INT3_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT3_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN0_HELP,

(CIU_INT4_EN0),22,Type=NCB,CIU,CIU_CIU_INT4_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT4_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT4_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN0_HELP,

(CIU_INT5_EN0),22,Type=NCB,CIU,CIU_CIU_INT5_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT5_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT5_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN0_HELP,

(CIU_INT6_EN0),22,Type=NCB,CIU,CIU_CIU_INT6_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT6_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT6_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN0_HELP,

(CIU_INT7_EN0),22,Type=NCB,CIU,CIU_CIU_INT7_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT7_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT7_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN0_HELP,

(CIU_INT8_EN0),22,Type=NCB,CIU,CIU_CIU_INT8_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT8_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT8_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT8_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT8_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT8_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT8_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT8_EN0_HELP,

(CIU_INT9_EN0),22,Type=NCB,CIU,CIU_CIU_INT9_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT9_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT9_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT9_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT9_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT9_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT9_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT9_EN0_HELP,

(CIU_INT10_EN0),22,Type=NCB,CIU,CIU_CIU_INT10_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT10_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT10_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT10_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT10_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT10_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT10_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT10_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT10_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT10_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT10_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT10_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT10_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT10_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT10_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT10_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT10_EN0_HELP,

(CIU_INT11_EN0),22,Type=NCB,CIU,CIU_CIU_INT11_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT11_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT11_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT11_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT11_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT11_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT11_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT11_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT11_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT11_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT11_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT11_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT11_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT11_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT11_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT11_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT11_EN0_HELP,

(CIU_INT12_EN0),22,Type=NCB,CIU,CIU_CIU_INT12_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT12_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT12_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT12_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT12_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT12_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT12_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT12_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT12_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT12_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT12_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT12_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT12_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT12_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT12_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT12_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT12_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT12_EN0_HELP,

(CIU_INT13_EN0),22,Type=NCB,CIU,CIU_CIU_INT13_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT13_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT13_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT13_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT13_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT13_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT13_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT13_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT13_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT13_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT13_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT13_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT13_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT13_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT13_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT13_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT13_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT13_EN0_HELP,

(CIU_INT14_EN0),22,Type=NCB,CIU,CIU_CIU_INT14_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT14_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT14_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT14_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT14_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT14_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT14_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT14_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT14_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT14_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT14_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT14_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT14_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT14_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT14_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT14_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT14_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT14_EN0_HELP,

(CIU_INT15_EN0),22,Type=NCB,CIU,CIU_CIU_INT15_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT15_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT15_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT15_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT15_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT15_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT15_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT15_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT15_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT15_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT15_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT15_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT15_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT15_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT15_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT15_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT15_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT15_EN0_HELP,

(CIU_INT16_EN0),22,Type=NCB,CIU,CIU_CIU_INT16_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT16_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT16_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT16_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT16_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT16_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT16_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT16_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT16_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT16_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT16_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT16_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT16_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT16_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT16_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT16_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT16_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT16_EN0_HELP,

(CIU_INT17_EN0),22,Type=NCB,CIU,CIU_CIU_INT17_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT17_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT17_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT17_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT17_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT17_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT17_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT17_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT17_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT17_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT17_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT17_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT17_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT17_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT17_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT17_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT17_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT17_EN0_HELP,

(CIU_INT18_EN0),22,Type=NCB,CIU,CIU_CIU_INT18_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT18_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT18_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT18_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT18_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT18_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT18_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT18_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT18_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT18_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT18_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT18_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT18_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT18_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT18_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT18_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT18_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT18_EN0_HELP,

(CIU_INT19_EN0),22,Type=NCB,CIU,CIU_CIU_INT19_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT19_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT19_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT19_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT19_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT19_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT19_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT19_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT19_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT19_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT19_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT19_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT19_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT19_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT19_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT19_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT19_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT19_EN0_HELP,

(CIU_INT32_EN0),22,Type=NCB,CIU,CIU_CIU_INT32_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT32_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT32_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT32_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT32_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT32_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT32_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT32_EN0_HELP,

(CIU_INT33_EN0),22,Type=NCB,CIU,CIU_CIU_INT33_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT33_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT33_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT33_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT33_EN0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT33_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT33_EN0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,MBOX-Two mailbox/PCIe/sRIO interrupt enables,31,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT33_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT33_EN0_HELP,

(CIU_INT0_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT0_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN0_W1C_HELP,

(CIU_INT1_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT1_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN0_W1C_HELP,

(CIU_INT2_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT2_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN0_W1C_HELP,

(CIU_INT3_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT3_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN0_W1C_HELP,

(CIU_INT4_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT4_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN0_W1C_HELP,

(CIU_INT5_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT5_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN0_W1C_HELP,

(CIU_INT6_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT6_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN0_W1C_HELP,

(CIU_INT7_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT7_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN0_W1C_HELP,

(CIU_INT8_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT8_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT8_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT8_EN0_W1C_HELP,

(CIU_INT9_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT9_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT9_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT9_EN0_W1C_HELP,

(CIU_INT10_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT10_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT10_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT10_EN0_W1C_HELP,

(CIU_INT11_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT11_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT11_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT11_EN0_W1C_HELP,

(CIU_INT12_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT12_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT12_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT12_EN0_W1C_HELP,

(CIU_INT13_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT13_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT13_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT13_EN0_W1C_HELP,

(CIU_INT14_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT14_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT14_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT14_EN0_W1C_HELP,

(CIU_INT15_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT15_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT15_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT15_EN0_W1C_HELP,

(CIU_INT16_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT16_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT16_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT16_EN0_W1C_HELP,

(CIU_INT17_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT17_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT17_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT17_EN0_W1C_HELP,

(CIU_INT18_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT18_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT18_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT18_EN0_W1C_HELP,

(CIU_INT19_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT19_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT19_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT19_EN0_W1C_HELP,

(CIU_INT32_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT32_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT32_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT32_EN0_W1C_HELP,

(CIU_INT33_EN0_W1C),22,Type=NCB,CIU,CIU_CIU_INT33_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT33_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT33_EN0_W1C_HELP,

(CIU_INT0_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT0_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN0_W1S_HELP,

(CIU_INT1_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT1_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN0_W1S_HELP,

(CIU_INT2_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT2_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN0_W1S_HELP,

(CIU_INT3_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT3_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN0_W1S_HELP,

(CIU_INT4_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT4_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN0_W1S_HELP,

(CIU_INT5_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT5_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN0_W1S_HELP,

(CIU_INT6_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT6_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN0_W1S_HELP,

(CIU_INT7_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT7_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN0_W1S_HELP,

(CIU_INT8_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT8_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT8_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT8_EN0_W1S_HELP,

(CIU_INT9_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT9_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT9_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT9_EN0_W1S_HELP,

(CIU_INT10_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT10_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT10_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT10_EN0_W1S_HELP,

(CIU_INT11_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT11_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT11_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT11_EN0_W1S_HELP,

(CIU_INT12_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT12_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT12_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT12_EN0_W1S_HELP,

(CIU_INT13_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT13_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT13_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT13_EN0_W1S_HELP,

(CIU_INT14_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT14_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT14_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT14_EN0_W1S_HELP,

(CIU_INT15_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT15_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT15_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT15_EN0_W1S_HELP,

(CIU_INT16_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT16_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT16_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT16_EN0_W1S_HELP,

(CIU_INT17_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT17_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT17_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT17_EN0_W1S_HELP,

(CIU_INT18_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT18_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT18_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT18_EN0_W1S_HELP,

(CIU_INT19_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT19_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT19_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT19_EN0_W1S_HELP,

(CIU_INT32_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT32_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT32_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT32_EN0_W1S_HELP,

(CIU_INT33_EN0_W1S),22,Type=NCB,CIU,CIU_CIU_INT33_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe/sRIO interrupt,31,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT33_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT33_EN0_W1S_HELP,

(CIU_INT0_EN1),37,Type=NCB,CIU,CIU_CIU_INT0_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT0_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT0_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT0_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT0_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT0_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT0_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT0_EN1_HELP,

(CIU_INT1_EN1),37,Type=NCB,CIU,CIU_CIU_INT1_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT1_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT1_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT1_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT1_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT1_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT1_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT1_EN1_HELP,

(CIU_INT2_EN1),37,Type=NCB,CIU,CIU_CIU_INT2_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT2_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT2_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT2_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT2_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT2_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT2_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT2_EN1_HELP,

(CIU_INT3_EN1),37,Type=NCB,CIU,CIU_CIU_INT3_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT3_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT3_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT3_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT3_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT3_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT3_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT3_EN1_HELP,

(CIU_INT4_EN1),37,Type=NCB,CIU,CIU_CIU_INT4_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT4_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT4_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT4_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT4_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT4_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT4_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT4_EN1_HELP,

(CIU_INT5_EN1),37,Type=NCB,CIU,CIU_CIU_INT5_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT5_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT5_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT5_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT5_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT5_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT5_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT5_EN1_HELP,

(CIU_INT6_EN1),37,Type=NCB,CIU,CIU_CIU_INT6_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT6_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT6_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT6_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT6_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT6_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT6_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT6_EN1_HELP,

(CIU_INT7_EN1),37,Type=NCB,CIU,CIU_CIU_INT7_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT7_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT7_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT7_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT7_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT7_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT7_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT7_EN1_HELP,

(CIU_INT8_EN1),37,Type=NCB,CIU,CIU_CIU_INT8_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT8_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT8_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT8_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT8_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT8_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT8_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT8_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT8_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT8_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT8_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT8_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT8_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT8_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT8_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT8_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT8_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT8_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT8_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT8_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT8_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT8_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT8_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT8_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT8_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT8_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT8_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT8_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT8_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT8_EN1_HELP,

(CIU_INT9_EN1),37,Type=NCB,CIU,CIU_CIU_INT9_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT9_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT9_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT9_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT9_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT9_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT9_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT9_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT9_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT9_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT9_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT9_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT9_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT9_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT9_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT9_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT9_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT9_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT9_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT9_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT9_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT9_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT9_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT9_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT9_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT9_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT9_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT9_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT9_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT9_EN1_HELP,

(CIU_INT10_EN1),37,Type=NCB,CIU,CIU_CIU_INT10_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT10_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT10_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT10_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT10_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT10_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT10_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT10_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT10_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT10_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT10_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT10_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT10_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT10_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT10_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT10_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT10_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT10_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT10_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT10_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT10_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT10_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT10_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT10_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT10_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT10_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT10_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT10_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT10_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT10_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT10_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT10_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT10_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT10_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT10_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT10_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT10_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT10_EN1_HELP,

(CIU_INT11_EN1),37,Type=NCB,CIU,CIU_CIU_INT11_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT11_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT11_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT11_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT11_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT11_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT11_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT11_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT11_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT11_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT11_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT11_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT11_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT11_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT11_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT11_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT11_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT11_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT11_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT11_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT11_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT11_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT11_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT11_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT11_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT11_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT11_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT11_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT11_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT11_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT11_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT11_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT11_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT11_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT11_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT11_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT11_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT11_EN1_HELP,

(CIU_INT12_EN1),37,Type=NCB,CIU,CIU_CIU_INT12_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT12_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT12_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT12_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT12_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT12_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT12_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT12_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT12_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT12_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT12_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT12_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT12_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT12_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT12_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT12_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT12_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT12_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT12_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT12_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT12_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT12_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT12_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT12_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT12_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT12_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT12_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT12_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT12_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT12_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT12_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT12_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT12_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT12_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT12_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT12_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT12_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT12_EN1_HELP,

(CIU_INT13_EN1),37,Type=NCB,CIU,CIU_CIU_INT13_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT13_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT13_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT13_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT13_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT13_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT13_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT13_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT13_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT13_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT13_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT13_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT13_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT13_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT13_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT13_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT13_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT13_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT13_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT13_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT13_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT13_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT13_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT13_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT13_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT13_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT13_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT13_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT13_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT13_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT13_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT13_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT13_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT13_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT13_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT13_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT13_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT13_EN1_HELP,

(CIU_INT14_EN1),37,Type=NCB,CIU,CIU_CIU_INT14_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT14_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT14_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT14_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT14_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT14_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT14_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT14_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT14_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT14_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT14_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT14_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT14_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT14_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT14_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT14_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT14_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT14_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT14_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT14_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT14_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT14_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT14_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT14_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT14_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT14_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT14_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT14_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT14_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT14_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT14_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT14_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT14_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT14_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT14_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT14_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT14_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT14_EN1_HELP,

(CIU_INT15_EN1),37,Type=NCB,CIU,CIU_CIU_INT15_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT15_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT15_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT15_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT15_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT15_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT15_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT15_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT15_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT15_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT15_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT15_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT15_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT15_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT15_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT15_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT15_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT15_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT15_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT15_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT15_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT15_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT15_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT15_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT15_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT15_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT15_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT15_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT15_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT15_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT15_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT15_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT15_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT15_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT15_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT15_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT15_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT15_EN1_HELP,

(CIU_INT16_EN1),37,Type=NCB,CIU,CIU_CIU_INT16_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT16_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT16_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT16_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT16_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT16_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT16_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT16_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT16_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT16_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT16_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT16_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT16_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT16_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT16_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT16_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT16_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT16_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT16_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT16_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT16_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT16_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT16_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT16_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT16_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT16_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT16_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT16_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT16_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT16_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT16_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT16_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT16_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT16_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT16_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT16_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT16_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT16_EN1_HELP,

(CIU_INT17_EN1),37,Type=NCB,CIU,CIU_CIU_INT17_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT17_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT17_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT17_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT17_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT17_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT17_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT17_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT17_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT17_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT17_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT17_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT17_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT17_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT17_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT17_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT17_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT17_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT17_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT17_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT17_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT17_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT17_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT17_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT17_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT17_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT17_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT17_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT17_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT17_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT17_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT17_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT17_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT17_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT17_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT17_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT17_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT17_EN1_HELP,

(CIU_INT18_EN1),37,Type=NCB,CIU,CIU_CIU_INT18_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT18_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT18_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT18_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT18_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT18_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT18_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT18_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT18_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT18_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT18_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT18_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT18_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT18_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT18_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT18_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT18_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT18_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT18_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT18_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT18_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT18_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT18_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT18_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT18_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT18_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT18_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT18_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT18_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT18_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT18_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT18_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT18_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT18_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT18_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT18_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT18_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT18_EN1_HELP,

(CIU_INT19_EN1),37,Type=NCB,CIU,CIU_CIU_INT19_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT19_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT19_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT19_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT19_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT19_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT19_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT19_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT19_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT19_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT19_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT19_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT19_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT19_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT19_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT19_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT19_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT19_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT19_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT19_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT19_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT19_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT19_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT19_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT19_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT19_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT19_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT19_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT19_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT19_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT19_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT19_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT19_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT19_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT19_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT19_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT19_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT19_EN1_HELP,

(CIU_INT32_EN1),37,Type=NCB,CIU,CIU_CIU_INT32_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT32_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT32_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT32_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT32_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT32_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT32_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT32_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT32_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT32_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT32_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT32_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT32_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT32_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT32_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT32_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT32_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT32_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT32_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT32_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT32_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT32_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT32_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT32_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT32_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT32_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT32_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT32_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT32_EN1_HELP,

(CIU_INT33_EN1),37,Type=NCB,CIU,CIU_CIU_INT33_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_EN1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT33_EN1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT33_EN1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT33_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT33_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT33_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT33_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT33_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT33_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT33_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT33_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT33_EN1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT33_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT33_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT33_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT33_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT33_EN1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT33_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT33_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT33_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT33_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT33_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT33_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT33_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT33_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT33_EN1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT33_EN1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT33_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT33_EN1_HELP,

(CIU_INT0_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT0_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT0_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT0_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT0_EN1_W1C_HELP,

(CIU_INT1_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT1_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT1_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT1_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT1_EN1_W1C_HELP,

(CIU_INT2_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT2_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT2_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT2_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT2_EN1_W1C_HELP,

(CIU_INT3_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT3_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT3_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT3_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT3_EN1_W1C_HELP,

(CIU_INT4_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT4_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT4_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT4_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT4_EN1_W1C_HELP,

(CIU_INT5_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT5_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT5_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT5_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT5_EN1_W1C_HELP,

(CIU_INT6_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT6_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT6_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT6_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT6_EN1_W1C_HELP,

(CIU_INT7_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT7_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT7_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT7_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT7_EN1_W1C_HELP,

(CIU_INT8_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT8_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT8_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT8_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT8_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT8_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT8_EN1_W1C_HELP,

(CIU_INT9_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT9_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT9_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT9_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT9_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT9_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT9_EN1_W1C_HELP,

(CIU_INT10_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT10_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT10_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT10_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT10_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT10_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT10_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT10_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT10_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT10_EN1_W1C_HELP,

(CIU_INT11_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT11_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT11_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT11_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT11_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT11_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT11_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT11_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT11_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT11_EN1_W1C_HELP,

(CIU_INT12_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT12_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT12_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT12_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT12_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT12_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT12_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT12_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT12_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT12_EN1_W1C_HELP,

(CIU_INT13_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT13_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT13_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT13_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT13_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT13_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT13_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT13_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT13_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT13_EN1_W1C_HELP,

(CIU_INT14_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT14_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT14_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT14_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT14_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT14_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT14_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT14_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT14_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT14_EN1_W1C_HELP,

(CIU_INT15_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT15_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT15_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT15_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT15_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT15_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT15_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT15_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT15_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT15_EN1_W1C_HELP,

(CIU_INT16_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT16_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT16_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT16_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT16_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT16_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT16_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT16_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT16_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT16_EN1_W1C_HELP,

(CIU_INT17_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT17_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT17_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT17_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT17_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT17_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT17_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT17_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT17_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT17_EN1_W1C_HELP,

(CIU_INT18_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT18_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT18_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT18_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT18_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT18_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT18_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT18_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT18_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT18_EN1_W1C_HELP,

(CIU_INT19_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT19_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT19_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT19_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT19_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT19_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT19_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT19_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT19_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT19_EN1_W1C_HELP,

(CIU_INT32_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT32_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT32_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT32_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT32_EN1_W1C_HELP,

(CIU_INT33_EN1_W1C),37,Type=NCB,CIU,CIU_CIU_INT33_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT33_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT33_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT33_EN1_W1C_HELP,

(CIU_INT0_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT0_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT0_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT0_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT0_EN1_W1S_HELP,

(CIU_INT1_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT1_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT1_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT1_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT1_EN1_W1S_HELP,

(CIU_INT2_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT2_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT2_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT2_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT2_EN1_W1S_HELP,

(CIU_INT3_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT3_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT3_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT3_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT3_EN1_W1S_HELP,

(CIU_INT4_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT4_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT4_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT4_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT4_EN1_W1S_HELP,

(CIU_INT5_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT5_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT5_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT5_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT5_EN1_W1S_HELP,

(CIU_INT6_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT6_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT6_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT6_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT6_EN1_W1S_HELP,

(CIU_INT7_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT7_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT7_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT7_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT7_EN1_W1S_HELP,

(CIU_INT8_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT8_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT8_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT8_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT8_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT8_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT8_EN1_W1S_HELP,

(CIU_INT9_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT9_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT9_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT9_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT9_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT9_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT9_EN1_W1S_HELP,

(CIU_INT10_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT10_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT10_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT10_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT10_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT10_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT10_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT10_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT10_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT10_EN1_W1S_HELP,

(CIU_INT11_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT11_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT11_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT11_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT11_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT11_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT11_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT11_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT11_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT11_EN1_W1S_HELP,

(CIU_INT12_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT12_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT12_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT12_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT12_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT12_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT12_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT12_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT12_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT12_EN1_W1S_HELP,

(CIU_INT13_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT13_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT13_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT13_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT13_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT13_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT13_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT13_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT13_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT13_EN1_W1S_HELP,

(CIU_INT14_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT14_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT14_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT14_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT14_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT14_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT14_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT14_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT14_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT14_EN1_W1S_HELP,

(CIU_INT15_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT15_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT15_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT15_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT15_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT15_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT15_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT15_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT15_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT15_EN1_W1S_HELP,

(CIU_INT16_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT16_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT16_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT16_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT16_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT16_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT16_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT16_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT16_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT16_EN1_W1S_HELP,

(CIU_INT17_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT17_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT17_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT17_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT17_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT17_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT17_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT17_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT17_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT17_EN1_W1S_HELP,

(CIU_INT18_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT18_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT18_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT18_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT18_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT18_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT18_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT18_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT18_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT18_EN1_W1S_HELP,

(CIU_INT19_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT19_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT19_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT19_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT19_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT19_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT19_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT19_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT19_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT19_EN1_W1S_HELP,

(CIU_INT32_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT32_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT32_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT32_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT32_EN1_W1S_HELP,

(CIU_INT33_EN1_W1S),37,Type=NCB,CIU,CIU_CIU_INT33_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT33_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT33_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT33_EN1_W1S_HELP,

(CIU_INT0_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT0_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN4_0_HELP,

(CIU_INT1_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT1_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN4_0_HELP,

(CIU_INT2_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT2_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN4_0_HELP,

(CIU_INT3_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT3_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN4_0_HELP,

(CIU_INT4_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT4_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT4_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT4_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT4_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN4_0_HELP,

(CIU_INT5_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT5_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT5_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT5_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT5_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN4_0_HELP,

(CIU_INT6_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT6_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT6_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT6_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT6_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN4_0_HELP,

(CIU_INT7_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT7_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT7_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT7_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT7_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN4_0_HELP,

(CIU_INT8_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT8_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT8_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT8_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT8_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT8_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT8_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT8_EN4_0_HELP,

(CIU_INT9_EN4_0),22,Type=NCB,CIU,CIU_CIU_INT9_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN4_0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt enable,Enable,Disable,2,1,CIU_CIU_INT9_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT9_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT9_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_EN4_0_HELP,
O,USB-USB EHCI or OHCI Interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
O,TRACE-Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN4_0_HELP,
O,RML-RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT9_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN4_0_HELP,
T,PCI_MSI-PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT9_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT9_EN4_0_HELP,

(CIU_INT0_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT0_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN4_0_W1C_HELP,

(CIU_INT1_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT1_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN4_0_W1C_HELP,

(CIU_INT2_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT2_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN4_0_W1C_HELP,

(CIU_INT3_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT3_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN4_0_W1C_HELP,

(CIU_INT4_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT4_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN4_0_W1C_HELP,

(CIU_INT5_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT5_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN4_0_W1C_HELP,

(CIU_INT6_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT6_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN4_0_W1C_HELP,

(CIU_INT7_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT7_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN4_0_W1C_HELP,

(CIU_INT8_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT8_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT8_EN4_0_W1C_HELP,

(CIU_INT9_EN4_0_W1C),22,Type=NCB,CIU,CIU_CIU_INT9_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,MII-Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,USB-Write 1 to clear USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,TRACE-Write 1 to clear Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,RML-Write 1 to clear RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT9_EN4_0_W1C_HELP,

(CIU_INT0_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT0_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN4_0_W1S_HELP,

(CIU_INT1_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT1_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN4_0_W1S_HELP,

(CIU_INT2_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT2_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN4_0_W1S_HELP,

(CIU_INT3_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT3_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN4_0_W1S_HELP,

(CIU_INT4_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT4_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN4_0_W1S_HELP,

(CIU_INT5_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT5_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN4_0_W1S_HELP,

(CIU_INT6_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT6_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN4_0_W1S_HELP,

(CIU_INT7_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT7_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN4_0_W1S_HELP,

(CIU_INT8_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT8_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT8_EN4_0_W1S_HELP,

(CIU_INT9_EN4_0_W1S),22,Type=NCB,CIU,CIU_CIU_INT9_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,MII-Write 1 to set RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,USB-Write 1 to set USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,TRACE-Write 1 to set Trace buffer interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,RML-Write 1 to set RML Interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe/sRIO MSI enables,21,4,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT9_EN4_0_W1S_HELP,

(CIU_INT0_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT0_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT0_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT0_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT0_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT0_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT0_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT0_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT0_EN4_1_HELP,

(CIU_INT1_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT1_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT1_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT1_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT1_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT1_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT1_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT1_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT1_EN4_1_HELP,

(CIU_INT2_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT2_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT2_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT2_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT2_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT2_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT2_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT2_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT2_EN4_1_HELP,

(CIU_INT3_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT3_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT3_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT3_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT3_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT3_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT3_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT3_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT3_EN4_1_HELP,

(CIU_INT4_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT4_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT4_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT4_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT4_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT4_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT4_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT4_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT4_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT4_EN4_1_HELP,

(CIU_INT5_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT5_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT5_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT5_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT5_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT5_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT5_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT5_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT5_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT5_EN4_1_HELP,

(CIU_INT6_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT6_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT6_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT6_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT6_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT6_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT6_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT6_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT6_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT6_EN4_1_HELP,

(CIU_INT7_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT7_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT7_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT7_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT7_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT7_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT7_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT7_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT7_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT7_EN4_1_HELP,

(CIU_INT8_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT8_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT8_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT8_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT8_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT8_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT8_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT8_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT8_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT8_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT8_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT8_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT8_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT8_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT8_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT8_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT8_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT8_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT8_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT8_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT8_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT8_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT8_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT8_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT8_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT8_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT8_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT8_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT8_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT8_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT8_EN4_1_HELP,

(CIU_INT9_EN4_1),37,Type=NCB,CIU,CIU_CIU_INT9_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT9_EN4_1_HELP,
O,SRIO3-SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN4_1_HELP,
O,SRIO2-SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN4_1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT9_EN4_1_HELP,
O,DFM-DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN4_1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT9_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT9_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN4_1_HELP,
O,SRIO0-SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT9_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT9_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN4_1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT9_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT9_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT9_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT9_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT9_EN4_1_HELP,
O,USB-USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT9_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT9_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT9_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT9_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT9_EN4_1_HELP,
O,ZIP-ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT9_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT9_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT9_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT9_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT9_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT9_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT9_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT9_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT9_EN4_1_HELP,
O,NAND-NAND Flash Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT9_EN4_1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt enable,Enable,Disable,46,1,CIU_CIU_INT9_EN4_1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT9_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,55,10,Hex,3,CIU_CIU_INT9_EN4_1_HELP,

(CIU_INT0_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT0_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT0_EN4_1_W1C_HELP,

(CIU_INT1_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT1_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT1_EN4_1_W1C_HELP,

(CIU_INT2_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT2_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT2_EN4_1_W1C_HELP,

(CIU_INT3_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT3_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT3_EN4_1_W1C_HELP,

(CIU_INT4_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT4_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT4_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT4_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT4_EN4_1_W1C_HELP,

(CIU_INT5_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT5_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT5_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT5_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT5_EN4_1_W1C_HELP,

(CIU_INT6_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT6_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT6_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT6_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT6_EN4_1_W1C_HELP,

(CIU_INT7_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT7_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT7_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT7_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT7_EN4_1_W1C_HELP,

(CIU_INT8_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT8_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT8_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT8_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT8_EN4_1_W1C_HELP,

(CIU_INT9_EN4_1_W1C),37,Type=NCB,CIU,CIU_CIU_INT9_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,SRIO3-Write 1 to clear SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,SRIO2-Write 1 to clear SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,DFM-Write 1 to clear DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,SRIO0-Write 1 to clear SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,ZIP-Write 1 to clear ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
O,MII1-Write 1 to clear RGMII/MII/MIX Interface 1,Enable,Disable,46,1,CIU_CIU_INT9_EN4_1_W1C_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT9_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT9_EN4_1_W1C_HELP,

(CIU_INT0_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT0_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT0_EN4_1_W1S_HELP,

(CIU_INT1_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT1_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT1_EN4_1_W1S_HELP,

(CIU_INT2_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT2_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT2_EN4_1_W1S_HELP,

(CIU_INT3_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT3_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT3_EN4_1_W1S_HELP,

(CIU_INT4_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT4_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT4_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT4_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT4_EN4_1_W1S_HELP,

(CIU_INT5_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT5_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT5_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT5_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT5_EN4_1_W1S_HELP,

(CIU_INT6_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT6_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT6_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT6_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT6_EN4_1_W1S_HELP,

(CIU_INT7_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT7_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT7_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT7_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT7_EN4_1_W1S_HELP,

(CIU_INT8_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT8_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT8_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT8_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT8_EN4_1_W1S_HELP,

(CIU_INT9_EN4_1_W1S),37,Type=NCB,CIU,CIU_CIU_INT9_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,SRIO3-Write 1 to set SRIO3 interrupt enable,Enable,Disable,3,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,SRIO2-Write 1 to set SRIO2 interrupt enable,Enable,Disable,4,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,DFM-Write 1 to set DFM interrupt enable,Enable,Disable,8,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,SRIO0-Write 1 to set SRIO0 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,USB-Write 1 to set USB UCTL0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,ZIP-Write 1 to set ZIP interrupt enable,Enable,Disable,36,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
O,MII1-Write 1 to set RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT9_EN4_1_W1S_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT9_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,55,10,Hex,3,CIU_CIU_INT9_EN4_1_W1S_HELP,

(CIU_INT0_SUM0),22,Type=NCB,CIU,CIU_CIU_INT0_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT0_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT0_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT0_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,

(CIU_INT1_SUM0),22,Type=NCB,CIU,CIU_CIU_INT1_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT1_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT1_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT1_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,

(CIU_INT2_SUM0),22,Type=NCB,CIU,CIU_CIU_INT2_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT2_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT2_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT2_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,

(CIU_INT3_SUM0),22,Type=NCB,CIU,CIU_CIU_INT3_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT3_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT3_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT3_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,

(CIU_INT4_SUM0),22,Type=NCB,CIU,CIU_CIU_INT4_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT4_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT4_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT4_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT4_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_SUM0_HELP,

(CIU_INT5_SUM0),22,Type=NCB,CIU,CIU_CIU_INT5_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT5_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT5_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT5_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT5_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_SUM0_HELP,

(CIU_INT6_SUM0),22,Type=NCB,CIU,CIU_CIU_INT6_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT6_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT6_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT6_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT6_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_SUM0_HELP,

(CIU_INT7_SUM0),22,Type=NCB,CIU,CIU_CIU_INT7_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT7_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT7_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT7_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT7_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_SUM0_HELP,

(CIU_INT8_SUM0),22,Type=NCB,CIU,CIU_CIU_INT8_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT8_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT8_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT8_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT8_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT8_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT8_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_SUM0_HELP,

(CIU_INT9_SUM0),22,Type=NCB,CIU,CIU_CIU_INT9_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT9_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT9_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT9_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT9_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT9_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT9_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_SUM0_HELP,

(CIU_INT10_SUM0),22,Type=NCB,CIU,CIU_CIU_INT10_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT10_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT10_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT10_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT10_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT10_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT10_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT10_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_SUM0_HELP,

(CIU_INT11_SUM0),22,Type=NCB,CIU,CIU_CIU_INT11_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT11_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT11_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT11_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT11_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT11_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT11_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT11_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_SUM0_HELP,

(CIU_INT12_SUM0),22,Type=NCB,CIU,CIU_CIU_INT12_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT12_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT12_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT12_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT12_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT12_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT12_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT12_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT12_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT12_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT12_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT12_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT12_SUM0_HELP,

(CIU_INT13_SUM0),22,Type=NCB,CIU,CIU_CIU_INT13_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT13_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT13_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT13_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT13_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT13_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT13_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT13_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT13_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT13_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT13_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT13_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT13_SUM0_HELP,

(CIU_INT14_SUM0),22,Type=NCB,CIU,CIU_CIU_INT14_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT14_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT14_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT14_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT14_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT14_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT14_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT14_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT14_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT14_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT14_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT14_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT14_SUM0_HELP,

(CIU_INT15_SUM0),22,Type=NCB,CIU,CIU_CIU_INT15_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT15_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT15_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT15_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT15_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT15_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT15_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT15_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT15_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT15_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT15_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT15_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT15_SUM0_HELP,

(CIU_INT16_SUM0),22,Type=NCB,CIU,CIU_CIU_INT16_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT16_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT16_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT16_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT16_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT16_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT16_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT16_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT16_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT16_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT16_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT16_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT16_SUM0_HELP,

(CIU_INT17_SUM0),22,Type=NCB,CIU,CIU_CIU_INT17_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT17_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT17_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT17_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT17_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT17_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT17_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT17_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT17_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT17_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT17_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT17_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT17_SUM0_HELP,

(CIU_INT18_SUM0),22,Type=NCB,CIU,CIU_CIU_INT18_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT18_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT18_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT18_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT18_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT18_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT18_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT18_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT18_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT18_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT18_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT18_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT18_SUM0_HELP,

(CIU_INT19_SUM0),22,Type=NCB,CIU,CIU_CIU_INT19_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT19_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT19_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT19_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT19_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT19_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT19_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT19_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT19_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT19_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT19_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT19_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT19_SUM0_HELP,

(CIU_INT32_SUM0),22,Type=NCB,CIU,CIU_CIU_INT32_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT32_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT32_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT32_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT32_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT32_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT32_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,

(CIU_INT0_SUM4),22,Type=NCB,CIU,CIU_CIU_INT0_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT0_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT0_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT0_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT0_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM4_HELP,

(CIU_INT1_SUM4),22,Type=NCB,CIU,CIU_CIU_INT1_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT1_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT1_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT1_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT1_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM4_HELP,

(CIU_INT2_SUM4),22,Type=NCB,CIU,CIU_CIU_INT2_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT2_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT2_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT2_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT2_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM4_HELP,

(CIU_INT3_SUM4),22,Type=NCB,CIU,CIU_CIU_INT3_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT3_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT3_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT3_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT3_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM4_HELP,

(CIU_INT4_SUM4),22,Type=NCB,CIU,CIU_CIU_INT4_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT4_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT4_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT4_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT4_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT4_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT4_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_SUM4_HELP,

(CIU_INT5_SUM4),22,Type=NCB,CIU,CIU_CIU_INT5_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT5_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT5_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT5_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT5_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT5_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT5_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_SUM4_HELP,

(CIU_INT6_SUM4),22,Type=NCB,CIU,CIU_CIU_INT6_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT6_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT6_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT6_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT6_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT6_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT6_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_SUM4_HELP,

(CIU_INT7_SUM4),22,Type=NCB,CIU,CIU_CIU_INT7_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT7_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT7_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT7_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT7_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT7_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT7_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_SUM4_HELP,

(CIU_INT8_SUM4),22,Type=NCB,CIU,CIU_CIU_INT8_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT8_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT8_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT8_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT8_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT8_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT8_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT8_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_SUM4_HELP,

(CIU_INT9_SUM4),22,Type=NCB,CIU,CIU_CIU_INT9_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_SUM4_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT9_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT9_SUM4_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT9_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT9_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT9_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT9_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT9_SUM4_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=5,31,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_SUM4_HELP,

(CIU_INT33_SUM0),22,Type=NCB,CIU,CIU_CIU_INT33_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT33_SUM0_HELP,
O,MII-RGMII/MII/MIX Interface 0 Interrupt,Enable,Disable,2,1,CIU_CIU_INT33_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT33_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT33_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT33_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT33_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,CIU_CIU_INT33_SUM0_HELP,
O,USB-USB EHCI or OHCI Interrupt,Enable,Disable,8,1,CIU_CIU_INT33_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT33_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT33_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT33_SUM0_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
O,TRACE-Trace buffer interrupt,Enable,Disable,17,1,CIU_CIU_INT33_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT33_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT33_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT33_SUM0_HELP,
T,PCI_MSI-PCIe/sRIO MSI,21,4,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,MBOX-A read=only copy of CIU_PCI_INTA[INT],31,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT33_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT33_SUM0_HELP,

(CIU_INT_DBG_SEL),6,Type=NCB,CIU,CIU_CIU_INT_DBG_SEL_HELP
T,Reserved-Reserved,1,45,Hex,12,CIU_CIU_INT_DBG_SEL_HELP,
T,SEL-Selects if all or the specific interrupt is,46,3,Hex,1,CIU_CIU_INT_DBG_SEL_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_INT_DBG_SEL_HELP,
T,IRQ-Which IRQ to select,55,2,Hex,1,CIU_CIU_INT_DBG_SEL_HELP,
T,Reserved-Reserved,57,4,Hex,1,CIU_CIU_INT_DBG_SEL_HELP,
T,PP-Which PP to select,61,4,Hex,1,CIU_CIU_INT_DBG_SEL_HELP,

(CIU_INT_SUM1),37,Type=NCB,CIU,CIU_CIU_INT_SUM1_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_INT_SUM1_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT_SUM1_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_INT_SUM1_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_INT_SUM1_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_INT_SUM1_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_INT_SUM1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT_SUM1_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_INT_SUM1_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_INT_SUM1_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_INT_SUM1_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_INT_SUM1_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT_SUM1_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_INT_SUM1_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_INT_SUM1_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_INT_SUM1_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_INT_SUM1_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_INT_SUM1_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_INT_SUM1_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_INT_SUM1_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_INT_SUM1_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_INT_SUM1_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_INT_SUM1_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_INT_SUM1_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_INT_SUM1_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_INT_SUM1_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_INT_SUM1_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_INT_SUM1_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_INT_SUM1_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_INT_SUM1_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_INT_SUM1_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT_SUM1_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_INT_SUM1_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_INT_SUM1_HELP,

(CIU_MBOX_CLR0),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,

(CIU_MBOX_CLR1),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,

(CIU_MBOX_CLR2),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR2_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR2_HELP,

(CIU_MBOX_CLR3),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR3_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR3_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR3_HELP,

(CIU_MBOX_CLR4),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR4_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR4_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR4_HELP,

(CIU_MBOX_CLR5),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR5_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR5_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR5_HELP,

(CIU_MBOX_CLR6),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR6_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR6_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR6_HELP,

(CIU_MBOX_CLR7),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR7_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR7_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR7_HELP,

(CIU_MBOX_CLR8),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR8_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR8_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR8_HELP,

(CIU_MBOX_CLR9),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR9_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR9_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR9_HELP,

(CIU_MBOX_SET0),2,Type=NCB,CIU,CIU_CIU_MBOX_SET0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,

(CIU_MBOX_SET1),2,Type=NCB,CIU,CIU_CIU_MBOX_SET1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,

(CIU_MBOX_SET2),2,Type=NCB,CIU,CIU_CIU_MBOX_SET2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET2_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET2_HELP,

(CIU_MBOX_SET3),2,Type=NCB,CIU,CIU_CIU_MBOX_SET3_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET3_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET3_HELP,

(CIU_MBOX_SET4),2,Type=NCB,CIU,CIU_CIU_MBOX_SET4_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET4_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET4_HELP,

(CIU_MBOX_SET5),2,Type=NCB,CIU,CIU_CIU_MBOX_SET5_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET5_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET5_HELP,

(CIU_MBOX_SET6),2,Type=NCB,CIU,CIU_CIU_MBOX_SET6_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET6_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET6_HELP,

(CIU_MBOX_SET7),2,Type=NCB,CIU,CIU_CIU_MBOX_SET7_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET7_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET7_HELP,

(CIU_MBOX_SET8),2,Type=NCB,CIU,CIU_CIU_MBOX_SET8_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET8_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET8_HELP,

(CIU_MBOX_SET9),2,Type=NCB,CIU,CIU_CIU_MBOX_SET9_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET9_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET9_HELP,

(CIU_NMI),2,Type=NCB,CIU,CIU_CIU_NMI_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_NMI_HELP,
T,NMI-Send NMI pulse to PP vector,55,10,Hex,3,CIU_CIU_NMI_HELP,

(CIU_PCI_INTA),2,Type=NCB,CIU,CIU_CIU_PCI_INTA_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_PCI_INTA_HELP,
T,INTR-PCIe/sRIO interrupt,63,2,Hex,1,CIU_CIU_PCI_INTA_HELP,

(CIU_PP_DBG),2,Type=NCB,CIU,CIU_CIU_PP_DBG_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_PP_DBG_HELP,
T,PPDBG-Debug[DM] value for each PP,55,10,Hex,3,CIU_CIU_PP_DBG_HELP,

(CIU_PP_POKE0),1,Type=NCB,CIU,CIU_CIU_PP_POKE0_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE0_HELP,

(CIU_PP_POKE1),1,Type=NCB,CIU,CIU_CIU_PP_POKE1_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE1_HELP,

(CIU_PP_POKE2),1,Type=NCB,CIU,CIU_CIU_PP_POKE2_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE2_HELP,

(CIU_PP_POKE3),1,Type=NCB,CIU,CIU_CIU_PP_POKE3_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE3_HELP,

(CIU_PP_POKE4),1,Type=NCB,CIU,CIU_CIU_PP_POKE4_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE4_HELP,

(CIU_PP_POKE5),1,Type=NCB,CIU,CIU_CIU_PP_POKE5_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE5_HELP,

(CIU_PP_POKE6),1,Type=NCB,CIU,CIU_CIU_PP_POKE6_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE6_HELP,

(CIU_PP_POKE7),1,Type=NCB,CIU,CIU_CIU_PP_POKE7_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE7_HELP,

(CIU_PP_POKE8),1,Type=NCB,CIU,CIU_CIU_PP_POKE8_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE8_HELP,

(CIU_PP_POKE9),1,Type=NCB,CIU,CIU_CIU_PP_POKE9_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE9_HELP,

(CIU_PP_RST),3,Contains the reset control for each PP.  Value of '1' will hold a PP in reset '0' will release.,CIU,CIU_CIU_PP_RST_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_PP_RST_HELP,
T,RST-PP Rst for PP's 9=1,55,9,Hex,3,CIU_CIU_PP_RST_HELP,
O,RST0-PP Rst for PP0,Enable,Disable,64,1,CIU_CIU_PP_RST_HELP,

(CIU_QLM0),13,Type=NCB,CIU,CIU_CIU_QLM0_HELP
O,G2BYPASS-QLM0 PCIE Gen2 tx bypass enable,Enable,Disable,1,1,CIU_CIU_QLM0_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_QLM0_HELP,
T,G2DEEMPH-QLM0 PCIE Gen2 tx bypass de=emphasis value,12,5,Hex,2,CIU_CIU_QLM0_HELP,
T,Reserved-Reserved,17,3,Hex,1,CIU_CIU_QLM0_HELP,
T,G2MARGIN-QLM0 PCIE Gen2 tx bypass margin (amplitude) value,20,5,Hex,2,CIU_CIU_QLM0_HELP,
T,Reserved-Reserved,25,8,Hex,2,CIU_CIU_QLM0_HELP,
O,TXBYPASS-QLM0 transmitter bypass enable,Enable,Disable,33,1,CIU_CIU_QLM0_HELP,
T,Reserved-Reserved,34,10,Hex,3,CIU_CIU_QLM0_HELP,
T,TXDEEMPH-QLM0 transmitter bypass de=emphasis value,44,5,Hex,2,CIU_CIU_QLM0_HELP,
T,Reserved-Reserved,49,3,Hex,1,CIU_CIU_QLM0_HELP,
T,TXMARGIN-QLM0 transmitter bypass margin (amplitude) value,52,5,Hex,2,CIU_CIU_QLM0_HELP,
T,Reserved-Reserved,57,4,Hex,1,CIU_CIU_QLM0_HELP,
T,LANE_EN-QLM0 lane enable mask,61,4,Hex,1,CIU_CIU_QLM0_HELP,

(CIU_QLM1),13,Type=NCB,CIU,CIU_CIU_QLM1_HELP
O,G2BYPASS-QLM1 PCIE Gen2 tx bypass enable,Enable,Disable,1,1,CIU_CIU_QLM1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_QLM1_HELP,
T,G2DEEMPH-QLM1 PCIE Gen2 tx bypass de=emphasis value,12,5,Hex,2,CIU_CIU_QLM1_HELP,
T,Reserved-Reserved,17,3,Hex,1,CIU_CIU_QLM1_HELP,
T,G2MARGIN-QLM1 PCIE Gen2 tx bypass margin (amplitude) value,20,5,Hex,2,CIU_CIU_QLM1_HELP,
T,Reserved-Reserved,25,8,Hex,2,CIU_CIU_QLM1_HELP,
O,TXBYPASS-QLM1 transmitter bypass enable,Enable,Disable,33,1,CIU_CIU_QLM1_HELP,
T,Reserved-Reserved,34,10,Hex,3,CIU_CIU_QLM1_HELP,
T,TXDEEMPH-QLM1 transmitter bypass de=emphasis value,44,5,Hex,2,CIU_CIU_QLM1_HELP,
T,Reserved-Reserved,49,3,Hex,1,CIU_CIU_QLM1_HELP,
T,TXMARGIN-QLM1 transmitter bypass margin (amplitude) value,52,5,Hex,2,CIU_CIU_QLM1_HELP,
T,Reserved-Reserved,57,4,Hex,1,CIU_CIU_QLM1_HELP,
T,LANE_EN-QLM1 lane enable mask,61,4,Hex,1,CIU_CIU_QLM1_HELP,

(CIU_QLM2),8,Type=NCB,CIU,CIU_CIU_QLM2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_QLM2_HELP,
O,TXBYPASS-QLM2 transmitter bypass enable,Enable,Disable,33,1,CIU_CIU_QLM2_HELP,
T,Reserved-Reserved,34,10,Hex,3,CIU_CIU_QLM2_HELP,
T,TXDEEMPH-QLM2 transmitter bypass de=emphasis value,44,5,Hex,2,CIU_CIU_QLM2_HELP,
T,Reserved-Reserved,49,3,Hex,1,CIU_CIU_QLM2_HELP,
T,TXMARGIN-QLM2 transmitter bypass margin (amplitude) value,52,5,Hex,2,CIU_CIU_QLM2_HELP,
T,Reserved-Reserved,57,4,Hex,1,CIU_CIU_QLM2_HELP,
T,LANE_EN-QLM2 lane enable mask,61,4,Hex,1,CIU_CIU_QLM2_HELP,

(CIU_QLM_JTGC),6,Type=NCB,CIU,CIU_CIU_QLM_JTGC_HELP
T,Reserved-Reserved,1,53,Hex,14,CIU_CIU_QLM_JTGC_HELP,
T,CLK_DIV-Clock divider for QLM JTAG operations.  eclk is,54,3,Hex,1,CIU_CIU_QLM_JTGC_HELP,
T,Reserved-Reserved,57,2,Hex,1,CIU_CIU_QLM_JTGC_HELP,
T,MUX_SEL-Selects which QLM JTAG shift out is shifted into,59,2,Hex,1,CIU_CIU_QLM_JTGC_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,CIU_CIU_QLM_JTGC_HELP,
T,BYPASS-Selects which QLM JTAG shift chains are bypassed,62,3,Hex,1,CIU_CIU_QLM_JTGC_HELP,

(CIU_QLM_JTGD),8,Type=NCB,CIU,CIU_CIU_QLM_JTGD_HELP
O,CAPTURE-Perform JTAG capture operation (self=clearing when,Enable,Disable,1,1,CIU_CIU_QLM_JTGD_HELP,
O,SHIFT-Perform JTAG shift operation (self=clearing when,Enable,Disable,2,1,CIU_CIU_QLM_JTGD_HELP,
O,UPDATE-Perform JTAG update operation (self=clearing when,Enable,Disable,3,1,CIU_CIU_QLM_JTGD_HELP,
T,Reserved-Reserved,4,18,Hex,5,CIU_CIU_QLM_JTGD_HELP,
T,SELECT-Selects which QLM JTAG shift chains the JTAG,22,3,Hex,1,CIU_CIU_QLM_JTGD_HELP,
T,Reserved-Reserved,25,3,Hex,1,CIU_CIU_QLM_JTGD_HELP,
T,SHFT_CNT-QLM JTAG shift count (encoded in =1 notation),28,5,Hex,2,CIU_CIU_QLM_JTGD_HELP,
T,SHFT_REG-QLM JTAG shift register,33,32,Hex,8,CIU_CIU_QLM_JTGD_HELP,

(CIU_SOFT_BIST),2,Type=NCB,CIU,CIU_CIU_SOFT_BIST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_BIST_HELP,
O,SOFT_BIST-Reserved,Enable,Disable,64,1,CIU_CIU_SOFT_BIST_HELP,

(CIU_SOFT_PRST),2,Type=NCB,CIU,CIU_CIU_SOFT_PRST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_PRST_HELP,
O,SOFT_PRST-Resets the PCIe/sRIO logic in all modes not just,Enable,Disable,64,1,CIU_CIU_SOFT_PRST_HELP,

(CIU_SOFT_PRST1),2,Type=NCB,CIU,CIU_CIU_SOFT_PRST1_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_PRST1_HELP,
O,SOFT_PRST-Resets the PCIe/sRIO logic in all modes not just,Enable,Disable,64,1,CIU_CIU_SOFT_PRST1_HELP,

(CIU_SOFT_PRST2),2,Type=NCB,CIU,CIU_CIU_SOFT_PRST2_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_PRST2_HELP,
O,SOFT_PRST-Resets the      sRIO logic in all modes not just,Enable,Disable,64,1,CIU_CIU_SOFT_PRST2_HELP,

(CIU_SOFT_PRST3),2,Type=NCB,CIU,CIU_CIU_SOFT_PRST3_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_PRST3_HELP,
O,SOFT_PRST-Resets the      sRIO logic in all modes not just,Enable,Disable,64,1,CIU_CIU_SOFT_PRST3_HELP,

(CIU_SOFT_RST),2,Type=NCB,CIU,CIU_CIU_SOFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_RST_HELP,
O,SOFT_RST-Resets Octeon,Enable,Disable,64,1,CIU_CIU_SOFT_RST_HELP,

(CIU_SUM1_IO0_INT),37,Type=NCB,CIU,CIU_CIU_SUM1_IO0_INT_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_IO0_INT_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_IO0_INT_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_IO0_INT_HELP,

(CIU_SUM1_IO1_INT),37,Type=NCB,CIU,CIU_CIU_SUM1_IO1_INT_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_IO1_INT_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_IO1_INT_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_IO1_INT_HELP,

(CIU_SUM1_PP0_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP0_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP0_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP0_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP0_IP2_HELP,

(CIU_SUM1_PP1_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP1_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP1_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP1_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP1_IP2_HELP,

(CIU_SUM1_PP2_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP2_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP2_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP2_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP2_IP2_HELP,

(CIU_SUM1_PP3_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP3_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP3_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP3_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP3_IP2_HELP,

(CIU_SUM1_PP4_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP4_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP4_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP4_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP4_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP4_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP4_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP4_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP4_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP4_IP2_HELP,

(CIU_SUM1_PP5_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP5_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP5_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP5_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP5_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP5_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP5_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP5_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP5_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP5_IP2_HELP,

(CIU_SUM1_PP6_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP6_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP6_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP6_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP6_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP6_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP6_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP6_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP6_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP6_IP2_HELP,

(CIU_SUM1_PP7_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP7_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP7_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP7_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP7_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP7_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP7_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP7_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP7_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP7_IP2_HELP,

(CIU_SUM1_PP8_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP8_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP8_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP8_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP8_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP8_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP8_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP8_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP8_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP8_IP2_HELP,

(CIU_SUM1_PP9_IP2),37,Type=NCB,CIU,CIU_CIU_SUM1_PP9_IP2_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP9_IP2_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP9_IP2_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP9_IP2_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP9_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP9_IP2_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP9_IP2_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP9_IP2_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP9_IP2_HELP,

(CIU_SUM1_PP0_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP0_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP0_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP0_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP0_IP3_HELP,

(CIU_SUM1_PP1_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP1_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP1_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP1_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP1_IP3_HELP,

(CIU_SUM1_PP2_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP2_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP2_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP2_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP2_IP3_HELP,

(CIU_SUM1_PP3_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP3_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP3_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP3_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP3_IP3_HELP,

(CIU_SUM1_PP4_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP4_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP4_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP4_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP4_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP4_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP4_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP4_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP4_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP4_IP3_HELP,

(CIU_SUM1_PP5_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP5_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP5_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP5_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP5_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP5_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP5_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP5_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP5_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP5_IP3_HELP,

(CIU_SUM1_PP6_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP6_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP6_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP6_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP6_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP6_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP6_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP6_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP6_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP6_IP3_HELP,

(CIU_SUM1_PP7_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP7_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP7_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP7_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP7_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP7_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP7_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP7_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP7_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP7_IP3_HELP,

(CIU_SUM1_PP8_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP8_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP8_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP8_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP8_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP8_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP8_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP8_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP8_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP8_IP3_HELP,

(CIU_SUM1_PP9_IP3),37,Type=NCB,CIU,CIU_CIU_SUM1_PP9_IP3_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP9_IP3_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP9_IP3_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP9_IP3_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP9_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP9_IP3_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP9_IP3_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP9_IP3_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP9_IP3_HELP,

(CIU_SUM1_PP0_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP0_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP0_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP0_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP0_IP4_HELP,

(CIU_SUM1_PP1_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP1_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP1_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP1_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP1_IP4_HELP,

(CIU_SUM1_PP2_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP2_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP2_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP2_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP2_IP4_HELP,

(CIU_SUM1_PP3_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP3_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP3_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP3_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP3_IP4_HELP,

(CIU_SUM1_PP4_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP4_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP4_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP4_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP4_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP4_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP4_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP4_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP4_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP4_IP4_HELP,

(CIU_SUM1_PP5_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP5_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP5_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP5_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP5_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP5_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP5_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP5_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP5_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP5_IP4_HELP,

(CIU_SUM1_PP6_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP6_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP6_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP6_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP6_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP6_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP6_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP6_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP6_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP6_IP4_HELP,

(CIU_SUM1_PP7_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP7_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP7_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP7_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP7_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP7_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP7_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP7_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP7_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP7_IP4_HELP,

(CIU_SUM1_PP8_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP8_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP8_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP8_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP8_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP8_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP8_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP8_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP8_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP8_IP4_HELP,

(CIU_SUM1_PP9_IP4),37,Type=NCB,CIU,CIU_CIU_SUM1_PP9_IP4_HELP
O,RST-MIO RST interrupt,Enable,Disable,1,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,SRIO3-SRIO3 interrupt,Enable,Disable,3,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,SRIO2-SRIO2 interrupt,Enable,Disable,4,1,CIU_CIU_SUM1_PP9_IP4_HELP,
T,Reserved-Reserved,5,3,Hex,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,DFM-DFM Interrupt,Enable,Disable,8,1,CIU_CIU_SUM1_PP9_IP4_HELP,
T,Reserved-Reserved,9,3,Hex,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,LMC0-LMC0 interrupt,Enable,Disable,12,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,SRIO0-SRIO0 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP9_IP4_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_SUM1_PP9_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,USB-USB UCTL0 interrupt,Enable,Disable,31,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,ZIP-ZIP interrupt,Enable,Disable,36,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,L2C-L2C interrupt,Enable,Disable,40,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,NAND-NAND Flash Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP9_IP4_HELP,
O,MII1-RGMII/MII/MIX Interface 1 Interrupt,Enable,Disable,46,1,CIU_CIU_SUM1_PP9_IP4_HELP,
T,Reserved-Reserved,47,8,Hex,2,CIU_CIU_SUM1_PP9_IP4_HELP,
T,WDOG-10 watchdog interrupts,55,10,Hex,3,CIU_CIU_SUM1_PP9_IP4_HELP,

(CIU_SUM2_IO0_INT),3,Type=NCB,CIU,CIU_CIU_SUM2_IO0_INT_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_IO0_INT_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_IO0_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_IO0_INT_HELP,

(CIU_SUM2_IO1_INT),3,Type=NCB,CIU,CIU_CIU_SUM2_IO1_INT_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_IO1_INT_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_IO1_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_IO1_INT_HELP,

(CIU_SUM2_PP0_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP0_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP0_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP0_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP0_IP2_HELP,

(CIU_SUM2_PP1_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP1_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP1_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP1_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP1_IP2_HELP,

(CIU_SUM2_PP2_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP2_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP2_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP2_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP2_IP2_HELP,

(CIU_SUM2_PP3_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP3_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP3_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP3_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP3_IP2_HELP,

(CIU_SUM2_PP4_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP4_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP4_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP4_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP4_IP2_HELP,

(CIU_SUM2_PP5_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP5_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP5_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP5_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP5_IP2_HELP,

(CIU_SUM2_PP6_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP6_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP6_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP6_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP6_IP2_HELP,

(CIU_SUM2_PP7_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP7_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP7_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP7_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP7_IP2_HELP,

(CIU_SUM2_PP8_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP8_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP8_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP8_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP8_IP2_HELP,

(CIU_SUM2_PP9_IP2),3,Type=NCB,CIU,CIU_CIU_SUM2_PP9_IP2_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP9_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP9_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP9_IP2_HELP,

(CIU_SUM2_PP0_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP0_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP0_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP0_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP0_IP3_HELP,

(CIU_SUM2_PP1_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP1_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP1_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP1_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP1_IP3_HELP,

(CIU_SUM2_PP2_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP2_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP2_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP2_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP2_IP3_HELP,

(CIU_SUM2_PP3_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP3_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP3_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP3_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP3_IP3_HELP,

(CIU_SUM2_PP4_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP4_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP4_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP4_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP4_IP3_HELP,

(CIU_SUM2_PP5_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP5_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP5_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP5_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP5_IP3_HELP,

(CIU_SUM2_PP6_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP6_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP6_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP6_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP6_IP3_HELP,

(CIU_SUM2_PP7_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP7_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP7_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP7_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP7_IP3_HELP,

(CIU_SUM2_PP8_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP8_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP8_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP8_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP8_IP3_HELP,

(CIU_SUM2_PP9_IP3),3,Type=NCB,CIU,CIU_CIU_SUM2_PP9_IP3_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP9_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP9_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP9_IP3_HELP,

(CIU_SUM2_PP0_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP0_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP0_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP0_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP0_IP4_HELP,

(CIU_SUM2_PP1_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP1_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP1_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP1_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP1_IP4_HELP,

(CIU_SUM2_PP2_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP2_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP2_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP2_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP2_IP4_HELP,

(CIU_SUM2_PP3_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP3_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP3_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP3_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP3_IP4_HELP,

(CIU_SUM2_PP4_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP4_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP4_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP4_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP4_IP4_HELP,

(CIU_SUM2_PP5_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP5_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP5_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP5_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP5_IP4_HELP,

(CIU_SUM2_PP6_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP6_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP6_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP6_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP6_IP4_HELP,

(CIU_SUM2_PP7_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP7_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP7_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP7_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP7_IP4_HELP,

(CIU_SUM2_PP8_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP8_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP8_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP8_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP8_IP4_HELP,

(CIU_SUM2_PP9_IP4),3,Type=NCB,CIU,CIU_CIU_SUM2_PP9_IP4_HELP
T,Reserved-Reserved,1,54,Hex,14,CIU_CIU_SUM2_PP9_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP9_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP9_IP4_HELP,

(CIU_TIM0),3,Type=NCB,CIU,CIU_CIU_TIM0_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM0_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM0_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM0_HELP,

(CIU_TIM1),3,Type=NCB,CIU,CIU_CIU_TIM1_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM1_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM1_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM1_HELP,

(CIU_TIM2),3,Type=NCB,CIU,CIU_CIU_TIM2_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM2_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM2_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM2_HELP,

(CIU_TIM3),3,Type=NCB,CIU,CIU_CIU_TIM3_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM3_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM3_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM3_HELP,

(CIU_TIM4),3,Type=NCB,CIU,CIU_CIU_TIM4_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM4_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM4_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM4_HELP,

(CIU_TIM5),3,Type=NCB,CIU,CIU_CIU_TIM5_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM5_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM5_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM5_HELP,

(CIU_TIM6),3,Type=NCB,CIU,CIU_CIU_TIM6_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM6_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM6_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM6_HELP,

(CIU_TIM7),3,Type=NCB,CIU,CIU_CIU_TIM7_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM7_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM7_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM7_HELP,

(CIU_TIM8),3,Type=NCB,CIU,CIU_CIU_TIM8_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM8_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM8_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM8_HELP,

(CIU_TIM9),3,Type=NCB,CIU,CIU_CIU_TIM9_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM9_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM9_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM9_HELP,

(CIU_TIM_MULTI_CAST),2,Type=NCB,CIU,CIU_CIU_TIM_MULTI_CAST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_TIM_MULTI_CAST_HELP,
O,EN-General Timer Interrupt Mutli=Cast mode:,Enable,Disable,64,1,CIU_CIU_TIM_MULTI_CAST_HELP,

(CIU_WDOG0),7,Type=NCB,CIU,CIU_CIU_WDOG0_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG0_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG0_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG0_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG0_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG0_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG0_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG0_HELP,

(CIU_WDOG1),7,Type=NCB,CIU,CIU_CIU_WDOG1_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG1_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG1_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG1_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG1_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG1_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG1_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG1_HELP,

(CIU_WDOG2),7,Type=NCB,CIU,CIU_CIU_WDOG2_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG2_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG2_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG2_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG2_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG2_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG2_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG2_HELP,

(CIU_WDOG3),7,Type=NCB,CIU,CIU_CIU_WDOG3_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG3_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG3_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG3_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG3_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG3_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG3_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG3_HELP,

(CIU_WDOG4),7,Type=NCB,CIU,CIU_CIU_WDOG4_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG4_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG4_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG4_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG4_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG4_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG4_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG4_HELP,

(CIU_WDOG5),7,Type=NCB,CIU,CIU_CIU_WDOG5_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG5_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG5_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG5_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG5_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG5_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG5_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG5_HELP,

(CIU_WDOG6),7,Type=NCB,CIU,CIU_CIU_WDOG6_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG6_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG6_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG6_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG6_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG6_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG6_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG6_HELP,

(CIU_WDOG7),7,Type=NCB,CIU,CIU_CIU_WDOG7_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG7_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG7_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG7_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG7_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG7_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG7_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG7_HELP,

(CIU_WDOG8),7,Type=NCB,CIU,CIU_CIU_WDOG8_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG8_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG8_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG8_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG8_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG8_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG8_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG8_HELP,

(CIU_WDOG9),7,Type=NCB,CIU,CIU_CIU_WDOG9_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG9_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG9_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG9_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG9_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG9_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG9_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG9_HELP,

(DFA_BIST0),12,DFA Bist Status (per-DTC),DFA,DFA_DFA_BIST0_HELP
T,Reserved-Reserved,1,35,Hex,9,DFA_DFA_BIST0_HELP,
O,MWB-Bist Results for MWB RAM(s),Enable,Disable,36,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,37,3,Hex,1,DFA_DFA_BIST0_HELP,
O,GFB-Bist Results for GFB RAM(s),Enable,Disable,40,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,41,6,Hex,2,DFA_DFA_BIST0_HELP,
T,STX-Bist Results for STX RAM(s),47,2,Hex,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,49,6,Hex,2,DFA_DFA_BIST0_HELP,
T,DTX-Bist Results for DTX RAM(s),55,2,Hex,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,57,3,Hex,1,DFA_DFA_BIST0_HELP,
O,RDF-Bist Results for RWB[3:0] RAM(s),Enable,Disable,60,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,61,3,Hex,1,DFA_DFA_BIST0_HELP,
O,PDB-Bist Results for PDB RAM(s),Enable,Disable,64,1,DFA_DFA_BIST0_HELP,

(DFA_BIST1),12,DFA Bist Status (Globals),DFA,DFA_DFA_BIST1_HELP
T,Reserved-Reserved,1,51,Hex,13,DFA_DFA_BIST1_HELP,
O,RAM3-Bist Results for RAM3 RAM,Enable,Disable,52,1,DFA_DFA_BIST1_HELP,
O,RAM2-Bist Results for RAM2 RAM,Enable,Disable,53,1,DFA_DFA_BIST1_HELP,
O,RAM1-Bist Results for RAM1 RAM,Enable,Disable,54,1,DFA_DFA_BIST1_HELP,
O,CRQ-Bist Results for CRQ RAM,Enable,Disable,55,1,DFA_DFA_BIST1_HELP,
O,GUTV-Bist Results for GUTV RAM,Enable,Disable,56,1,DFA_DFA_BIST1_HELP,
T,Reserved-Reserved,57,3,Hex,1,DFA_DFA_BIST1_HELP,
O,GUTP-Bist Results for NCD RAM,Enable,Disable,60,1,DFA_DFA_BIST1_HELP,
O,NCD-Bist Results for NCD RAM,Enable,Disable,61,1,DFA_DFA_BIST1_HELP,
O,GIF-Bist Results for GIF RAM,Enable,Disable,62,1,DFA_DFA_BIST1_HELP,
O,GIB-Bist Results for GIB RAM,Enable,Disable,63,1,DFA_DFA_BIST1_HELP,
O,GFU-Bist Results for GFU RAM,Enable,Disable,64,1,DFA_DFA_BIST1_HELP,

(DFA_CONFIG),5,Specify the RSL base addresses for the block,DFA,DFA_DFA_CONFIG_HELP
T,Reserved-Reserved,1,55,Hex,14,DFA_DFA_CONFIG_HELP,
O,REPL_ENA-Replication Mode Enable,Enable,Disable,56,1,DFA_DFA_CONFIG_HELP,
T,CLMSKCRIP-Cluster Cripple Mask,57,4,Hex,1,DFA_DFA_CONFIG_HELP,
T,CLDTECRIP-Encoding which represents \#of DTEs to cripple for each,61,3,Hex,1,DFA_DFA_CONFIG_HELP,
O,DTECLKDIS-DFA Clock Disable Source,Enable,Disable,64,1,DFA_DFA_CONFIG_HELP,

(DFA_CONTROL),7,DFA Control Register,DFA,DFA_DFA_CONTROL_HELP
T,Reserved-Reserved,1,54,Hex,14,DFA_DFA_CONTROL_HELP,
T,SBDNUM-SBD Debug Entry#,55,4,Hex,1,DFA_DFA_CONTROL_HELP,
O,SBDLCK-DFA Scoreboard LOCK Strobe,Enable,Disable,59,1,DFA_DFA_CONTROL_HELP,
T,Reserved-Reserved,60,2,Hex,1,DFA_DFA_CONTROL_HELP,
O,PMODE-NCB=NRP Arbiter Mode,Enable,Disable,62,1,DFA_DFA_CONTROL_HELP,
O,QMODE-NCB=NRQ Arbiter Mode,Enable,Disable,63,1,DFA_DFA_CONTROL_HELP,
O,IMODE-NCB=Inbound Arbiter,Enable,Disable,64,1,DFA_DFA_CONTROL_HELP,

(DFA_DBELL),2,DFA Doorbell Register,DFA,DFA_DFA_DBELL_HELP
T,Reserved-Reserved,1,44,Hex,11,DFA_DFA_DBELL_HELP,
T,DBELL-Represents the cumulative total of pending,45,20,Hex,5,DFA_DFA_DBELL_HELP,

(DFA_DEBUG0),1,DFA Scoreboard Debug \#0 Register,DFA,DFA_DFA_DEBUG0_HELP
T,SBD0-DFA ScoreBoard \#0 Data,1,64,Hex,16,DFA_DFA_DEBUG0_HELP,

(DFA_DEBUG1),1,DFA Scoreboard Debug \#1 Register,DFA,DFA_DFA_DEBUG1_HELP
T,SBD1-DFA ScoreBoard \#1 Data,1,64,Hex,16,DFA_DFA_DEBUG1_HELP,

(DFA_DEBUG2),1,DFA Scoreboard Debug \#2 Register,DFA,DFA_DFA_DEBUG2_HELP
T,SBD2-DFA ScoreBoard \#2 Data,1,64,Hex,16,DFA_DFA_DEBUG2_HELP,

(DFA_DEBUG3),1,DFA Scoreboard Debug \#3 Register,DFA,DFA_DFA_DEBUG3_HELP
T,SBD3-DFA ScoreBoard \#3 Data,1,64,Hex,16,DFA_DFA_DEBUG3_HELP,

(DFA_DIFCTL),4,DFA Instruction FIFO (DIF) Control Register,DFA,DFA_DFA_DIFCTL_HELP
T,Reserved-Reserved,1,44,Hex,11,DFA_DFA_DIFCTL_HELP,
T,DWBCNT-Represents the \# of cache lines in the instruction,45,8,Hex,2,DFA_DFA_DIFCTL_HELP,
T,POOL-Represents the 3bit buffer pool=id  used by DFA HW,53,3,Hex,1,DFA_DFA_DIFCTL_HELP,
T,SIZE-Represents the \# of 32B instructions contained,56,9,Hex,3,DFA_DFA_DIFCTL_HELP,

(DFA_DIFRDPTR),3,DFA Instruction FIFO (DIF) RDPTR Register,DFA,DFA_DFA_DIFRDPTR_HELP
T,Reserved-Reserved,1,24,Hex,6,DFA_DFA_DIFRDPTR_HELP,
T,RDPTR-Represents the 32B=aligned address of the current,25,35,Hex,9,DFA_DFA_DIFRDPTR_HELP,
T,Reserved-Reserved,60,5,Hex,2,DFA_DFA_DIFRDPTR_HELP,

(DFA_DTCFADR),6,DFA DTC Failing Address Register,DFA,DFA_DFA_DTCFADR_HELP
T,Reserved-Reserved,1,20,Hex,5,DFA_DFA_DTCFADR_HELP,
T,RAM3FADR-DFA RAM3 Failing Address,21,12,Hex,3,DFA_DFA_DTCFADR_HELP,
T,Reserved-Reserved,33,7,Hex,2,DFA_DFA_DTCFADR_HELP,
T,RAM2FADR-DFA RAM2 Failing Address,40,9,Hex,3,DFA_DFA_DTCFADR_HELP,
T,Reserved-Reserved,49,2,Hex,1,DFA_DFA_DTCFADR_HELP,
T,RAM1FADR-DFA RAM1 Failing Address,51,14,Hex,4,DFA_DFA_DTCFADR_HELP,

(DFA_ERROR),5,DFA ERROR Register,DFA,DFA_DFA_ERROR_HELP
T,Reserved-Reserved,1,47,Hex,12,DFA_DFA_ERROR_HELP,
O,CNDRD-If DC0PERR[0]=1 indicating a RAM1 Parity error,Enable,Disable,48,1,DFA_DFA_ERROR_HELP,
T,Reserved-Reserved,49,12,Hex,3,DFA_DFA_ERROR_HELP,
T,DC0PERR-RAM[3:1] Parity Error Detected from Node Cluster \#0,61,3,Hex,1,DFA_DFA_ERROR_HELP,
O,DBLOVF-Doorbell Overflow detected = Status bit,Enable,Disable,64,1,DFA_DFA_ERROR_HELP,

(DFA_INTMSK),3,DFA ERROR Interrupt Mask Register,DFA,DFA_DFA_INTMSK_HELP
T,Reserved-Reserved,1,60,Hex,15,DFA_DFA_INTMSK_HELP,
T,DC0PENA-RAM[3:1] Parity Error Enabled Node Cluster \#0,61,3,Hex,1,DFA_DFA_INTMSK_HELP,
O,DBLINA-Doorbell Overflow Interrupt Enable bit.,Enable,Disable,64,1,DFA_DFA_INTMSK_HELP,

(DFA_MEMHIDAT),1,DFA NCB-Direct CSR access to DFM Memory Space (High QW),DFA,DFA_DFA_MEMHIDAT_HELP
T,HIDAT-DFA Hi=QW of Write data during NCB=Direct DFM DDR3,1,64,Hex,16,DFA_DFA_MEMHIDAT_HELP,

(DFA_PFC0_CNT),1,DFA Performance Counter \#0,DFA,DFA_DFA_PFC0_CNT_HELP
T,PFCNT0-Performance Counter \#0,1,64,Hex,16,DFA_DFA_PFC0_CNT_HELP,

(DFA_PFC0_CTL),5,DFA Performance Counter#0 Control,DFA,DFA_DFA_PFC0_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC0_CTL_HELP,
T,EVSEL-Performance Counter#0 Event Selector,51,6,Hex,2,DFA_DFA_PFC0_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC0_CTL_HELP,
T,CLDTE-Performance Counter#0 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC0_CTL_HELP,
T,CLNUM-Performance Counter#0 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC0_CTL_HELP,

(DFA_PFC1_CNT),1,DFA Performance Counter \#1,DFA,DFA_DFA_PFC1_CNT_HELP
T,PFCNT1-Performance Counter \#1,1,64,Hex,16,DFA_DFA_PFC1_CNT_HELP,

(DFA_PFC1_CTL),5,DFA Performance Counter#1 Control,DFA,DFA_DFA_PFC1_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC1_CTL_HELP,
T,EVSEL-Performance Counter#1 Event Selector,51,6,Hex,2,DFA_DFA_PFC1_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC1_CTL_HELP,
T,CLDTE-Performance Counter#1 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC1_CTL_HELP,
T,CLNUM-Performance Counter#1 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC1_CTL_HELP,

(DFA_PFC2_CNT),1,DFA Performance Counter \#2,DFA,DFA_DFA_PFC2_CNT_HELP
T,PFCNT2-Performance Counter \#2,1,64,Hex,16,DFA_DFA_PFC2_CNT_HELP,

(DFA_PFC2_CTL),5,DFA Performance Counter#2 Control,DFA,DFA_DFA_PFC2_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC2_CTL_HELP,
T,EVSEL-Performance Counter#2 Event Selector,51,6,Hex,2,DFA_DFA_PFC2_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC2_CTL_HELP,
T,CLDTE-Performance Counter#2 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC2_CTL_HELP,
T,CLNUM-Performance Counter#2 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC2_CTL_HELP,

(DFA_PFC3_CNT),1,DFA Performance Counter \#3,DFA,DFA_DFA_PFC3_CNT_HELP
T,PFCNT3-Performance Counter \#3,1,64,Hex,16,DFA_DFA_PFC3_CNT_HELP,

(DFA_PFC3_CTL),5,DFA Performance Counter#3 Control,DFA,DFA_DFA_PFC3_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC3_CTL_HELP,
T,EVSEL-Performance Counter#3 Event Selector,51,6,Hex,2,DFA_DFA_PFC3_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC3_CTL_HELP,
T,CLDTE-Performance Counter#3 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC3_CTL_HELP,
T,CLNUM-Performance Counter#3 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC3_CTL_HELP,

(DFA_PFC_GCTL),18,DFA Performance Counter Global Control,DFA,DFA_DFA_PFC_GCTL_HELP
T,Reserved-Reserved,1,35,Hex,9,DFA_DFA_PFC_GCTL_HELP,
T,VGID-Virtual Graph Id#,36,8,Hex,2,DFA_DFA_PFC_GCTL_HELP,
O,PMODE-Select Mode,Enable,Disable,44,1,DFA_DFA_PFC_GCTL_HELP,
T,EDNODE-Ending DNODE Selector,45,2,Hex,1,DFA_DFA_PFC_GCTL_HELP,
T,ENODE-Ending Node Selector,47,3,Hex,1,DFA_DFA_PFC_GCTL_HELP,
T,SNODE-Starting Node Selector,50,3,Hex,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT3RCLR-Performance Counter \#3 Read Clear,Enable,Disable,53,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT2RCLR-Performance Counter \#2 Read Clear,Enable,Disable,54,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT1RCLR-Performance Counter \#1 Read Clear,Enable,Disable,55,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT0RCLR-Performance Counter \#0 Read Clear,Enable,Disable,56,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT3WCLR-Performance Counter \#3 Write Clear,Enable,Disable,57,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT2WCLR-Performance Counter \#2 Write Clear,Enable,Disable,58,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT1WCLR-Performance Counter \#1 Write Clear,Enable,Disable,59,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT0WCLR-Performance Counter \#0 Write Clear,Enable,Disable,60,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT3ENA-Performance Counter 3 Enable,Enable,Disable,61,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT2ENA-Performance Counter 2 Enable,Enable,Disable,62,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT1ENA-Performance Counter 1 Enable,Enable,Disable,63,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT0ENA-Performance Counter 0 Enable,Enable,Disable,64,1,DFA_DFA_PFC_GCTL_HELP,

(DFM_CHAR_CTL),7,DFM Characterization Control,DFM,DFM_DFM_CHAR_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,DFM_DFM_CHAR_CTL_HELP,
O,DR-Pattern at Data Rate (not Clock Rate),Enable,Disable,21,1,DFM_DFM_CHAR_CTL_HELP,
O,SKEW_ON-Skew adjacent bits,Enable,Disable,22,1,DFM_DFM_CHAR_CTL_HELP,
O,EN-Enable characterization,Enable,Disable,23,1,DFM_DFM_CHAR_CTL_HELP,
O,SEL-Pattern select,Enable,Disable,24,1,DFM_DFM_CHAR_CTL_HELP,
T,PROG-Programmable pattern,25,8,Hex,2,DFM_DFM_CHAR_CTL_HELP,
T,PRBS-PRBS Polynomial,33,32,Hex,8,DFM_DFM_CHAR_CTL_HELP,

(DFM_CHAR_MASK0),2,DFM Characterization Control Mask0,DFM,DFM_DFM_CHAR_MASK0_HELP
T,Reserved-Reserved,1,48,Hex,12,DFM_DFM_CHAR_MASK0_HELP,
T,MASK-Mask for DQ0[15:0],49,16,Hex,4,DFM_DFM_CHAR_MASK0_HELP,

(DFM_CHAR_MASK2),2,DFM Characterization Control Mask2,DFM,DFM_DFM_CHAR_MASK2_HELP
T,Reserved-Reserved,1,48,Hex,12,DFM_DFM_CHAR_MASK2_HELP,
T,MASK-Mask for DQ1[15:0],49,16,Hex,4,DFM_DFM_CHAR_MASK2_HELP,

(DFM_CHAR_MASK4),12,DFM Characterization Mask4,DFM,DFM_DFM_CHAR_MASK4_HELP
T,Reserved-Reserved,1,31,Hex,8,DFM_DFM_CHAR_MASK4_HELP,
O,RESET_N_MASK-Mask for RESET_N,Enable,Disable,32,1,DFM_DFM_CHAR_MASK4_HELP,
T,A_MASK-Mask for A[15:0],33,16,Hex,4,DFM_DFM_CHAR_MASK4_HELP,
T,BA_MASK-Mask for BA[2:0],49,3,Hex,1,DFM_DFM_CHAR_MASK4_HELP,
O,WE_N_MASK-Mask for WE_N,Enable,Disable,52,1,DFM_DFM_CHAR_MASK4_HELP,
O,CAS_N_MASK-Mask for CAS_N,Enable,Disable,53,1,DFM_DFM_CHAR_MASK4_HELP,
O,RAS_N_MASK-Mask for RAS_N,Enable,Disable,54,1,DFM_DFM_CHAR_MASK4_HELP,
T,ODT1_MASK-Mask for ODT1,55,2,Hex,1,DFM_DFM_CHAR_MASK4_HELP,
T,ODT0_MASK-Mask for ODT0,57,2,Hex,1,DFM_DFM_CHAR_MASK4_HELP,
T,CS1_N_MASK-Mask for CS1_N,59,2,Hex,1,DFM_DFM_CHAR_MASK4_HELP,
T,CS0_N_MASK-Mask for CS0_N,61,2,Hex,1,DFM_DFM_CHAR_MASK4_HELP,
T,CKE_MASK-Mask for CKE,63,2,Hex,1,DFM_DFM_CHAR_MASK4_HELP,

(DFM_COMP_CTL2),11,DFM Compensation control2,DFM,DFM_DFM_COMP_CTL2_HELP
T,Reserved-Reserved,1,30,Hex,8,DFM_DFM_COMP_CTL2_HELP,
T,DDR__PTUNE-DDR pctl from compensation circuit,31,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
T,DDR__NTUNE-DDR nctl from compensation circuit,35,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
O,M180-Cap impedance at 180 ohm (instead of 240 ohm),Enable,Disable,39,1,DFM_DFM_COMP_CTL2_HELP,
O,BYP-Bypass mode,Enable,Disable,40,1,DFM_DFM_COMP_CTL2_HELP,
T,PTUNE-PCTL impedance control in bypass mode,41,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
T,NTUNE-NCTL impedance control in bypass mode,45,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
T,RODT_CTL-NCTL RODT impedance control bits,49,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
T,CMD_CTL-Drive strength control for CMD/A/RESET_N/CKE drivers,53,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
T,CK_CTL-Drive strength control for CK/CS_N/ODT drivers,57,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,
T,DQX_CTL-Drive strength control for DQ/DQS drivers,61,4,Hex,1,DFM_DFM_COMP_CTL2_HELP,

(DFM_CONFIG),21,DFM Memory Configuration Register,DFM,DFM_DFM_CONFIG_HELP
T,Reserved-Reserved,1,5,Hex,2,DFM_DFM_CONFIG_HELP,
O,EARLY_UNLOAD_D1_R1-Reserved,Enable,Disable,6,1,DFM_DFM_CONFIG_HELP,
O,EARLY_UNLOAD_D1_R0-Reserved,Enable,Disable,7,1,DFM_DFM_CONFIG_HELP,
O,EARLY_UNLOAD_D0_R1-When set unload the PHY silo one cycle early for Rank 1,Enable,Disable,8,1,DFM_DFM_CONFIG_HELP,
O,EARLY_UNLOAD_D0_R0-When set unload the PHY silo one cycle early for Rank 0,Enable,Disable,9,1,DFM_DFM_CONFIG_HELP,
T,INIT_STATUS-Indicates status of initialization,10,4,Hex,1,DFM_DFM_CONFIG_HELP,
T,MIRRMASK-Mask determining which ranks are address=mirrored.,14,4,Hex,1,DFM_DFM_CONFIG_HELP,
T,RANKMASK-Mask to select rank to be leveled/initialized.,18,4,Hex,1,DFM_DFM_CONFIG_HELP,
O,RANK_ENA-RANK enable (for use with multiple ranks),Enable,Disable,22,1,DFM_DFM_CONFIG_HELP,
O,SREF_WITH_DLL-Self=refresh entry/exit write MR1 and MR2,Enable,Disable,23,1,DFM_DFM_CONFIG_HELP,
O,EARLY_DQX-Send DQx signals one CK cycle earlier for the case when,Enable,Disable,24,1,DFM_DFM_CONFIG_HELP,
T,SEQUENCE-Instruction sequence that is run after a 0=>1,25,3,Hex,1,DFM_DFM_CONFIG_HELP,
T,REF_ZQCS_INT-Refresh & ZQCS interval represented in \#of 512 fclk,28,19,Hex,5,DFM_DFM_CONFIG_HELP,
O,RESET-Reset oneshot pulse for refresh counter,Enable,Disable,47,1,DFM_DFM_CONFIG_HELP,
O,ECC_ADR-Must be zero.,Enable,Disable,48,1,DFM_DFM_CONFIG_HELP,
T,FORCEWRITE-Force the oldest outstanding write to complete after,49,4,Hex,1,DFM_DFM_CONFIG_HELP,
T,IDLEPOWER-Enter precharge power=down mode after the memory,53,3,Hex,1,DFM_DFM_CONFIG_HELP,
T,PBANK_LSB-Physical bank address bit select,56,4,Hex,1,DFM_DFM_CONFIG_HELP,
T,ROW_LSB-Row Address bit select,60,3,Hex,1,DFM_DFM_CONFIG_HELP,
O,ECC_ENA-Must be zero.,Enable,Disable,63,1,DFM_DFM_CONFIG_HELP,
O,INIT_START-A 0=>1 transition starts the DDR memory sequence that is,Enable,Disable,64,1,DFM_DFM_CONFIG_HELP,

(DFM_CONTROL),20,DFM Control,DFM,DFM_DFM_CONTROL_HELP
T,Reserved-Reserved,1,40,Hex,10,DFM_DFM_CONTROL_HELP,
O,RODT_BPRCH-When set the turn=off time for the ODT pin during a,Enable,Disable,41,1,DFM_DFM_CONTROL_HELP,
O,WODT_BPRCH-When set the turn=off time for the ODT pin during a,Enable,Disable,42,1,DFM_DFM_CONTROL_HELP,
T,BPRCH-Back Porch Enable: When set the turn=on time for,43,2,Hex,1,DFM_DFM_CONTROL_HELP,
O,EXT_ZQCS_DIS-Disable (external) auto=zqcs calibration,Enable,Disable,45,1,DFM_DFM_CONTROL_HELP,
O,INT_ZQCS_DIS-Disable (internal) auto=zqcs calibration,Enable,Disable,46,1,DFM_DFM_CONTROL_HELP,
O,AUTO_FCLKDIS-When 1 DFM will automatically shut off its internal,Enable,Disable,47,1,DFM_DFM_CONTROL_HELP,
O,XOR_BANK-Must be zero.,Enable,Disable,48,1,DFM_DFM_CONTROL_HELP,
T,MAX_WRITE_BATCH-Must be set to value 8,49,4,Hex,1,DFM_DFM_CONTROL_HELP,
O,NXM_WRITE_EN-Must be zero.,Enable,Disable,53,1,DFM_DFM_CONTROL_HELP,
O,ELEV_PRIO_DIS-Must be zero.,Enable,Disable,54,1,DFM_DFM_CONTROL_HELP,
O,INORDER_WR-Must be zero.,Enable,Disable,55,1,DFM_DFM_CONTROL_HELP,
O,INORDER_RD-Must be zero.,Enable,Disable,56,1,DFM_DFM_CONTROL_HELP,
O,THROTTLE_WR-When set use at most one IFB for writes,Enable,Disable,57,1,DFM_DFM_CONTROL_HELP,
O,THROTTLE_RD-When set use at most one IFB for reads,Enable,Disable,58,1,DFM_DFM_CONTROL_HELP,
T,FPRCH2-Front Porch Enable: When set the turn=off,59,2,Hex,1,DFM_DFM_CONTROL_HELP,
O,POCAS-Enable the Posted CAS feature of DDR3.,Enable,Disable,61,1,DFM_DFM_CONTROL_HELP,
O,DDR2T-Turn on the DDR 2T mode. 2 cycle window for CMD and,Enable,Disable,62,1,DFM_DFM_CONTROL_HELP,
O,BWCNT-Bus utilization counter Clear.,Enable,Disable,63,1,DFM_DFM_CONTROL_HELP,
O,RDIMM_ENA-Must be zero.,Enable,Disable,64,1,DFM_DFM_CONTROL_HELP,

(DFM_DLL_CTL2),6,DFM (Octeon) DLL control and FCLK reset,DFM,DFM_DFM_DLL_CTL2_HELP
T,Reserved-Reserved,1,49,Hex,13,DFM_DFM_DLL_CTL2_HELP,
O,DLL_BRINGUP-DLL Bringup,Enable,Disable,50,1,DFM_DFM_DLL_CTL2_HELP,
O,DRESET-Fclk domain reset.  The reset signal that is used by the,Enable,Disable,51,1,DFM_DFM_DLL_CTL2_HELP,
O,QUAD_DLL_ENA-DLL Enable,Enable,Disable,52,1,DFM_DFM_DLL_CTL2_HELP,
T,BYP_SEL-Bypass select,53,4,Hex,1,DFM_DFM_DLL_CTL2_HELP,
T,BYP_SETTING-Bypass setting,57,8,Hex,2,DFM_DFM_DLL_CTL2_HELP,

(DFM_DLL_CTL3),11,DFM DLL control and FCLK reset,DFM,DFM_DFM_DLL_CTL3_HELP
T,Reserved-Reserved,1,35,Hex,9,DFM_DFM_DLL_CTL3_HELP,
O,DLL_FAST-DLL lock,Enable,Disable,36,1,DFM_DFM_DLL_CTL3_HELP,
T,DLL90_SETTING-Encoded DLL settings. Works in conjuction with,37,8,Hex,2,DFM_DFM_DLL_CTL3_HELP,
O,FINE_TUNE_MODE-Fine Tune Mode,Enable,Disable,45,1,DFM_DFM_DLL_CTL3_HELP,
O,DLL_MODE-DLL Mode,Enable,Disable,46,1,DFM_DFM_DLL_CTL3_HELP,
T,DLL90_BYTE_SEL-Observe DLL settings for selected byte,47,4,Hex,1,DFM_DFM_DLL_CTL3_HELP,
O,OFFSET_ENA-Offset enable,Enable,Disable,51,1,DFM_DFM_DLL_CTL3_HELP,
O,LOAD_OFFSET-Load offset,Enable,Disable,52,1,DFM_DFM_DLL_CTL3_HELP,
T,MODE_SEL-Mode select,53,2,Hex,1,DFM_DFM_DLL_CTL3_HELP,
T,BYTE_SEL-Byte select,55,4,Hex,1,DFM_DFM_DLL_CTL3_HELP,
T,OFFSET-Write/read offset setting,59,6,Hex,2,DFM_DFM_DLL_CTL3_HELP,

(DFM_FCLK_CNT),1,Performance Counters,DFM,DFM_DFM_FCLK_CNT_HELP
T,FCLKCNT-Performance Counter that counts fclks,1,64,Hex,16,DFM_DFM_FCLK_CNT_HELP,

(DFM_FNT_BIST),6,DFM Front BIST Status,DFM,DFM_DFM_FNT_BIST_HELP
T,Reserved-Reserved,1,59,Hex,15,DFM_DFM_FNT_BIST_HELP,
O,CAB-Bist Results for CAB RAM,Enable,Disable,60,1,DFM_DFM_FNT_BIST_HELP,
O,MRQ-Bist Results for MRQ RAM,Enable,Disable,61,1,DFM_DFM_FNT_BIST_HELP,
O,MFF-Bist Results for MFF RAM,Enable,Disable,62,1,DFM_DFM_FNT_BIST_HELP,
O,RPB-Bist Results for RPB RAM,Enable,Disable,63,1,DFM_DFM_FNT_BIST_HELP,
O,MWB-Bist Results for MWB RAM,Enable,Disable,64,1,DFM_DFM_FNT_BIST_HELP,

(DFM_FNT_CTL),5,Specify the RSL base addresses for the block,DFM,DFM_DFM_FNT_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,DFM_DFM_FNT_CTL_HELP,
O,SBE_ENA-If SBE_ENA=1 & RECC_ENA=1 then all single bit errors,Enable,Disable,61,1,DFM_DFM_FNT_CTL_HELP,
O,WECC_ENA-If WECC_ENA=1 HW will auto=generate(overwrite) the 10b,Enable,Disable,62,1,DFM_DFM_FNT_CTL_HELP,
O,RECC_ENA-If RECC_ENA=1 all DFA memory reads sourced by 1) DFA,Enable,Disable,63,1,DFM_DFM_FNT_CTL_HELP,
O,DFR_ENA-DFM Memory Interface Enable,Enable,Disable,64,1,DFM_DFM_FNT_CTL_HELP,

(DFM_FNT_IENA),3,DFM Front Interrupt Enable Mask,DFM,DFM_DFM_FNT_IENA_HELP
T,Reserved-Reserved,1,62,Hex,16,DFM_DFM_FNT_IENA_HELP,
O,DBE_INTENA-OWECC Double Error Detected(DED) Interrupt Enable,Enable,Disable,63,1,DFM_DFM_FNT_IENA_HELP,
O,SBE_INTENA-OWECC Single Error Corrected(SEC) Interrupt Enable,Enable,Disable,64,1,DFM_DFM_FNT_IENA_HELP,

(DFM_FNT_SCLK),4,DFM Front SCLK Control Register,DFM,DFM_DFM_FNT_SCLK_HELP
T,Reserved-Reserved,1,61,Hex,16,DFM_DFM_FNT_SCLK_HELP,
O,CLEAR_BIST-When START_BIST is written 0=>1 if CLEAR_BIST=1 all,Enable,Disable,62,1,DFM_DFM_FNT_SCLK_HELP,
O,BIST_START-When software writes BIST_START=0=>1 a BiST is executed,Enable,Disable,63,1,DFM_DFM_FNT_SCLK_HELP,
O,SCLKDIS-DFM sclk disable Source,Enable,Disable,64,1,DFM_DFM_FNT_SCLK_HELP,

(DFM_FNT_STAT),6,DFM Front Status Register,DFM,DFM_DFM_FNT_STAT_HELP
T,Reserved-Reserved,1,22,Hex,6,DFM_DFM_FNT_STAT_HELP,
T,FSYN-Failing Syndrome,23,10,Hex,3,DFM_DFM_FNT_STAT_HELP,
T,FADR-Failing Memory octaword address,33,28,Hex,7,DFM_DFM_FNT_STAT_HELP,
T,Reserved-Reserved,61,2,Hex,1,DFM_DFM_FNT_STAT_HELP,
O,DBE_ERR-Double bit error detected(uncorrectable) during,Enable,Disable,63,1,DFM_DFM_FNT_STAT_HELP,
O,SBE_ERR-Single bit error detected(corrected) during,Enable,Disable,64,1,DFM_DFM_FNT_STAT_HELP,

(DFM_IFB_CNT),1,Performance Counters,DFM,DFM_DFM_IFB_CNT_HELP
T,IFBCNT-Performance Counter,1,64,Hex,16,DFM_DFM_IFB_CNT_HELP,

(DFM_MODEREG_PARAMS0),16,Type=RSL,DFM,DFM_DFM_MODEREG_PARAMS0_HELP
T,Reserved-Reserved,1,39,Hex,10,DFM_DFM_MODEREG_PARAMS0_HELP,
O,PPD-DLL Control for precharge powerdown,Enable,Disable,40,1,DFM_DFM_MODEREG_PARAMS0_HELP,
T,WRP-Write recovery for auto precharge,41,3,Hex,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,DLLR-DLL Reset,Enable,Disable,44,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,TM-Test Mode,Enable,Disable,45,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,RBT-Read Burst Type,Enable,Disable,46,1,DFM_DFM_MODEREG_PARAMS0_HELP,
T,CL-CAS Latency,47,4,Hex,1,DFM_DFM_MODEREG_PARAMS0_HELP,
T,BL-Burst Length,51,2,Hex,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,QOFF-Qoff Enable,Enable,Disable,53,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,TDQS-TDQS Enable,Enable,Disable,54,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,WLEV-Write Leveling Enable,Enable,Disable,55,1,DFM_DFM_MODEREG_PARAMS0_HELP,
T,AL-Additive Latency,56,2,Hex,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,DLL-DLL Enable,Enable,Disable,58,1,DFM_DFM_MODEREG_PARAMS0_HELP,
O,MPR-MPR,Enable,Disable,59,1,DFM_DFM_MODEREG_PARAMS0_HELP,
T,MPRLOC-MPR Location,60,2,Hex,1,DFM_DFM_MODEREG_PARAMS0_HELP,
T,CWL-CAS Write Latency,62,3,Hex,1,DFM_DFM_MODEREG_PARAMS0_HELP,

(DFM_MODEREG_PARAMS1),25,Type=RSL,DFM,DFM_DFM_MODEREG_PARAMS1_HELP
T,Reserved-Reserved,1,16,Hex,4,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_NOM_11-Must be zero,17,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,DIC_11-Must be zero,20,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_WR_11-Must be zero,22,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,SRT_11-Must be zero,Enable,Disable,24,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,ASR_11-Must be zero,Enable,Disable,25,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,PASR_11-Must be zero,26,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_NOM_10-Must be zero,29,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,DIC_10-Must be zero,32,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_WR_10-Must be zero,34,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,SRT_10-Must be zero,Enable,Disable,36,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,ASR_10-Must be zero,Enable,Disable,37,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,PASR_10-Must be zero,38,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_NOM_01-RTT_NOM Rank 1,41,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,DIC_01-Output Driver Impedance Control Rank 1,44,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_WR_01-RTT_WR Rank 1,46,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,SRT_01-Self=refresh temperature range Rank 1,Enable,Disable,48,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,ASR_01-Auto self=refresh Rank 1,Enable,Disable,49,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,PASR_01-Partial array self=refresh Rank 1,50,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_NOM_00-RTT_NOM Rank 0,53,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,DIC_00-Output Driver Impedance Control Rank 0,56,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,RTT_WR_00-RTT_WR Rank 0,58,2,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,SRT_00-Self=refresh temperature range Rank 0,Enable,Disable,60,1,DFM_DFM_MODEREG_PARAMS1_HELP,
O,ASR_00-Auto self=refresh Rank 0,Enable,Disable,61,1,DFM_DFM_MODEREG_PARAMS1_HELP,
T,PASR_00-Partial array self=refresh Rank 0,62,3,Hex,1,DFM_DFM_MODEREG_PARAMS1_HELP,

(DFM_OPS_CNT),1,Performance Counters,DFM,DFM_DFM_OPS_CNT_HELP
T,OPSCNT-Performance Counter,1,64,Hex,16,DFM_DFM_OPS_CNT_HELP,

(DFM_PHY_CTL),10,DFM PHY Control,DFM,DFM_DFM_PHY_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,DFM_DFM_PHY_CTL_HELP,
O,RX_ALWAYS_ON-Disable dynamic DDR3 IO Rx power gating,Enable,Disable,50,1,DFM_DFM_PHY_CTL_HELP,
O,LV_MODE-Low Voltage Mode (1.35V),Enable,Disable,51,1,DFM_DFM_PHY_CTL_HELP,
O,CK_TUNE1-Clock Tune,Enable,Disable,52,1,DFM_DFM_PHY_CTL_HELP,
T,CK_DLYOUT1-Clock delay out setting,53,4,Hex,1,DFM_DFM_PHY_CTL_HELP,
O,CK_TUNE0-Clock Tune,Enable,Disable,57,1,DFM_DFM_PHY_CTL_HELP,
T,CK_DLYOUT0-Clock delay out setting,58,4,Hex,1,DFM_DFM_PHY_CTL_HELP,
O,LOOPBACK-Loopback enable,Enable,Disable,62,1,DFM_DFM_PHY_CTL_HELP,
O,LOOPBACK_POS-Loopback pos mode,Enable,Disable,63,1,DFM_DFM_PHY_CTL_HELP,
O,TS_STAGGER-TS Staggermode,Enable,Disable,64,1,DFM_DFM_PHY_CTL_HELP,

(DFM_RESET_CTL),5,Specify the RSL base addresses for the block,DFM,DFM_DFM_RESET_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,DFM_DFM_RESET_CTL_HELP,
O,DDR3PSV-Must be zero,Enable,Disable,61,1,DFM_DFM_RESET_CTL_HELP,
O,DDR3PSOFT-Must be zero,Enable,Disable,62,1,DFM_DFM_RESET_CTL_HELP,
O,DDR3PWARM-Must be zero,Enable,Disable,63,1,DFM_DFM_RESET_CTL_HELP,
O,DDR3RST-Memory Reset,Enable,Disable,64,1,DFM_DFM_RESET_CTL_HELP,

(DFM_RLEVEL_CTL),10,Type=RSL,DFM,DFM_DFM_RLEVEL_CTL_HELP
T,Reserved-Reserved,1,42,Hex,11,DFM_DFM_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_3-When set unload the PHY silo one cycle later,Enable,Disable,43,1,DFM_DFM_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_2-When set unload the PHY silo one cycle later,Enable,Disable,44,1,DFM_DFM_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_1-When set unload the PHY silo one cycle later,Enable,Disable,45,1,DFM_DFM_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_0-When set unload the PHY silo one cycle later,Enable,Disable,46,1,DFM_DFM_RLEVEL_CTL_HELP,
T,BITMASK-Mask to select bit lanes on which read=leveling,47,8,Hex,2,DFM_DFM_RLEVEL_CTL_HELP,
O,OR_DIS-Disable or'ing of bits in a byte lane when computing,Enable,Disable,55,1,DFM_DFM_RLEVEL_CTL_HELP,
O,OFFSET_EN-Use DFM_RLEVEL_CTL[OFFSET] to calibrate read,Enable,Disable,56,1,DFM_DFM_RLEVEL_CTL_HELP,
T,OFFSET-Pick final_setting=offset (if set) for the read level,57,4,Hex,1,DFM_DFM_RLEVEL_CTL_HELP,
T,BYTE-0 <= BYTE <= 1,61,4,Hex,1,DFM_DFM_RLEVEL_CTL_HELP,

(DFM_RLEVEL_DBG),1,Type=RSL,DFM,DFM_DFM_RLEVEL_DBG_HELP
T,BITMASK-Bitmask generated during deskew settings sweep,1,64,Hex,16,DFM_DFM_RLEVEL_DBG_HELP,

(DFM_RLEVEL_RANK0),5,Type=RSL,DFM,DFM_DFM_RLEVEL_RANK0_HELP
T,Reserved-Reserved,1,8,Hex,2,DFM_DFM_RLEVEL_RANK0_HELP,
T,STATUS-Indicates status of the read=levelling and where,9,2,Hex,1,DFM_DFM_RLEVEL_RANK0_HELP,
T,Reserved-Reserved,11,42,Hex,11,DFM_DFM_RLEVEL_RANK0_HELP,
T,BYTE1-Deskew setting,53,6,Hex,2,DFM_DFM_RLEVEL_RANK0_HELP,
T,BYTE0-Deskew setting,59,6,Hex,2,DFM_DFM_RLEVEL_RANK0_HELP,

(DFM_RLEVEL_RANK1),5,Type=RSL,DFM,DFM_DFM_RLEVEL_RANK1_HELP
T,Reserved-Reserved,1,8,Hex,2,DFM_DFM_RLEVEL_RANK1_HELP,
T,STATUS-Indicates status of the read=levelling and where,9,2,Hex,1,DFM_DFM_RLEVEL_RANK1_HELP,
T,Reserved-Reserved,11,42,Hex,11,DFM_DFM_RLEVEL_RANK1_HELP,
T,BYTE1-Deskew setting,53,6,Hex,2,DFM_DFM_RLEVEL_RANK1_HELP,
T,BYTE0-Deskew setting,59,6,Hex,2,DFM_DFM_RLEVEL_RANK1_HELP,

(DFM_RODT_MASK),8,DFM Read OnDieTermination mask,DFM,DFM_DFM_RODT_MASK_HELP
T,RODT_D3_R1-Must be zero.,1,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D3_R0-Must be zero.,9,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D2_R1-Must be zero.,17,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D2_R0-Must be zero.,25,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D1_R1-Must be zero.,33,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D1_R0-Must be zero.,41,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D0_R1-Read ODT mask RANK1,49,8,Hex,2,DFM_DFM_RODT_MASK_HELP,
T,RODT_D0_R0-Read ODT mask RANK0,57,8,Hex,2,DFM_DFM_RODT_MASK_HELP,

(DFM_SLOT_CTL0),5,DFM Slot Control0,DFM,DFM_DFM_SLOT_CTL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DFM_DFM_SLOT_CTL0_HELP,
T,W2W_INIT-Write=to=write spacing control,41,6,Hex,2,DFM_DFM_SLOT_CTL0_HELP,
T,W2R_INIT-Write=to=read spacing control,47,6,Hex,2,DFM_DFM_SLOT_CTL0_HELP,
T,R2W_INIT-Read=to=write spacing control,53,6,Hex,2,DFM_DFM_SLOT_CTL0_HELP,
T,R2R_INIT-Read=to=read spacing control,59,6,Hex,2,DFM_DFM_SLOT_CTL0_HELP,

(DFM_SLOT_CTL1),5,DFM Slot Control1,DFM,DFM_DFM_SLOT_CTL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DFM_DFM_SLOT_CTL1_HELP,
T,W2W_XRANK_INIT-Write=to=write spacing control,41,6,Hex,2,DFM_DFM_SLOT_CTL1_HELP,
T,W2R_XRANK_INIT-Write=to=read spacing control,47,6,Hex,2,DFM_DFM_SLOT_CTL1_HELP,
T,R2W_XRANK_INIT-Read=to=write spacing control,53,6,Hex,2,DFM_DFM_SLOT_CTL1_HELP,
T,R2R_XRANK_INIT-Read=to=read spacing control,59,6,Hex,2,DFM_DFM_SLOT_CTL1_HELP,

(DFM_TIMING_PARAMS0),12,Type=RSL,DFM,DFM_DFM_TIMING_PARAMS0_HELP
T,Reserved-Reserved,1,17,Hex,5,DFM_DFM_TIMING_PARAMS0_HELP,
O,TRP_EXT-Indicates tRP constraints.,Enable,Disable,18,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TCKSRE-Indicates tCKSRE constraints.,19,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TRP-Indicates tRP constraints.,23,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TZQINIT-Indicates tZQINIT constraints.,27,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TDLLK-Indicates tDLLk constraints.,31,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TMOD-Indicates tMOD constraints.,35,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TMRD-Indicates tMRD constraints.,39,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TXPR-Indicates tXPR constraints.,43,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TCKE-Indicates tCKE constraints.,47,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,TZQCS-Indicates tZQCS constraints.,51,4,Hex,1,DFM_DFM_TIMING_PARAMS0_HELP,
T,Reserved-Reserved,55,10,Hex,3,DFM_DFM_TIMING_PARAMS0_HELP,

(DFM_TIMING_PARAMS1),13,Type=RSL,DFM,DFM_DFM_TIMING_PARAMS1_HELP
T,Reserved-Reserved,1,17,Hex,5,DFM_DFM_TIMING_PARAMS1_HELP,
O,TRAS_EXT-Indicates tRAS constraints.,Enable,Disable,18,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TXPDLL-Indicates tXPDLL constraints.,19,5,Hex,2,DFM_DFM_TIMING_PARAMS1_HELP,
T,TFAW-Indicates tFAW constraints.,24,5,Hex,2,DFM_DFM_TIMING_PARAMS1_HELP,
T,TWLDQSEN-Indicates tWLDQSEN constraints.,29,4,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TWLMRD-Indicates tWLMRD constraints.,33,4,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TXP-Indicates tXP constraints.,37,3,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TRRD-Indicates tRRD constraints.,40,3,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TRFC-Indicates tRFC constraints.,43,5,Hex,2,DFM_DFM_TIMING_PARAMS1_HELP,
T,TWTR-Indicates tWTR constraints.,48,4,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TRCD-Indicates tRCD constraints.,52,4,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,
T,TRAS-Indicates tRAS constraints.,56,5,Hex,2,DFM_DFM_TIMING_PARAMS1_HELP,
T,TMPRR-Indicates tMPRR constraints.,61,4,Hex,1,DFM_DFM_TIMING_PARAMS1_HELP,

(DFM_WLEVEL_CTL),6,Type=RSL,DFM,DFM_DFM_WLEVEL_CTL_HELP
T,Reserved-Reserved,1,42,Hex,11,DFM_DFM_WLEVEL_CTL_HELP,
T,RTT_NOM-RTT_NOM,43,3,Hex,1,DFM_DFM_WLEVEL_CTL_HELP,
T,BITMASK-Mask to select bit lanes on which write=leveling,46,8,Hex,2,DFM_DFM_WLEVEL_CTL_HELP,
O,OR_DIS-Disable or'ing of bits in a byte lane when computing,Enable,Disable,54,1,DFM_DFM_WLEVEL_CTL_HELP,
O,SSET-Run write=leveling on the current setting only.,Enable,Disable,55,1,DFM_DFM_WLEVEL_CTL_HELP,
T,LANEMASK-One=hot mask to select byte lane to be leveled by,56,9,Hex,3,DFM_DFM_WLEVEL_CTL_HELP,

(DFM_WLEVEL_DBG),3,Type=RSL,DFM,DFM_DFM_WLEVEL_DBG_HELP
T,Reserved-Reserved,1,52,Hex,13,DFM_DFM_WLEVEL_DBG_HELP,
T,BITMASK-Bitmask generated during deskew settings sweep,53,8,Hex,2,DFM_DFM_WLEVEL_DBG_HELP,
T,BYTE-0 <= BYTE <= 8,61,4,Hex,1,DFM_DFM_WLEVEL_DBG_HELP,

(DFM_WLEVEL_RANK0),5,Type=RSL,DFM,DFM_DFM_WLEVEL_RANK0_HELP
T,Reserved-Reserved,1,17,Hex,5,DFM_DFM_WLEVEL_RANK0_HELP,
T,STATUS-Indicates status of the write=leveling and where,18,2,Hex,1,DFM_DFM_WLEVEL_RANK0_HELP,
T,Reserved-Reserved,20,35,Hex,9,DFM_DFM_WLEVEL_RANK0_HELP,
T,BYTE1-Deskew setting,55,5,Hex,2,DFM_DFM_WLEVEL_RANK0_HELP,
T,BYTE0-Deskew setting,60,5,Hex,2,DFM_DFM_WLEVEL_RANK0_HELP,

(DFM_WLEVEL_RANK1),5,Type=RSL,DFM,DFM_DFM_WLEVEL_RANK1_HELP
T,Reserved-Reserved,1,17,Hex,5,DFM_DFM_WLEVEL_RANK1_HELP,
T,STATUS-Indicates status of the write=leveling and where,18,2,Hex,1,DFM_DFM_WLEVEL_RANK1_HELP,
T,Reserved-Reserved,20,35,Hex,9,DFM_DFM_WLEVEL_RANK1_HELP,
T,BYTE1-Deskew setting,55,5,Hex,2,DFM_DFM_WLEVEL_RANK1_HELP,
T,BYTE0-Deskew setting,60,5,Hex,2,DFM_DFM_WLEVEL_RANK1_HELP,

(DFM_WODT_MASK),8,DFM Write OnDieTermination mask,DFM,DFM_DFM_WODT_MASK_HELP
T,WODT_D3_R1-Not used by DFM.,1,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D3_R0-Not used by DFM.,9,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D2_R1-Not used by DFM.,17,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D2_R0-Not used by DFM.,25,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D1_R1-Not used by DFM.,33,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D1_R0-Not used by DFM.,41,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D0_R1-Write ODT mask RANK1,49,8,Hex,2,DFM_DFM_WODT_MASK_HELP,
T,WODT_D0_R0-Write ODT mask RANK0,57,8,Hex,2,DFM_DFM_WODT_MASK_HELP,

(DPI_BIST_STATUS),2,Type=NCB,DPI,DPI_DPI_BIST_STATUS_HELP
T,Reserved-Reserved,1,17,Hex,5,DPI_DPI_BIST_STATUS_HELP,
T,BIST-BIST Results.,18,47,Hex,12,DPI_DPI_BIST_STATUS_HELP,

(DPI_CTL),3,Type=NCB,DPI,DPI_DPI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,DPI_DPI_CTL_HELP,
O,CLK-Status bit that indicates that the clks are running,Enable,Disable,63,1,DPI_DPI_CTL_HELP,
O,EN-Turns on the DMA and Packet state machines,Enable,Disable,64,1,DPI_DPI_CTL_HELP,

(DPI_DMA0_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA0_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA0_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA0_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA0_COUNTS_HELP,

(DPI_DMA1_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA1_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA1_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA1_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA1_COUNTS_HELP,

(DPI_DMA2_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA2_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA2_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA2_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA2_COUNTS_HELP,

(DPI_DMA3_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA3_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA3_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA3_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA3_COUNTS_HELP,

(DPI_DMA4_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA4_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA4_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA4_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA4_COUNTS_HELP,

(DPI_DMA5_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA5_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA5_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA5_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA5_COUNTS_HELP,

(DPI_DMA6_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA6_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA6_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA6_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA6_COUNTS_HELP,

(DPI_DMA7_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA7_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA7_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA7_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA7_COUNTS_HELP,

(DPI_DMA0_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA0_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA0_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA0_DBELL_HELP,

(DPI_DMA1_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA1_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA1_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA1_DBELL_HELP,

(DPI_DMA2_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA2_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA2_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA2_DBELL_HELP,

(DPI_DMA3_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA3_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA3_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA3_DBELL_HELP,

(DPI_DMA4_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA4_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA4_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA4_DBELL_HELP,

(DPI_DMA5_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA5_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA5_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA5_DBELL_HELP,

(DPI_DMA6_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA6_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA6_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA6_DBELL_HELP,

(DPI_DMA7_DBELL),2,[0..7] = DMA Door Bell,DPI,DPI_DPI_DMA7_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA7_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA7_DBELL_HELP,

(DPI_DMA0_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA0_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA0_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA0_ERR_RSP_STATUS_HELP,

(DPI_DMA1_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA1_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA1_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA1_ERR_RSP_STATUS_HELP,

(DPI_DMA2_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA2_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA2_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA2_ERR_RSP_STATUS_HELP,

(DPI_DMA3_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA3_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA3_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA3_ERR_RSP_STATUS_HELP,

(DPI_DMA4_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA4_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA4_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA4_ERR_RSP_STATUS_HELP,

(DPI_DMA5_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA5_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA5_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA5_ERR_RSP_STATUS_HELP,

(DPI_DMA6_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA6_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA6_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA6_ERR_RSP_STATUS_HELP,

(DPI_DMA7_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA7_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA7_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA7_ERR_RSP_STATUS_HELP,

(DPI_DMA0_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA0_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA0_IBUFF_SADDR_HELP,

(DPI_DMA1_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA1_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA1_IBUFF_SADDR_HELP,

(DPI_DMA2_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA2_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA2_IBUFF_SADDR_HELP,

(DPI_DMA3_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA3_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA3_IBUFF_SADDR_HELP,

(DPI_DMA4_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA4_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA4_IBUFF_SADDR_HELP,

(DPI_DMA5_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA5_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA5_IBUFF_SADDR_HELP,

(DPI_DMA6_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA6_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA6_IBUFF_SADDR_HELP,

(DPI_DMA7_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA7_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA7_IBUFF_SADDR_HELP,

(DPI_DMA0_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA0_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA0_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA0_IFLIGHT_HELP,

(DPI_DMA1_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA1_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA1_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA1_IFLIGHT_HELP,

(DPI_DMA2_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA2_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA2_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA2_IFLIGHT_HELP,

(DPI_DMA3_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA3_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA3_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA3_IFLIGHT_HELP,

(DPI_DMA4_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA4_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA4_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA4_IFLIGHT_HELP,

(DPI_DMA5_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA5_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA5_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA5_IFLIGHT_HELP,

(DPI_DMA6_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA6_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA6_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA6_IFLIGHT_HELP,

(DPI_DMA7_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA7_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA7_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA7_IFLIGHT_HELP,

(DPI_DMA0_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA0_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA0_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA0_NADDR_HELP,

(DPI_DMA1_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA1_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA1_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA1_NADDR_HELP,

(DPI_DMA2_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA2_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA2_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA2_NADDR_HELP,

(DPI_DMA3_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA3_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA3_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA3_NADDR_HELP,

(DPI_DMA4_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA4_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA4_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA4_NADDR_HELP,

(DPI_DMA5_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA5_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA5_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA5_NADDR_HELP,

(DPI_DMA6_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA6_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA6_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA6_NADDR_HELP,

(DPI_DMA7_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA7_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA7_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA7_NADDR_HELP,

(DPI_DMA0_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA0_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA0_REQBNK0_HELP,

(DPI_DMA1_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA1_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA1_REQBNK0_HELP,

(DPI_DMA2_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA2_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA2_REQBNK0_HELP,

(DPI_DMA3_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA3_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA3_REQBNK0_HELP,

(DPI_DMA4_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA4_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA4_REQBNK0_HELP,

(DPI_DMA5_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA5_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA5_REQBNK0_HELP,

(DPI_DMA6_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA6_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA6_REQBNK0_HELP,

(DPI_DMA7_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA7_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA7_REQBNK0_HELP,

(DPI_DMA0_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA0_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA0_REQBNK1_HELP,

(DPI_DMA1_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA1_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA1_REQBNK1_HELP,

(DPI_DMA2_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA2_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA2_REQBNK1_HELP,

(DPI_DMA3_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA3_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA3_REQBNK1_HELP,

(DPI_DMA4_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA4_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA4_REQBNK1_HELP,

(DPI_DMA5_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA5_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA5_REQBNK1_HELP,

(DPI_DMA6_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA6_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA6_REQBNK1_HELP,

(DPI_DMA7_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA7_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA7_REQBNK1_HELP,

(DPI_DMA_CONTROL),19,DMA Control Register,DPI,DPI_DPI_DMA_CONTROL_HELP
T,Reserved-Reserved,1,3,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
O,PKT_EN1-Enables the 2nd packet interface.,Enable,Disable,4,1,DPI_DPI_DMA_CONTROL_HELP,
O,FFP_DIS-Force forward progress disable,Enable,Disable,5,1,DPI_DPI_DMA_CONTROL_HELP,
O,COMMIT_MODE-DMA Engine Commit Mode,Enable,Disable,6,1,DPI_DPI_DMA_CONTROL_HELP,
O,PKT_HP-High=Priority Mode for Packet Interface.,Enable,Disable,7,1,DPI_DPI_DMA_CONTROL_HELP,
O,PKT_EN-Enables 1st the packet interface.,Enable,Disable,8,1,DPI_DPI_DMA_CONTROL_HELP,
T,Reserved-Reserved,9,2,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
T,DMA_ENB-DMA engine enable. Enables the operation of the,11,6,Hex,2,DPI_DPI_DMA_CONTROL_HELP,
T,Reserved-Reserved,17,14,Hex,4,DPI_DPI_DMA_CONTROL_HELP,
O,B0_LEND-When set '1' and the DPI is in the mode to write,Enable,Disable,31,1,DPI_DPI_DMA_CONTROL_HELP,
O,DWB_DENB-When set '1' DPI will send a value in the DWB,Enable,Disable,32,1,DPI_DPI_DMA_CONTROL_HELP,
T,DWB_ICHK-When Instruction Chunks for DMA operations are,33,9,Hex,3,DPI_DPI_DMA_CONTROL_HELP,
T,FPA_QUE-The FPA queue that the instruction=chunk page will,42,3,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_ADD1-When set '1' 1 will be added to the SLI_DMAX_CNT,Enable,Disable,45,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_RO-Relaxed Ordering Mode for DMA.,Enable,Disable,46,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_NS-Nosnoop For DMA.,Enable,Disable,47,1,DPI_DPI_DMA_CONTROL_HELP,
T,O_ES-Endian Swap Mode for DMA.,48,2,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_MODE-Select PCI_POINTER MODE to be used.,Enable,Disable,50,1,DPI_DPI_DMA_CONTROL_HELP,
T,Reserved-Reserved,51,14,Hex,4,DPI_DPI_DMA_CONTROL_HELP,

(DPI_DMA_ENG0_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG0_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG0_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG0_EN_HELP,

(DPI_DMA_ENG1_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG1_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG1_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG1_EN_HELP,

(DPI_DMA_ENG2_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG2_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG2_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG2_EN_HELP,

(DPI_DMA_ENG3_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG3_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG3_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG3_EN_HELP,

(DPI_DMA_ENG4_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG4_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG4_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG4_EN_HELP,

(DPI_DMA_ENG5_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG5_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG5_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG5_EN_HELP,

(DPI_ENG0_BUF),5,Type=NCB,DPI,DPI_DPI_ENG0_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG0_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG0_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG0_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG0_BUF_HELP,
T,BLKS-The size of the engine fifo,61,4,Hex,1,DPI_DPI_ENG0_BUF_HELP,

(DPI_ENG1_BUF),5,Type=NCB,DPI,DPI_DPI_ENG1_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG1_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG1_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG1_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG1_BUF_HELP,
T,BLKS-The size of the engine fifo,61,4,Hex,1,DPI_DPI_ENG1_BUF_HELP,

(DPI_ENG2_BUF),5,Type=NCB,DPI,DPI_DPI_ENG2_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG2_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG2_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG2_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG2_BUF_HELP,
T,BLKS-The size of the engine fifo,61,4,Hex,1,DPI_DPI_ENG2_BUF_HELP,

(DPI_ENG3_BUF),5,Type=NCB,DPI,DPI_DPI_ENG3_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG3_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG3_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG3_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG3_BUF_HELP,
T,BLKS-The size of the engine fifo,61,4,Hex,1,DPI_DPI_ENG3_BUF_HELP,

(DPI_ENG4_BUF),5,Type=NCB,DPI,DPI_DPI_ENG4_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG4_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG4_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG4_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG4_BUF_HELP,
T,BLKS-The size of the engine fifo,61,4,Hex,1,DPI_DPI_ENG4_BUF_HELP,

(DPI_ENG5_BUF),5,Type=NCB,DPI,DPI_DPI_ENG5_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG5_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG5_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG5_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG5_BUF_HELP,
T,BLKS-The size of the engine fifo,61,4,Hex,1,DPI_DPI_ENG5_BUF_HELP,

(DPI_INFO_REG),5,Type=NCB,DPI,DPI_DPI_INFO_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_INFO_REG_HELP,
T,FFP-Force Forward Progress Indicator,57,4,Hex,1,DPI_DPI_INFO_REG_HELP,
T,Reserved-Reserved,61,2,Hex,1,DPI_DPI_INFO_REG_HELP,
O,NCB-NCB Register Access,Enable,Disable,63,1,DPI_DPI_INFO_REG_HELP,
O,RSL-RSL Register Access,Enable,Disable,64,1,DPI_DPI_INFO_REG_HELP,

(DPI_INT_EN),17,Type=NCB,DPI,DPI_DPI_INT_EN_HELP
T,Reserved-Reserved,1,36,Hex,9,DPI_DPI_INT_EN_HELP,
O,SPRT3_RST-DMA instruction was dropped because the source or,Enable,Disable,37,1,DPI_DPI_INT_EN_HELP,
O,SPRT2_RST-DMA instruction was dropped because the source or,Enable,Disable,38,1,DPI_DPI_INT_EN_HELP,
O,SPRT1_RST-DMA instruction was dropped because the source or,Enable,Disable,39,1,DPI_DPI_INT_EN_HELP,
O,SPRT0_RST-DMA instruction was dropped because the source or,Enable,Disable,40,1,DPI_DPI_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,DPI_DPI_INT_EN_HELP,
O,REQ_BADFIL-DMA instruction unexpected fill,Enable,Disable,42,1,DPI_DPI_INT_EN_HELP,
O,REQ_INULL-DMA instruction filled with NULL pointer,Enable,Disable,43,1,DPI_DPI_INT_EN_HELP,
O,REQ_ANULL-DMA instruction filled with bad instruction,Enable,Disable,44,1,DPI_DPI_INT_EN_HELP,
O,REQ_UNDFLW-DMA instruction FIFO underflow,Enable,Disable,45,1,DPI_DPI_INT_EN_HELP,
O,REQ_OVRFLW-DMA instruction FIFO overflow,Enable,Disable,46,1,DPI_DPI_INT_EN_HELP,
O,REQ_BADLEN-DMA instruction fetch with length,Enable,Disable,47,1,DPI_DPI_INT_EN_HELP,
O,REQ_BADADR-DMA instruction fetch with bad pointer,Enable,Disable,48,1,DPI_DPI_INT_EN_HELP,
T,DMADBO-DMAx doorbell overflow.,49,8,Hex,2,DPI_DPI_INT_EN_HELP,
T,Reserved-Reserved,57,6,Hex,2,DPI_DPI_INT_EN_HELP,
O,NFOVR-CSR Fifo Overflow,Enable,Disable,63,1,DPI_DPI_INT_EN_HELP,
O,NDERR-NCB Decode Error,Enable,Disable,64,1,DPI_DPI_INT_EN_HELP,

(DPI_INT_REG),17,Type=NCB,DPI,DPI_DPI_INT_REG_HELP
T,Reserved-Reserved,1,36,Hex,9,DPI_DPI_INT_REG_HELP,
O,SPRT3_RST-DMA instruction was dropped because the source or,Enable,Disable,37,1,DPI_DPI_INT_REG_HELP,
O,SPRT2_RST-DMA instruction was dropped because the source or,Enable,Disable,38,1,DPI_DPI_INT_REG_HELP,
O,SPRT1_RST-DMA instruction was dropped because the source or,Enable,Disable,39,1,DPI_DPI_INT_REG_HELP,
O,SPRT0_RST-DMA instruction was dropped because the source or,Enable,Disable,40,1,DPI_DPI_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,DPI_DPI_INT_REG_HELP,
O,REQ_BADFIL-DMA instruction unexpected fill,Enable,Disable,42,1,DPI_DPI_INT_REG_HELP,
O,REQ_INULL-DMA instruction filled with NULL pointer,Enable,Disable,43,1,DPI_DPI_INT_REG_HELP,
O,REQ_ANULL-DMA instruction filled with bad instruction,Enable,Disable,44,1,DPI_DPI_INT_REG_HELP,
O,REQ_UNDFLW-DMA instruction FIFO underflow,Enable,Disable,45,1,DPI_DPI_INT_REG_HELP,
O,REQ_OVRFLW-DMA instruction FIFO overflow,Enable,Disable,46,1,DPI_DPI_INT_REG_HELP,
O,REQ_BADLEN-DMA instruction fetch with length,Enable,Disable,47,1,DPI_DPI_INT_REG_HELP,
O,REQ_BADADR-DMA instruction fetch with bad pointer,Enable,Disable,48,1,DPI_DPI_INT_REG_HELP,
T,DMADBO-DMAx doorbell overflow.,49,8,Hex,2,DPI_DPI_INT_REG_HELP,
T,Reserved-Reserved,57,6,Hex,2,DPI_DPI_INT_REG_HELP,
O,NFOVR-CSR Fifo Overflow,Enable,Disable,63,1,DPI_DPI_INT_REG_HELP,
O,NDERR-NCB Decode Error,Enable,Disable,64,1,DPI_DPI_INT_REG_HELP,

(DPI_NCB0_CFG),2,Type=NCB,DPI,DPI_DPI_NCB0_CFG_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_NCB0_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,59,6,Hex,2,DPI_DPI_NCB0_CFG_HELP,

(DPI_PINT_INFO),4,DPI Packet Interrupt Info,DPI,DPI_DPI_PINT_INFO_HELP
T,Reserved-Reserved,1,50,Hex,13,DPI_DPI_PINT_INFO_HELP,
T,IINFO-Packet Instruction Doorbell count overflow info,51,6,Hex,2,DPI_DPI_PINT_INFO_HELP,
T,Reserved-Reserved,57,2,Hex,1,DPI_DPI_PINT_INFO_HELP,
T,SINFO-Packet Scatterlist Doorbell count overflow info,59,6,Hex,2,DPI_DPI_PINT_INFO_HELP,

(DPI_PKT_ERR_RSP),2,Type=NCB,DPI,DPI_DPI_PKT_ERR_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DPI_DPI_PKT_ERR_RSP_HELP,
O,PKTERR-Indicates that an ErrorResponse was received from,Enable,Disable,64,1,DPI_DPI_PKT_ERR_RSP_HELP,

(DPI_REQ_ERR_RSP),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RSP_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RSP_HELP,
T,QERR-Indicates which instruction queue received an,57,8,Hex,2,DPI_DPI_REQ_ERR_RSP_HELP,

(DPI_REQ_ERR_RSP_EN),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RSP_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RSP_EN_HELP,
T,EN-Indicates which instruction queues should stop,57,8,Hex,2,DPI_DPI_REQ_ERR_RSP_EN_HELP,

(DPI_REQ_ERR_RST),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RST_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RST_HELP,
T,QERR-Indicates which instruction queue dropped an,57,8,Hex,2,DPI_DPI_REQ_ERR_RST_HELP,

(DPI_REQ_ERR_RST_EN),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RST_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RST_EN_HELP,
T,EN-Indicates which instruction queues should stop,57,8,Hex,2,DPI_DPI_REQ_ERR_RST_EN_HELP,

(DPI_REQ_ERR_SKIP_COMP),4,Type=NCB,DPI,DPI_DPI_REQ_ERR_SKIP_COMP_HELP
T,Reserved-Reserved,1,40,Hex,10,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,
T,EN_RST-Indicates which instruction queue should skip the,41,8,Hex,2,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,
T,Reserved-Reserved,49,8,Hex,2,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,
T,EN_RSP-Indicates which instruction queue should skip the,57,8,Hex,2,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,

(DPI_REQ_GBL_EN),2,Type=NCB,DPI,DPI_DPI_REQ_GBL_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_GBL_EN_HELP,
T,QEN-Indicates which instruction queues are enabled and,57,8,Hex,2,DPI_DPI_REQ_GBL_EN_HELP,

(DPI_SLI_PRT0_CFG),13,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT0_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT0_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,QLM_CFG-QLM_CFG is a function of MIO_QLMx_CFG[QLM_CFG],41,4,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,Reserved-Reserved,45,3,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT0_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,

(DPI_SLI_PRT1_CFG),13,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT1_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT1_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,QLM_CFG-QLM_CFG is a function of MIO_QLMx_CFG[QLM_CFG],41,4,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,Reserved-Reserved,45,3,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT1_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,

(DPI_SLI_PRT2_CFG),13,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT2_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT2_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,QLM_CFG-QLM_CFG is a function of MIO_QLMx_CFG[QLM_CFG],41,4,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,Reserved-Reserved,45,3,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT2_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,

(DPI_SLI_PRT3_CFG),13,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT3_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT3_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT3_CFG_HELP,
T,QLM_CFG-QLM_CFG is a function of MIO_QLMx_CFG[QLM_CFG],41,4,Hex,1,DPI_DPI_SLI_PRT3_CFG_HELP,
T,Reserved-Reserved,45,3,Hex,1,DPI_DPI_SLI_PRT3_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT3_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT3_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT3_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT3_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT3_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT3_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT3_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT3_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT3_CFG_HELP,

(DPI_SLI_PRT0_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT0_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT0_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT0_ERR_HELP,

(DPI_SLI_PRT1_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT1_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT1_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT1_ERR_HELP,

(DPI_SLI_PRT2_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT2_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT2_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT2_ERR_HELP,

(DPI_SLI_PRT3_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT3_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT3_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT3_ERR_HELP,

(DPI_SLI_PRT0_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT0_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,

(DPI_SLI_PRT1_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT1_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,

(DPI_SLI_PRT2_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT2_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,

(DPI_SLI_PRT3_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT3_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT3_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT3_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT3_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT3_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT3_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT3_ERR_INFO_HELP,

(FPA_ADDR_RANGE_ERROR),3,Space here reserved,FPA,FPA_FPA_ADDR_RANGE_ERROR_HELP
T,Reserved-Reserved,1,26,Hex,7,FPA_FPA_ADDR_RANGE_ERROR_HELP,
T,POOL-Pool address sent to.,27,5,Hex,2,FPA_FPA_ADDR_RANGE_ERROR_HELP,
T,ADDR-Failing address.,32,33,Hex,9,FPA_FPA_ADDR_RANGE_ERROR_HELP,

(FPA_BIST_STATUS),6,BIST Status of FPA Memories,FPA,FPA_FPA_BIST_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,FPA_FPA_BIST_STATUS_HELP,
O,FRD-fpa_frd  memory bist status.,Enable,Disable,60,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF0-fpa_fpf0 memory bist status.,Enable,Disable,61,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF1-fpa_fpf1 memory bist status.,Enable,Disable,62,1,FPA_FPA_BIST_STATUS_HELP,
O,FFR-fpa_ffr  memory bist status.,Enable,Disable,63,1,FPA_FPA_BIST_STATUS_HELP,
O,FDR-fpa_fdr  memory bist status.,Enable,Disable,64,1,FPA_FPA_BIST_STATUS_HELP,

(FPA_CTL_STATUS),10,FPA's Control/Status Register,FPA,FPA_FPA_CTL_STATUS_HELP
T,Reserved-Reserved,1,43,Hex,11,FPA_FPA_CTL_STATUS_HELP,
O,FREE_EN-Enables the setting of the INT_SUM_[FREE*] bits.,Enable,Disable,44,1,FPA_FPA_CTL_STATUS_HELP,
O,RET_OFF-When set NCB devices returning pointer will be,Enable,Disable,45,1,FPA_FPA_CTL_STATUS_HELP,
O,REQ_OFF-When set NCB devices requesting pointers will be,Enable,Disable,46,1,FPA_FPA_CTL_STATUS_HELP,
O,RESET-When set causes a reset of the FPA with the,Enable,Disable,47,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_LDT-When clear '0' the FPA will use LDT to load,Enable,Disable,48,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_STT-When clear '0' the FPA will use STT to store,Enable,Disable,49,1,FPA_FPA_CTL_STATUS_HELP,
O,ENB-Must be set to 1 AFTER writing all config registers,Enable,Disable,50,1,FPA_FPA_CTL_STATUS_HELP,
T,MEM1_ERR-Causes a flip of the ECC bit associated 38:32,51,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,
T,MEM0_ERR-Causes a flip of the ECC bit associated 38:32,58,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,

(FPA_FPF1_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF1_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF1_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF1_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF1_MARKS_HELP,

(FPA_FPF2_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF2_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF2_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF2_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF2_MARKS_HELP,

(FPA_FPF3_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF3_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF3_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF3_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF3_MARKS_HELP,

(FPA_FPF4_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF4_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF4_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF4_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF4_MARKS_HELP,

(FPA_FPF5_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF5_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF5_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF5_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF5_MARKS_HELP,

(FPA_FPF6_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF6_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF6_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF6_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF6_MARKS_HELP,

(FPA_FPF7_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF7_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF7_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF7_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF7_MARKS_HELP,

(FPA_FPF1_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF1_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF1_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF1_SIZE_HELP,

(FPA_FPF2_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF2_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF2_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF2_SIZE_HELP,

(FPA_FPF3_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF3_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF3_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF3_SIZE_HELP,

(FPA_FPF4_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF4_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF4_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF4_SIZE_HELP,

(FPA_FPF5_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF5_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF5_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF5_SIZE_HELP,

(FPA_FPF6_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF6_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF6_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF6_SIZE_HELP,

(FPA_FPF7_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF7_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF7_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF7_SIZE_HELP,

(FPA_FPF0_MARKS),3,FPA's Queue 0 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF0_MARKS_HELP
T,Reserved-Reserved,1,40,Hex,10,FPA_FPA_FPF0_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,41,12,Hex,3,FPA_FPA_FPF0_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,53,12,Hex,3,FPA_FPA_FPF0_MARKS_HELP,

(FPA_FPF0_SIZE),2,FPA's Queue 0 Free Page FIFO Size,FPA,FPA_FPA_FPF0_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,FPA_FPA_FPF0_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,53,12,Hex,3,FPA_FPA_FPF0_SIZE_HELP,

(FPA_INT_ENB),47,FPA's Interrupt Enable,FPA,FPA_FPA_INT_ENB_HELP
T,Reserved-Reserved,1,14,Hex,4,FPA_FPA_INT_ENB_HELP,
O,PADDR_E-When set (1) and bit 49 of the FPA_INT_SUM,Enable,Disable,15,1,FPA_FPA_INT_ENB_HELP,
T,RES_44-Reserved,16,5,Hex,2,FPA_FPA_INT_ENB_HELP,
O,FREE7-When set (1) and bit 43 of the FPA_INT_SUM,Enable,Disable,21,1,FPA_FPA_INT_ENB_HELP,
O,FREE6-When set (1) and bit 42 of the FPA_INT_SUM,Enable,Disable,22,1,FPA_FPA_INT_ENB_HELP,
O,FREE5-When set (1) and bit 41 of the FPA_INT_SUM,Enable,Disable,23,1,FPA_FPA_INT_ENB_HELP,
O,FREE4-When set (1) and bit 40 of the FPA_INT_SUM,Enable,Disable,24,1,FPA_FPA_INT_ENB_HELP,
O,FREE3-When set (1) and bit 39 of the FPA_INT_SUM,Enable,Disable,25,1,FPA_FPA_INT_ENB_HELP,
O,FREE2-When set (1) and bit 38 of the FPA_INT_SUM,Enable,Disable,26,1,FPA_FPA_INT_ENB_HELP,
O,FREE1-When set (1) and bit 37 of the FPA_INT_SUM,Enable,Disable,27,1,FPA_FPA_INT_ENB_HELP,
O,FREE0-When set (1) and bit 36 of the FPA_INT_SUM,Enable,Disable,28,1,FPA_FPA_INT_ENB_HELP,
O,POOL7TH-When set (1) and bit 35 of the FPA_INT_SUM,Enable,Disable,29,1,FPA_FPA_INT_ENB_HELP,
O,POOL6TH-When set (1) and bit 34 of the FPA_INT_SUM,Enable,Disable,30,1,FPA_FPA_INT_ENB_HELP,
O,POOL5TH-When set (1) and bit 33 of the FPA_INT_SUM,Enable,Disable,31,1,FPA_FPA_INT_ENB_HELP,
O,POOL4TH-When set (1) and bit 32 of the FPA_INT_SUM,Enable,Disable,32,1,FPA_FPA_INT_ENB_HELP,
O,POOL3TH-When set (1) and bit 31 of the FPA_INT_SUM,Enable,Disable,33,1,FPA_FPA_INT_ENB_HELP,
O,POOL2TH-When set (1) and bit 30 of the FPA_INT_SUM,Enable,Disable,34,1,FPA_FPA_INT_ENB_HELP,
O,POOL1TH-When set (1) and bit 29 of the FPA_INT_SUM,Enable,Disable,35,1,FPA_FPA_INT_ENB_HELP,
O,POOL0TH-When set (1) and bit 28 of the FPA_INT_SUM,Enable,Disable,36,1,FPA_FPA_INT_ENB_HELP,
O,Q7_PERR-When set (1) and bit 27 of the FPA_INT_SUM,Enable,Disable,37,1,FPA_FPA_INT_ENB_HELP,
O,Q7_COFF-When set (1) and bit 26 of the FPA_INT_SUM,Enable,Disable,38,1,FPA_FPA_INT_ENB_HELP,
O,Q7_UND-When set (1) and bit 25 of the FPA_INT_SUM,Enable,Disable,39,1,FPA_FPA_INT_ENB_HELP,
O,Q6_PERR-When set (1) and bit 24 of the FPA_INT_SUM,Enable,Disable,40,1,FPA_FPA_INT_ENB_HELP,
O,Q6_COFF-When set (1) and bit 23 of the FPA_INT_SUM,Enable,Disable,41,1,FPA_FPA_INT_ENB_HELP,
O,Q6_UND-When set (1) and bit 22 of the FPA_INT_SUM,Enable,Disable,42,1,FPA_FPA_INT_ENB_HELP,
O,Q5_PERR-When set (1) and bit 21 of the FPA_INT_SUM,Enable,Disable,43,1,FPA_FPA_INT_ENB_HELP,
O,Q5_COFF-When set (1) and bit 20 of the FPA_INT_SUM,Enable,Disable,44,1,FPA_FPA_INT_ENB_HELP,
O,Q5_UND-When set (1) and bit 19 of the FPA_INT_SUM,Enable,Disable,45,1,FPA_FPA_INT_ENB_HELP,
O,Q4_PERR-When set (1) and bit 18 of the FPA_INT_SUM,Enable,Disable,46,1,FPA_FPA_INT_ENB_HELP,
O,Q4_COFF-When set (1) and bit 17 of the FPA_INT_SUM,Enable,Disable,47,1,FPA_FPA_INT_ENB_HELP,
O,Q4_UND-When set (1) and bit 16 of the FPA_INT_SUM,Enable,Disable,48,1,FPA_FPA_INT_ENB_HELP,
O,Q3_PERR-When set (1) and bit 15 of the FPA_INT_SUM,Enable,Disable,49,1,FPA_FPA_INT_ENB_HELP,
O,Q3_COFF-When set (1) and bit 14 of the FPA_INT_SUM,Enable,Disable,50,1,FPA_FPA_INT_ENB_HELP,
O,Q3_UND-When set (1) and bit 13 of the FPA_INT_SUM,Enable,Disable,51,1,FPA_FPA_INT_ENB_HELP,
O,Q2_PERR-When set (1) and bit 12 of the FPA_INT_SUM,Enable,Disable,52,1,FPA_FPA_INT_ENB_HELP,
O,Q2_COFF-When set (1) and bit 11 of the FPA_INT_SUM,Enable,Disable,53,1,FPA_FPA_INT_ENB_HELP,
O,Q2_UND-When set (1) and bit 10 of the FPA_INT_SUM,Enable,Disable,54,1,FPA_FPA_INT_ENB_HELP,
O,Q1_PERR-When set (1) and bit 9 of the FPA_INT_SUM,Enable,Disable,55,1,FPA_FPA_INT_ENB_HELP,
O,Q1_COFF-When set (1) and bit 8 of the FPA_INT_SUM,Enable,Disable,56,1,FPA_FPA_INT_ENB_HELP,
O,Q1_UND-When set (1) and bit 7 of the FPA_INT_SUM,Enable,Disable,57,1,FPA_FPA_INT_ENB_HELP,
O,Q0_PERR-When set (1) and bit 6 of the FPA_INT_SUM,Enable,Disable,58,1,FPA_FPA_INT_ENB_HELP,
O,Q0_COFF-When set (1) and bit 5 of the FPA_INT_SUM,Enable,Disable,59,1,FPA_FPA_INT_ENB_HELP,
O,Q0_UND-When set (1) and bit 4 of the FPA_INT_SUM,Enable,Disable,60,1,FPA_FPA_INT_ENB_HELP,
O,FED1_DBE-When set (1) and bit 3 of the FPA_INT_SUM,Enable,Disable,61,1,FPA_FPA_INT_ENB_HELP,
O,FED1_SBE-When set (1) and bit 2 of the FPA_INT_SUM,Enable,Disable,62,1,FPA_FPA_INT_ENB_HELP,
O,FED0_DBE-When set (1) and bit 1 of the FPA_INT_SUM,Enable,Disable,63,1,FPA_FPA_INT_ENB_HELP,
O,FED0_SBE-When set (1) and bit 0 of the FPA_INT_SUM,Enable,Disable,64,1,FPA_FPA_INT_ENB_HELP,

(FPA_INT_SUM),47,FPA's Interrupt Summary Register,FPA,FPA_FPA_INT_SUM_HELP
T,Reserved-Reserved,1,14,Hex,4,FPA_FPA_INT_SUM_HELP,
O,PADDR_E-Set when a pointer address does not fall in the,Enable,Disable,15,1,FPA_FPA_INT_SUM_HELP,
T,Reserved-Reserved,16,5,Hex,2,FPA_FPA_INT_SUM_HELP,
O,FREE7-When a pointer for POOL7 is freed bit is set.,Enable,Disable,21,1,FPA_FPA_INT_SUM_HELP,
O,FREE6-When a pointer for POOL6 is freed bit is set.,Enable,Disable,22,1,FPA_FPA_INT_SUM_HELP,
O,FREE5-When a pointer for POOL5 is freed bit is set.,Enable,Disable,23,1,FPA_FPA_INT_SUM_HELP,
O,FREE4-When a pointer for POOL4 is freed bit is set.,Enable,Disable,24,1,FPA_FPA_INT_SUM_HELP,
O,FREE3-When a pointer for POOL3 is freed bit is set.,Enable,Disable,25,1,FPA_FPA_INT_SUM_HELP,
O,FREE2-When a pointer for POOL2 is freed bit is set.,Enable,Disable,26,1,FPA_FPA_INT_SUM_HELP,
O,FREE1-When a pointer for POOL1 is freed bit is set.,Enable,Disable,27,1,FPA_FPA_INT_SUM_HELP,
O,FREE0-When a pointer for POOL0 is freed bit is set.,Enable,Disable,28,1,FPA_FPA_INT_SUM_HELP,
O,POOL7TH-Set when FPA_QUE7_AVAILABLE is equal to,Enable,Disable,29,1,FPA_FPA_INT_SUM_HELP,
O,POOL6TH-Set when FPA_QUE6_AVAILABLE is equal to,Enable,Disable,30,1,FPA_FPA_INT_SUM_HELP,
O,POOL5TH-Set when FPA_QUE5_AVAILABLE is equal to,Enable,Disable,31,1,FPA_FPA_INT_SUM_HELP,
O,POOL4TH-Set when FPA_QUE4_AVAILABLE is equal to,Enable,Disable,32,1,FPA_FPA_INT_SUM_HELP,
O,POOL3TH-Set when FPA_QUE3_AVAILABLE is equal to,Enable,Disable,33,1,FPA_FPA_INT_SUM_HELP,
O,POOL2TH-Set when FPA_QUE2_AVAILABLE is equal to,Enable,Disable,34,1,FPA_FPA_INT_SUM_HELP,
O,POOL1TH-Set when FPA_QUE1_AVAILABLE is equal to,Enable,Disable,35,1,FPA_FPA_INT_SUM_HELP,
O,POOL0TH-Set when FPA_QUE0_AVAILABLE is equal to,Enable,Disable,36,1,FPA_FPA_INT_SUM_HELP,
O,Q7_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,37,1,FPA_FPA_INT_SUM_HELP,
O,Q7_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,38,1,FPA_FPA_INT_SUM_HELP,
O,Q7_UND-Set when a Queue0 page count available goes,Enable,Disable,39,1,FPA_FPA_INT_SUM_HELP,
O,Q6_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,40,1,FPA_FPA_INT_SUM_HELP,
O,Q6_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,41,1,FPA_FPA_INT_SUM_HELP,
O,Q6_UND-Set when a Queue0 page count available goes,Enable,Disable,42,1,FPA_FPA_INT_SUM_HELP,
O,Q5_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,43,1,FPA_FPA_INT_SUM_HELP,
O,Q5_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,44,1,FPA_FPA_INT_SUM_HELP,
O,Q5_UND-Set when a Queue0 page count available goes,Enable,Disable,45,1,FPA_FPA_INT_SUM_HELP,
O,Q4_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,46,1,FPA_FPA_INT_SUM_HELP,
O,Q4_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,47,1,FPA_FPA_INT_SUM_HELP,
O,Q4_UND-Set when a Queue0 page count available goes,Enable,Disable,48,1,FPA_FPA_INT_SUM_HELP,
O,Q3_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,49,1,FPA_FPA_INT_SUM_HELP,
O,Q3_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,50,1,FPA_FPA_INT_SUM_HELP,
O,Q3_UND-Set when a Queue0 page count available goes,Enable,Disable,51,1,FPA_FPA_INT_SUM_HELP,
O,Q2_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,52,1,FPA_FPA_INT_SUM_HELP,
O,Q2_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,53,1,FPA_FPA_INT_SUM_HELP,
O,Q2_UND-Set when a Queue0 page count available goes,Enable,Disable,54,1,FPA_FPA_INT_SUM_HELP,
O,Q1_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,55,1,FPA_FPA_INT_SUM_HELP,
O,Q1_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,56,1,FPA_FPA_INT_SUM_HELP,
O,Q1_UND-Set when a Queue0 page count available goes,Enable,Disable,57,1,FPA_FPA_INT_SUM_HELP,
O,Q0_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,58,1,FPA_FPA_INT_SUM_HELP,
O,Q0_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,59,1,FPA_FPA_INT_SUM_HELP,
O,Q0_UND-Set when a Queue0 page count available goes,Enable,Disable,60,1,FPA_FPA_INT_SUM_HELP,
O,FED1_DBE-Set when a Double Bit Error is detected in FPF1.,Enable,Disable,61,1,FPA_FPA_INT_SUM_HELP,
O,FED1_SBE-Set when a Single Bit Error is detected in FPF1.,Enable,Disable,62,1,FPA_FPA_INT_SUM_HELP,
O,FED0_DBE-Set when a Double Bit Error is detected in FPF0.,Enable,Disable,63,1,FPA_FPA_INT_SUM_HELP,
O,FED0_SBE-Set when a Single Bit Error is detected in FPF0.,Enable,Disable,64,1,FPA_FPA_INT_SUM_HELP,

(FPA_PACKET_THRESHOLD),2,FPA's Packet Threshold,FPA,FPA_FPA_PACKET_THRESHOLD_HELP
T,Reserved-Reserved,1,32,Hex,8,FPA_FPA_PACKET_THRESHOLD_HELP,
T,THRESH-Packet Threshold.,33,32,Hex,8,FPA_FPA_PACKET_THRESHOLD_HELP,

(FPA_POOL0_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL0_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL0_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL0_END_ADDR_HELP,

(FPA_POOL1_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL1_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL1_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL1_END_ADDR_HELP,

(FPA_POOL2_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL2_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL2_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL2_END_ADDR_HELP,

(FPA_POOL3_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL3_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL3_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL3_END_ADDR_HELP,

(FPA_POOL4_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL4_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL4_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL4_END_ADDR_HELP,

(FPA_POOL5_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL5_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL5_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL5_END_ADDR_HELP,

(FPA_POOL6_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL6_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL6_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL6_END_ADDR_HELP,

(FPA_POOL7_END_ADDR),2,Space here reserved,FPA,FPA_FPA_POOL7_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL7_END_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL7_END_ADDR_HELP,

(FPA_POOL0_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL0_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL0_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL0_START_ADDR_HELP,

(FPA_POOL1_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL1_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL1_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL1_START_ADDR_HELP,

(FPA_POOL2_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL2_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL2_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL2_START_ADDR_HELP,

(FPA_POOL3_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL3_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL3_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL3_START_ADDR_HELP,

(FPA_POOL4_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL4_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL4_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL4_START_ADDR_HELP,

(FPA_POOL5_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL5_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL5_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL5_START_ADDR_HELP,

(FPA_POOL6_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL6_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL6_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL6_START_ADDR_HELP,

(FPA_POOL7_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL7_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL7_START_ADDR_HELP,
T,ADDR-Address.,32,33,Hex,9,FPA_FPA_POOL7_START_ADDR_HELP,

(FPA_POOL0_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL0_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL0_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL0_THRESHOLD_HELP,

(FPA_POOL1_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL1_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL1_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL1_THRESHOLD_HELP,

(FPA_POOL2_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL2_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL2_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL2_THRESHOLD_HELP,

(FPA_POOL3_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL3_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL3_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL3_THRESHOLD_HELP,

(FPA_POOL4_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL4_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL4_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL4_THRESHOLD_HELP,

(FPA_POOL5_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL5_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL5_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL5_THRESHOLD_HELP,

(FPA_POOL6_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL6_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL6_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL6_THRESHOLD_HELP,

(FPA_POOL7_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL7_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL7_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL7_THRESHOLD_HELP,

(FPA_QUE0_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE0_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE0_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE0_AVAILABLE_HELP,

(FPA_QUE1_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE1_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE1_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE1_AVAILABLE_HELP,

(FPA_QUE2_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE2_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE2_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE2_AVAILABLE_HELP,

(FPA_QUE3_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE3_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE3_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE3_AVAILABLE_HELP,

(FPA_QUE4_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE4_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE4_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE4_AVAILABLE_HELP,

(FPA_QUE5_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE5_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE5_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE5_AVAILABLE_HELP,

(FPA_QUE6_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE6_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE6_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE6_AVAILABLE_HELP,

(FPA_QUE7_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE7_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE7_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE7_AVAILABLE_HELP,

(FPA_QUE0_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE0_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE0_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE0_PAGE_INDEX_HELP,

(FPA_QUE1_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE1_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE1_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE1_PAGE_INDEX_HELP,

(FPA_QUE2_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE2_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE2_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE2_PAGE_INDEX_HELP,

(FPA_QUE3_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE3_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE3_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE3_PAGE_INDEX_HELP,

(FPA_QUE4_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE4_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE4_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE4_PAGE_INDEX_HELP,

(FPA_QUE5_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE5_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE5_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE5_PAGE_INDEX_HELP,

(FPA_QUE6_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE6_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE6_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE6_PAGE_INDEX_HELP,

(FPA_QUE7_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE7_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE7_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE7_PAGE_INDEX_HELP,

(FPA_QUE_ACT),3,FPA's Queue# Actual Page Index,FPA,FPA_FPA_QUE_ACT_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_ACT_HELP,
T,ACT_QUE-FPA=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_ACT_HELP,
T,ACT_INDX-Page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_ACT_HELP,

(FPA_QUE_EXP),3,FPA's Queue# Expected Page Index,FPA,FPA_FPA_QUE_EXP_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_EXP_HELP,
T,EXP_QUE-Expected fpa=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_EXP_HELP,
T,EXP_INDX-Expected page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_EXP_HELP,

(FPA_WQE_THRESHOLD),2,FPA's WQE Threshold,FPA,FPA_FPA_WQE_THRESHOLD_HELP
T,Reserved-Reserved,1,32,Hex,8,FPA_FPA_WQE_THRESHOLD_HELP,
T,THRESH-WQE Threshold.,33,32,Hex,8,FPA_FPA_WQE_THRESHOLD_HELP,

(GMX0_BAD_REG),7,A collection of things that have gone very very wrong,GMX,GMX_GMX0_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX0_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX0_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,39,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,43,16,Hex,4,GMX_GMX0_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),59,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX0_BAD_REG_HELP,

(GMX1_BAD_REG),7,A collection of things that have gone very very wrong,GMX,GMX_GMX1_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX1_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX1_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,39,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
T,Reserved-Reserved,43,16,Hex,4,GMX_GMX1_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),59,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX1_BAD_REG_HELP,

(GMX0_BIST),2,GMX BIST Results,GMX,GMX_GMX0_BIST_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX0_BIST_HELP,
T,STATUS-BIST Results.,40,25,Hex,7,GMX_GMX0_BIST_HELP,

(GMX1_BIST),2,GMX BIST Results,GMX,GMX_GMX1_BIST_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX1_BIST_HELP,
T,STATUS-BIST Results.,40,25,Hex,7,GMX_GMX1_BIST_HELP,

(GMX0_CLK_EN),2,DON'T PUT IN HRM*,GMX,GMX_GMX0_CLK_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_CLK_EN_HELP,
O,CLK_EN-Force the clock enables on,Enable,Disable,64,1,GMX_GMX0_CLK_EN_HELP,

(GMX1_CLK_EN),2,DON'T PUT IN HRM*,GMX,GMX_GMX1_CLK_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_CLK_EN_HELP,
O,CLK_EN-Force the clock enables on,Enable,Disable,64,1,GMX_GMX1_CLK_EN_HELP,

(GMX0_HG2_CONTROL),5,Type=RSL,GMX,GMX_GMX0_HG2_CONTROL_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_HG2_CONTROL_HELP,
O,HG2TX_EN-Enable Transmission of HG2 phys and logl messages,Enable,Disable,46,1,GMX_GMX0_HG2_CONTROL_HELP,
O,HG2RX_EN-Enable extraction and processing of HG2 message,Enable,Disable,47,1,GMX_GMX0_HG2_CONTROL_HELP,
O,PHYS_EN-1 bit physical link pause enable for recevied,Enable,Disable,48,1,GMX_GMX0_HG2_CONTROL_HELP,
T,LOGL_EN-16 bit xof enables for recevied HiGig2 messages,49,16,Hex,4,GMX_GMX0_HG2_CONTROL_HELP,

(GMX1_HG2_CONTROL),5,Type=RSL,GMX,GMX_GMX1_HG2_CONTROL_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX1_HG2_CONTROL_HELP,
O,HG2TX_EN-Enable Transmission of HG2 phys and logl messages,Enable,Disable,46,1,GMX_GMX1_HG2_CONTROL_HELP,
O,HG2RX_EN-Enable extraction and processing of HG2 message,Enable,Disable,47,1,GMX_GMX1_HG2_CONTROL_HELP,
O,PHYS_EN-1 bit physical link pause enable for recevied,Enable,Disable,48,1,GMX_GMX1_HG2_CONTROL_HELP,
T,LOGL_EN-16 bit xof enables for recevied HiGig2 messages,49,16,Hex,4,GMX_GMX1_HG2_CONTROL_HELP,

(GMX0_INF_MODE),9,Interface Mode,GMX,GMX_GMX0_INF_MODE_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX0_INF_MODE_HELP,
T,RATE-SERDES speed rate,45,4,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,Reserved-Reserved,49,4,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,SPEED-Interface Speed,53,4,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,Reserved-Reserved,57,3,Hex,1,GMX_GMX0_INF_MODE_HELP,
O,MODE-Interface Electrical Operating Mode,Enable,Disable,60,1,GMX_GMX0_INF_MODE_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX0_INF_MODE_HELP,
O,TYPE-Interface Protocol Type,Enable,Disable,64,1,GMX_GMX0_INF_MODE_HELP,

(GMX1_INF_MODE),9,Interface Mode,GMX,GMX_GMX1_INF_MODE_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX1_INF_MODE_HELP,
T,RATE-SERDES speed rate,45,4,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,Reserved-Reserved,49,4,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,SPEED-Interface Speed,53,4,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,Reserved-Reserved,57,3,Hex,1,GMX_GMX1_INF_MODE_HELP,
O,MODE-Interface Electrical Operating Mode,Enable,Disable,60,1,GMX_GMX1_INF_MODE_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX1_INF_MODE_HELP,
O,TYPE-Interface Protocol Type,Enable,Disable,64,1,GMX_GMX1_INF_MODE_HELP,

(GMX0_NXA_ADR),2,NXA Port Address,GMX,GMX_GMX0_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX0_NXA_ADR_HELP,

(GMX1_NXA_ADR),2,NXA Port Address,GMX,GMX_GMX1_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX1_NXA_ADR_HELP,

(GMX0_PRT000_CBFC_CTL),8,** HG2 message CSRs end,GMX,GMX_GMX0_PRT000_CBFC_CTL_HELP
T,PHYS_EN-Determines which ports will have physical,1,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,LOGL_EN-Determines which ports will have logical,17,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,PHYS_BP-When RX_EN is set and the HW is backpressuring any,33,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,BCK_EN-Forward CBFC Pause information to BP block,Enable,Disable,61,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,DRP_EN-Drop Control CBFC Pause Frames,Enable,Disable,62,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,TX_EN-When set allow for CBFC Pause Packets,Enable,Disable,63,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,RX_EN-When set allow for CBFC Pause Packets,Enable,Disable,64,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,

(GMX1_PRT000_CBFC_CTL),8,** HG2 message CSRs end,GMX,GMX_GMX1_PRT000_CBFC_CTL_HELP
T,PHYS_EN-Determines which ports will have physical,1,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,LOGL_EN-Determines which ports will have logical,17,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,PHYS_BP-When RX_EN is set and the HW is backpressuring any,33,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,BCK_EN-Forward CBFC Pause information to BP block,Enable,Disable,61,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,DRP_EN-Drop Control CBFC Pause Frames,Enable,Disable,62,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,TX_EN-When set allow for CBFC Pause Packets,Enable,Disable,63,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,RX_EN-When set allow for CBFC Pause Packets,Enable,Disable,64,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,

(GMX0_PRT000_CFG),10,Port description,GMX,GMX_GMX0_PRT000_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT000_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT000_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT000_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT000_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT000_CFG_HELP,

(GMX0_PRT001_CFG),10,Port description,GMX,GMX_GMX0_PRT001_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT001_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT001_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT001_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT001_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT001_CFG_HELP,

(GMX0_PRT002_CFG),10,Port description,GMX,GMX_GMX0_PRT002_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT002_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT002_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT002_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT002_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT002_CFG_HELP,

(GMX0_PRT003_CFG),10,Port description,GMX,GMX_GMX0_PRT003_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT003_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT003_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT003_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT003_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT003_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT003_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT003_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT003_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT003_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT003_CFG_HELP,

(GMX1_PRT000_CFG),10,Port description,GMX,GMX_GMX1_PRT000_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT000_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT000_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT000_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT000_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT000_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT000_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT000_CFG_HELP,

(GMX1_PRT001_CFG),10,Port description,GMX,GMX_GMX1_PRT001_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT001_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT001_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT001_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT001_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT001_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT001_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT001_CFG_HELP,

(GMX1_PRT002_CFG),10,Port description,GMX,GMX_GMX1_PRT002_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT002_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT002_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT002_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT002_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT002_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT002_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT002_CFG_HELP,

(GMX1_PRT003_CFG),10,Port description,GMX,GMX_GMX1_PRT003_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT003_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT003_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT003_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT003_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT003_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT003_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT003_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT003_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT003_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT003_CFG_HELP,

(GMX0_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM0_HELP,

(GMX0_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM0_HELP,

(GMX0_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM0_HELP,

(GMX0_RX003_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM0_HELP,

(GMX1_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM0_HELP,

(GMX1_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM0_HELP,

(GMX1_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM0_HELP,

(GMX1_RX003_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM0_HELP,

(GMX0_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM1_HELP,

(GMX0_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM1_HELP,

(GMX0_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM1_HELP,

(GMX0_RX003_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM1_HELP,

(GMX1_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM1_HELP,

(GMX1_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM1_HELP,

(GMX1_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM1_HELP,

(GMX1_RX003_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM1_HELP,

(GMX0_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM2_HELP,

(GMX0_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM2_HELP,

(GMX0_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM2_HELP,

(GMX0_RX003_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM2_HELP,

(GMX1_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM2_HELP,

(GMX1_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM2_HELP,

(GMX1_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM2_HELP,

(GMX1_RX003_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM2_HELP,

(GMX0_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM3_HELP,

(GMX0_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM3_HELP,

(GMX0_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM3_HELP,

(GMX0_RX003_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM3_HELP,

(GMX1_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM3_HELP,

(GMX1_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM3_HELP,

(GMX1_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM3_HELP,

(GMX1_RX003_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM3_HELP,

(GMX0_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM4_HELP,

(GMX0_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM4_HELP,

(GMX0_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM4_HELP,

(GMX0_RX003_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM4_HELP,

(GMX1_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM4_HELP,

(GMX1_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM4_HELP,

(GMX1_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM4_HELP,

(GMX1_RX003_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM4_HELP,

(GMX0_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM5_HELP,

(GMX0_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM5_HELP,

(GMX0_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM5_HELP,

(GMX0_RX003_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM5_HELP,

(GMX1_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM5_HELP,

(GMX1_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM5_HELP,

(GMX1_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM5_HELP,

(GMX1_RX003_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM5_HELP,

(GMX0_RX000_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX000_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX000_ADR_CAM_ALL_EN_HELP,

(GMX0_RX001_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX001_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX001_ADR_CAM_ALL_EN_HELP,

(GMX0_RX002_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX002_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX002_ADR_CAM_ALL_EN_HELP,

(GMX0_RX003_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX003_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX003_ADR_CAM_ALL_EN_HELP,

(GMX1_RX000_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX000_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX000_ADR_CAM_ALL_EN_HELP,

(GMX1_RX001_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX001_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX001_ADR_CAM_ALL_EN_HELP,

(GMX1_RX002_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX002_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX002_ADR_CAM_ALL_EN_HELP,

(GMX1_RX003_ADR_CAM_ALL_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX003_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX003_ADR_CAM_ALL_EN_HELP,

(GMX0_RX000_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX000_ADR_CAM_EN_HELP,

(GMX0_RX001_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX001_ADR_CAM_EN_HELP,

(GMX0_RX002_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX002_ADR_CAM_EN_HELP,

(GMX0_RX003_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX003_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX003_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX003_ADR_CAM_EN_HELP,

(GMX1_RX000_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX000_ADR_CAM_EN_HELP,

(GMX1_RX001_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX001_ADR_CAM_EN_HELP,

(GMX1_RX002_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX002_ADR_CAM_EN_HELP,

(GMX1_RX003_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX003_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX003_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX003_ADR_CAM_EN_HELP,

(GMX0_RX000_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX000_ADR_CTL_HELP,

(GMX0_RX001_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX001_ADR_CTL_HELP,

(GMX0_RX002_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX002_ADR_CTL_HELP,

(GMX0_RX003_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX003_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX003_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX003_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX003_ADR_CTL_HELP,

(GMX1_RX000_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX000_ADR_CTL_HELP,

(GMX1_RX001_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX001_ADR_CTL_HELP,

(GMX1_RX002_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX002_ADR_CTL_HELP,

(GMX1_RX003_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX003_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX003_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX003_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX003_ADR_CTL_HELP,

(GMX0_RX000_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX000_DECISION_HELP,

(GMX0_RX001_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX001_DECISION_HELP,

(GMX0_RX002_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX002_DECISION_HELP,

(GMX0_RX003_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX003_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX003_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX003_DECISION_HELP,

(GMX1_RX000_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX000_DECISION_HELP,

(GMX1_RX001_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX001_DECISION_HELP,

(GMX1_RX002_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX002_DECISION_HELP,

(GMX1_RX003_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX003_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX003_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX003_DECISION_HELP,

(GMX0_RX000_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CHK_HELP,

(GMX0_RX001_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CHK_HELP,

(GMX0_RX002_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CHK_HELP,

(GMX0_RX003_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX003_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX003_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX003_FRM_CHK_HELP,

(GMX1_RX000_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX000_FRM_CHK_HELP,

(GMX1_RX001_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX001_FRM_CHK_HELP,

(GMX1_RX002_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX002_FRM_CHK_HELP,

(GMX1_RX003_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX003_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX003_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX003_FRM_CHK_HELP,

(GMX0_RX000_FRM_CTL),13,Frame Control,GMX,GMX_GMX0_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX000_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CTL_HELP,

(GMX0_RX001_FRM_CTL),13,Frame Control,GMX,GMX_GMX0_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX001_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CTL_HELP,

(GMX0_RX002_FRM_CTL),13,Frame Control,GMX,GMX_GMX0_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX002_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CTL_HELP,

(GMX0_RX003_FRM_CTL),13,Frame Control,GMX,GMX_GMX0_RX003_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX003_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX003_FRM_CTL_HELP,

(GMX1_RX000_FRM_CTL),13,Frame Control,GMX,GMX_GMX1_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX000_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX000_FRM_CTL_HELP,

(GMX1_RX001_FRM_CTL),13,Frame Control,GMX,GMX_GMX1_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX001_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX001_FRM_CTL_HELP,

(GMX1_RX002_FRM_CTL),13,Frame Control,GMX,GMX_GMX1_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX002_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX002_FRM_CTL_HELP,

(GMX1_RX003_FRM_CTL),13,Frame Control,GMX,GMX_GMX1_RX003_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX003_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX003_FRM_CTL_HELP,

(GMX0_RX000_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX000_IFG_HELP,

(GMX0_RX001_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX001_IFG_HELP,

(GMX0_RX002_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX002_IFG_HELP,

(GMX0_RX003_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX003_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX003_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX003_IFG_HELP,

(GMX1_RX000_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX000_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX000_IFG_HELP,

(GMX1_RX001_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX001_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX001_IFG_HELP,

(GMX1_RX002_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX002_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX002_IFG_HELP,

(GMX1_RX003_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX003_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX003_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX003_IFG_HELP,

(GMX0_RX000_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX000_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX000_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX000_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX000_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX000_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX000_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX000_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX000_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX000_INT_EN_HELP,

(GMX0_RX001_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX001_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX001_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX001_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX001_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX001_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX001_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX001_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX001_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX001_INT_EN_HELP,

(GMX0_RX002_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX002_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX002_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX002_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX002_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX002_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX002_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX002_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX002_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX002_INT_EN_HELP,

(GMX0_RX003_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX003_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX003_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX003_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX003_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX003_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX003_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX003_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX003_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX003_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX003_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX003_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX003_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX003_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX003_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX003_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX003_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX003_INT_EN_HELP,

(GMX1_RX000_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX000_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX000_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX000_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX000_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX000_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX000_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX000_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX000_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX000_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX000_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX000_INT_EN_HELP,

(GMX1_RX001_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX001_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX001_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX001_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX001_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX001_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX001_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX001_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX001_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX001_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX001_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX001_INT_EN_HELP,

(GMX1_RX002_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX002_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX002_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX002_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX002_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX002_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX002_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX002_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX002_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX002_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX002_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX002_INT_EN_HELP,

(GMX1_RX003_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX003_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX003_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX003_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX003_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX003_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX003_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX003_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX003_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX003_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX003_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX003_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX003_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX003_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX003_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX003_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX003_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX003_INT_EN_HELP,

(GMX0_RX000_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX000_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX000_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX000_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX000_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX000_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX000_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX000_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX000_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX000_INT_REG_HELP,

(GMX0_RX001_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX001_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX001_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX001_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX001_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX001_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX001_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX001_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX001_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX001_INT_REG_HELP,

(GMX0_RX002_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX002_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX002_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX002_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX002_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX002_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX002_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX002_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX002_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX002_INT_REG_HELP,

(GMX0_RX003_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX003_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX003_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX003_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX003_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX003_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX003_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX003_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX003_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX003_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX003_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX003_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX003_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX003_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX003_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX003_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX003_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX003_INT_REG_HELP,

(GMX1_RX000_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX000_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX000_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX000_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX000_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX000_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX000_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX000_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX000_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX000_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX000_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX000_INT_REG_HELP,

(GMX1_RX001_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX001_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX001_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX001_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX001_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX001_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX001_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX001_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX001_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX001_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX001_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX001_INT_REG_HELP,

(GMX1_RX002_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX002_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX002_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX002_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX002_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX002_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX002_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX002_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX002_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX002_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX002_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX002_INT_REG_HELP,

(GMX1_RX003_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX003_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX003_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX003_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX003_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX003_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX003_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX003_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX003_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX003_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX003_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX003_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX003_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX003_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX003_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX003_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX003_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX003_INT_REG_HELP,

(GMX0_RX000_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX000_JABBER_HELP,

(GMX0_RX001_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX001_JABBER_HELP,

(GMX0_RX002_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX002_JABBER_HELP,

(GMX0_RX003_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX003_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX003_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX003_JABBER_HELP,

(GMX1_RX000_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX000_JABBER_HELP,

(GMX1_RX001_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX001_JABBER_HELP,

(GMX1_RX002_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX002_JABBER_HELP,

(GMX1_RX003_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX003_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX003_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX003_JABBER_HELP,

(GMX0_RX000_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP,

(GMX0_RX001_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP,

(GMX0_RX002_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP,

(GMX0_RX003_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP,

(GMX1_RX000_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP,

(GMX1_RX001_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP,

(GMX1_RX002_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP,

(GMX1_RX003_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP,

(GMX0_RX000_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX000_STATS_CTL_HELP,

(GMX0_RX001_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX001_STATS_CTL_HELP,

(GMX0_RX002_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX002_STATS_CTL_HELP,

(GMX0_RX003_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX003_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX003_STATS_CTL_HELP,

(GMX1_RX000_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX000_STATS_CTL_HELP,

(GMX1_RX001_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX001_STATS_CTL_HELP,

(GMX1_RX002_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX002_STATS_CTL_HELP,

(GMX1_RX003_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX003_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX003_STATS_CTL_HELP,

(GMX0_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_HELP,

(GMX0_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_HELP,

(GMX0_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_HELP,

(GMX0_RX003_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_HELP,

(GMX1_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_HELP,

(GMX1_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_HELP,

(GMX1_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_HELP,

(GMX1_RX003_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_HELP,

(GMX0_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,

(GMX0_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,

(GMX0_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,

(GMX0_RX003_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP,

(GMX1_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP,

(GMX1_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP,

(GMX1_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP,

(GMX1_RX003_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP,

(GMX0_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,

(GMX0_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,

(GMX0_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,

(GMX0_RX003_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP,

(GMX1_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP,

(GMX1_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP,

(GMX1_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP,

(GMX1_RX003_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP,

(GMX0_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,

(GMX0_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,

(GMX0_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,

(GMX0_RX003_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP,

(GMX1_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP,

(GMX1_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP,

(GMX1_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP,

(GMX1_RX003_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP,

(GMX0_RX000_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,

(GMX0_RX001_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,

(GMX0_RX002_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,

(GMX0_RX003_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_HELP,

(GMX1_RX000_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_HELP,

(GMX1_RX001_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_HELP,

(GMX1_RX002_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_HELP,

(GMX1_RX003_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_HELP,

(GMX0_RX000_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,

(GMX0_RX001_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,

(GMX0_RX002_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,

(GMX0_RX003_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP,

(GMX1_RX000_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP,

(GMX1_RX001_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP,

(GMX1_RX002_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP,

(GMX1_RX003_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP,

(GMX0_RX000_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,

(GMX0_RX001_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,

(GMX0_RX002_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,

(GMX0_RX003_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP,

(GMX1_RX000_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP,

(GMX1_RX001_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP,

(GMX1_RX002_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP,

(GMX1_RX003_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP,

(GMX0_RX000_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,

(GMX0_RX001_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,

(GMX0_RX002_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,

(GMX0_RX003_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP,

(GMX1_RX000_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP,

(GMX1_RX001_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP,

(GMX1_RX002_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP,

(GMX1_RX003_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP,

(GMX0_RX000_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,

(GMX0_RX001_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,

(GMX0_RX002_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,

(GMX0_RX003_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP,

(GMX1_RX000_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP,

(GMX1_RX001_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP,

(GMX1_RX002_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP,

(GMX1_RX003_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP,

(GMX0_RX000_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX000_UDD_SKP_HELP,

(GMX0_RX001_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX001_UDD_SKP_HELP,

(GMX0_RX002_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX002_UDD_SKP_HELP,

(GMX0_RX003_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX003_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX003_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX003_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX003_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX003_UDD_SKP_HELP,

(GMX1_RX000_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX000_UDD_SKP_HELP,

(GMX1_RX001_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX001_UDD_SKP_HELP,

(GMX1_RX002_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX002_UDD_SKP_HELP,

(GMX1_RX003_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX003_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX003_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX003_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX003_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX003_UDD_SKP_HELP,

(GMX0_RX_BP_DROP000),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP000_HELP,

(GMX0_RX_BP_DROP001),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP001_HELP,

(GMX0_RX_BP_DROP002),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP002_HELP,

(GMX0_RX_BP_DROP003),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP003_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP003_HELP,

(GMX1_RX_BP_DROP000),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP000_HELP,

(GMX1_RX_BP_DROP001),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP001_HELP,

(GMX1_RX_BP_DROP002),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP002_HELP,

(GMX1_RX_BP_DROP003),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP003_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP003_HELP,

(GMX0_RX_BP_OFF000),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF000_HELP,

(GMX0_RX_BP_OFF001),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF001_HELP,

(GMX0_RX_BP_OFF002),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF002_HELP,

(GMX0_RX_BP_OFF003),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF003_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF003_HELP,

(GMX1_RX_BP_OFF000),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF000_HELP,

(GMX1_RX_BP_OFF001),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF001_HELP,

(GMX1_RX_BP_OFF002),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF002_HELP,

(GMX1_RX_BP_OFF003),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF003_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF003_HELP,

(GMX0_RX_BP_ON000),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON000_HELP,

(GMX0_RX_BP_ON001),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON001_HELP,

(GMX0_RX_BP_ON002),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON002_HELP,

(GMX0_RX_BP_ON003),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON003_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON003_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON003_HELP,

(GMX1_RX_BP_ON000),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON000_HELP,

(GMX1_RX_BP_ON001),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON001_HELP,

(GMX1_RX_BP_ON002),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON002_HELP,

(GMX1_RX_BP_ON003),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON003_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON003_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON003_HELP,

(GMX0_RX_HG2_STATUS),4,** HG2 message CSRs,GMX,GMX_GMX0_RX_HG2_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,PHTIM2GO-Physical time to go for removal of physical link,17,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,XOF-16 bit xof back pressure vector from HiGig2 msg pkt,33,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,LGTIM2GO-Logical packet flow back pressure time remaining,49,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,

(GMX1_RX_HG2_STATUS),4,** HG2 message CSRs,GMX,GMX_GMX1_RX_HG2_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,PHTIM2GO-Physical time to go for removal of physical link,17,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,XOF-16 bit xof back pressure vector from HiGig2 msg pkt,33,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,LGTIM2GO-Logical packet flow back pressure time remaining,49,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,

(GMX0_RX_PRT_INFO),4,Report the RX status for port,GMX,GMX_GMX0_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX0_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,45,4,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX0_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,61,4,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,

(GMX1_RX_PRT_INFO),4,Report the RX status for port,GMX,GMX_GMX1_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX1_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,45,4,Hex,1,GMX_GMX1_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX1_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,61,4,Hex,1,GMX_GMX1_RX_PRT_INFO_HELP,

(GMX0_RX_PRTS),2,Number of FIFOs to carve the RX buffer into,GMX,GMX_GMX0_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX0_RX_PRTS_HELP,
T,PRTS-In SGMII/1000Base=X mode the RX buffer can be,62,3,Hex,1,GMX_GMX0_RX_PRTS_HELP,

(GMX1_RX_PRTS),2,Number of FIFOs to carve the RX buffer into,GMX,GMX_GMX1_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX1_RX_PRTS_HELP,
T,PRTS-In SGMII/1000Base=X mode the RX buffer can be,62,3,Hex,1,GMX_GMX1_RX_PRTS_HELP,

(GMX0_RX_XAUI_BAD_COL),5,Type=RSL,GMX,GMX_GMX0_RX_XAUI_BAD_COL_HELP
T,Reserved-Reserved,1,24,Hex,6,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
O,VAL-Set when GMX_RX_INT_REG[PCTERR] is set.,Enable,Disable,25,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,STATE-When GMX_RX_INT_REG[PCTERR] is set STATE will,26,3,Hex,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,LANE_RXC-When GMX_RX_INT_REG[PCTERR] is set LANE_RXC will,29,4,Hex,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,LANE_RXD-When GMX_RX_INT_REG[PCTERR] is set LANE_RXD will,33,32,Hex,8,GMX_GMX0_RX_XAUI_BAD_COL_HELP,

(GMX1_RX_XAUI_BAD_COL),5,Type=RSL,GMX,GMX_GMX1_RX_XAUI_BAD_COL_HELP
T,Reserved-Reserved,1,24,Hex,6,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
O,VAL-Set when GMX_RX_INT_REG[PCTERR] is set.,Enable,Disable,25,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,STATE-When GMX_RX_INT_REG[PCTERR] is set STATE will,26,3,Hex,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,LANE_RXC-When GMX_RX_INT_REG[PCTERR] is set LANE_RXC will,29,4,Hex,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,LANE_RXD-When GMX_RX_INT_REG[PCTERR] is set LANE_RXD will,33,32,Hex,8,GMX_GMX1_RX_XAUI_BAD_COL_HELP,

(GMX0_RX_XAUI_CTL),2,Type=RSL,GMX,GMX_GMX0_RX_XAUI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_RX_XAUI_CTL_HELP,
T,STATUS-Link Status,63,2,Hex,1,GMX_GMX0_RX_XAUI_CTL_HELP,

(GMX1_RX_XAUI_CTL),2,Type=RSL,GMX,GMX_GMX1_RX_XAUI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_RX_XAUI_CTL_HELP,
T,STATUS-Link Status,63,2,Hex,1,GMX_GMX1_RX_XAUI_CTL_HELP,

(GMX0_SMAC000),2,Packet SMAC,GMX,GMX_GMX0_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC000_HELP,

(GMX0_SMAC001),2,Packet SMAC,GMX,GMX_GMX0_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC001_HELP,

(GMX0_SMAC002),2,Packet SMAC,GMX,GMX_GMX0_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC002_HELP,

(GMX0_SMAC003),2,Packet SMAC,GMX,GMX_GMX0_SMAC003_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC003_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC003_HELP,

(GMX1_SMAC000),2,Packet SMAC,GMX,GMX_GMX1_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC000_HELP,

(GMX1_SMAC001),2,Packet SMAC,GMX,GMX_GMX1_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC001_HELP,

(GMX1_SMAC002),2,Packet SMAC,GMX,GMX_GMX1_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC002_HELP,

(GMX1_SMAC003),2,Packet SMAC,GMX,GMX_GMX1_SMAC003_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC003_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC003_HELP,

(GMX0_SOFT_BIST),3,Software BIST Control,GMX,GMX_GMX0_SOFT_BIST_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_SOFT_BIST_HELP,
O,START_BIST-Run BIST on all memories in the XAUI CLK domain,Enable,Disable,63,1,GMX_GMX0_SOFT_BIST_HELP,
O,CLEAR_BIST-Choose between full BIST and CLEAR bist,Enable,Disable,64,1,GMX_GMX0_SOFT_BIST_HELP,

(GMX1_SOFT_BIST),3,Software BIST Control,GMX,GMX_GMX1_SOFT_BIST_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_SOFT_BIST_HELP,
O,START_BIST-Run BIST on all memories in the XAUI CLK domain,Enable,Disable,63,1,GMX_GMX1_SOFT_BIST_HELP,
O,CLEAR_BIST-Choose between full BIST and CLEAR bist,Enable,Disable,64,1,GMX_GMX1_SOFT_BIST_HELP,

(GMX0_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,GMX,GMX_GMX0_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX0_STAT_BP_HELP,
O,BP-Current TX stats BP state,Enable,Disable,48,1,GMX_GMX0_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX0_STAT_BP_HELP,

(GMX1_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,GMX,GMX_GMX1_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX1_STAT_BP_HELP,
O,BP-Current TX stats BP state,Enable,Disable,48,1,GMX_GMX1_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX1_STAT_BP_HELP,

(GMX0_TB_REG),2,DON'T PUT IN HRM*,GMX,GMX_GMX0_TB_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TB_REG_HELP,
O,WR_MAGIC-Enter stats model magic mode,Enable,Disable,64,1,GMX_GMX0_TB_REG_HELP,

(GMX1_TB_REG),2,DON'T PUT IN HRM*,GMX,GMX_GMX1_TB_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TB_REG_HELP,
O,WR_MAGIC-Enter stats model magic mode,Enable,Disable,64,1,GMX_GMX1_TB_REG_HELP,

(GMX0_TX000_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX000_APPEND_HELP,

(GMX0_TX001_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX001_APPEND_HELP,

(GMX0_TX002_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX002_APPEND_HELP,

(GMX0_TX003_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX003_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX003_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX003_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX003_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX003_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX003_APPEND_HELP,

(GMX1_TX000_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX000_APPEND_HELP,

(GMX1_TX001_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX001_APPEND_HELP,

(GMX1_TX002_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX002_APPEND_HELP,

(GMX1_TX003_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX003_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX003_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX003_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX003_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX003_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX003_APPEND_HELP,

(GMX0_TX000_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX000_BURST_HELP,

(GMX0_TX001_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX001_BURST_HELP,

(GMX0_TX002_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX002_BURST_HELP,

(GMX0_TX003_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX003_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX003_BURST_HELP,

(GMX1_TX000_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX000_BURST_HELP,

(GMX1_TX001_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX001_BURST_HELP,

(GMX1_TX002_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX002_BURST_HELP,

(GMX1_TX003_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX003_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX003_BURST_HELP,

(GMX0_TX000_CBFC_XOFF),2,Type=RSL,GMX,GMX_GMX0_TX000_CBFC_XOFF_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_CBFC_XOFF_HELP,
T,XOFF-Which ports to backpressure,49,16,Hex,4,GMX_GMX0_TX000_CBFC_XOFF_HELP,

(GMX1_TX000_CBFC_XOFF),2,Type=RSL,GMX,GMX_GMX1_TX000_CBFC_XOFF_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_CBFC_XOFF_HELP,
T,XOFF-Which ports to backpressure,49,16,Hex,4,GMX_GMX1_TX000_CBFC_XOFF_HELP,

(GMX0_TX000_CBFC_XON),2,Type=RSL,GMX,GMX_GMX0_TX000_CBFC_XON_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_CBFC_XON_HELP,
T,XON-Which ports to stop backpressure,49,16,Hex,4,GMX_GMX0_TX000_CBFC_XON_HELP,

(GMX1_TX000_CBFC_XON),2,Type=RSL,GMX,GMX_GMX1_TX000_CBFC_XON_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_CBFC_XON_HELP,
T,XON-Which ports to stop backpressure,49,16,Hex,4,GMX_GMX1_TX000_CBFC_XON_HELP,

(GMX0_TX000_CTL),3,TX Control register,GMX,GMX_GMX0_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX000_CTL_HELP,

(GMX0_TX001_CTL),3,TX Control register,GMX,GMX_GMX0_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX001_CTL_HELP,

(GMX0_TX002_CTL),3,TX Control register,GMX,GMX_GMX0_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX002_CTL_HELP,

(GMX0_TX003_CTL),3,TX Control register,GMX,GMX_GMX0_TX003_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX003_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX003_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX003_CTL_HELP,

(GMX1_TX000_CTL),3,TX Control register,GMX,GMX_GMX1_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX000_CTL_HELP,

(GMX1_TX001_CTL),3,TX Control register,GMX,GMX_GMX1_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX001_CTL_HELP,

(GMX1_TX002_CTL),3,TX Control register,GMX,GMX_GMX1_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX002_CTL_HELP,

(GMX1_TX003_CTL),3,TX Control register,GMX,GMX_GMX1_TX003_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX003_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX003_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX003_CTL_HELP,

(GMX0_TX000_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX000_MIN_PKT_HELP,

(GMX0_TX001_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX001_MIN_PKT_HELP,

(GMX0_TX002_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX002_MIN_PKT_HELP,

(GMX0_TX003_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX003_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX003_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX003_MIN_PKT_HELP,

(GMX1_TX000_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX000_MIN_PKT_HELP,

(GMX1_TX001_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX001_MIN_PKT_HELP,

(GMX1_TX002_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX002_MIN_PKT_HELP,

(GMX1_TX003_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX003_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX003_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX003_MIN_PKT_HELP,

(GMX0_TX000_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX001_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX002_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX003_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX000_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX001_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX002_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX003_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX000_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,

(GMX0_TX001_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,

(GMX0_TX002_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,

(GMX0_TX003_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP,

(GMX1_TX000_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP,

(GMX1_TX001_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP,

(GMX1_TX002_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP,

(GMX1_TX003_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP,

(GMX0_TX000_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,

(GMX0_TX001_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,

(GMX0_TX002_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,

(GMX0_TX003_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX003_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX003_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX003_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_TOGO_HELP,

(GMX1_TX000_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX000_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_TOGO_HELP,

(GMX1_TX001_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX001_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_TOGO_HELP,

(GMX1_TX002_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX002_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_TOGO_HELP,

(GMX1_TX003_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX003_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX003_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX003_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_TOGO_HELP,

(GMX0_TX000_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX000_PAUSE_ZERO_HELP,

(GMX0_TX001_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX001_PAUSE_ZERO_HELP,

(GMX0_TX002_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX002_PAUSE_ZERO_HELP,

(GMX0_TX003_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX003_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX003_PAUSE_ZERO_HELP,

(GMX1_TX000_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX000_PAUSE_ZERO_HELP,

(GMX1_TX001_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX001_PAUSE_ZERO_HELP,

(GMX1_TX002_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX002_PAUSE_ZERO_HELP,

(GMX1_TX003_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX003_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX003_PAUSE_ZERO_HELP,

(GMX0_TX000_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX000_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX000_SGMII_CTL_HELP,

(GMX0_TX001_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX001_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX001_SGMII_CTL_HELP,

(GMX0_TX002_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX002_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX002_SGMII_CTL_HELP,

(GMX0_TX003_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX003_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX003_SGMII_CTL_HELP,

(GMX1_TX000_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX000_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX000_SGMII_CTL_HELP,

(GMX1_TX001_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX001_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX001_SGMII_CTL_HELP,

(GMX1_TX002_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX002_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX002_SGMII_CTL_HELP,

(GMX1_TX003_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX003_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX003_SGMII_CTL_HELP,

(GMX0_TX000_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX000_SLOT_HELP,

(GMX0_TX001_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX001_SLOT_HELP,

(GMX0_TX002_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX002_SLOT_HELP,

(GMX0_TX003_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX003_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX003_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX003_SLOT_HELP,

(GMX1_TX000_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX000_SLOT_HELP,

(GMX1_TX001_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX001_SLOT_HELP,

(GMX1_TX002_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX002_SLOT_HELP,

(GMX1_TX003_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX003_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX003_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX003_SLOT_HELP,

(GMX0_TX000_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX000_SOFT_PAUSE_HELP,

(GMX0_TX001_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX001_SOFT_PAUSE_HELP,

(GMX0_TX002_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX002_SOFT_PAUSE_HELP,

(GMX0_TX003_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX003_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX003_SOFT_PAUSE_HELP,

(GMX1_TX000_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX000_SOFT_PAUSE_HELP,

(GMX1_TX001_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX001_SOFT_PAUSE_HELP,

(GMX1_TX002_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX002_SOFT_PAUSE_HELP,

(GMX1_TX003_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX003_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX003_SOFT_PAUSE_HELP,

(GMX0_TX000_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,

(GMX0_TX001_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,

(GMX0_TX002_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,

(GMX0_TX003_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX003_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX003_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX003_STAT0_HELP,

(GMX1_TX000_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX000_STAT0_HELP,

(GMX1_TX001_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX001_STAT0_HELP,

(GMX1_TX002_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX002_STAT0_HELP,

(GMX1_TX003_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX003_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX003_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX003_STAT0_HELP,

(GMX0_TX000_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,

(GMX0_TX001_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,

(GMX0_TX002_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,

(GMX0_TX003_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX003_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX003_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX003_STAT1_HELP,

(GMX1_TX000_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX000_STAT1_HELP,

(GMX1_TX001_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX001_STAT1_HELP,

(GMX1_TX002_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX002_STAT1_HELP,

(GMX1_TX003_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX003_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX003_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX003_STAT1_HELP,

(GMX0_TX000_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX000_STAT2_HELP,

(GMX0_TX001_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX001_STAT2_HELP,

(GMX0_TX002_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX002_STAT2_HELP,

(GMX0_TX003_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX003_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX003_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX003_STAT2_HELP,

(GMX1_TX000_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX000_STAT2_HELP,

(GMX1_TX001_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX001_STAT2_HELP,

(GMX1_TX002_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX002_STAT2_HELP,

(GMX1_TX003_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX003_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX003_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX003_STAT2_HELP,

(GMX0_TX000_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,

(GMX0_TX001_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,

(GMX0_TX002_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,

(GMX0_TX003_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX003_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX003_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX003_STAT3_HELP,

(GMX1_TX000_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX000_STAT3_HELP,

(GMX1_TX001_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX001_STAT3_HELP,

(GMX1_TX002_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX002_STAT3_HELP,

(GMX1_TX003_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX003_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX003_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX003_STAT3_HELP,

(GMX0_TX000_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,

(GMX0_TX001_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,

(GMX0_TX002_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,

(GMX0_TX003_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX003_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX003_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX003_STAT4_HELP,

(GMX1_TX000_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX000_STAT4_HELP,

(GMX1_TX001_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX001_STAT4_HELP,

(GMX1_TX002_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX002_STAT4_HELP,

(GMX1_TX003_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX003_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX003_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX003_STAT4_HELP,

(GMX0_TX000_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,

(GMX0_TX001_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,

(GMX0_TX002_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,

(GMX0_TX003_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX003_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX003_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT5_HELP,

(GMX1_TX000_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT5_HELP,

(GMX1_TX001_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT5_HELP,

(GMX1_TX002_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT5_HELP,

(GMX1_TX003_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX003_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX003_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT5_HELP,

(GMX0_TX000_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,

(GMX0_TX001_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,

(GMX0_TX002_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,

(GMX0_TX003_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX003_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX003_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT6_HELP,

(GMX1_TX000_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT6_HELP,

(GMX1_TX001_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT6_HELP,

(GMX1_TX002_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT6_HELP,

(GMX1_TX003_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX003_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX003_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT6_HELP,

(GMX0_TX000_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,

(GMX0_TX001_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,

(GMX0_TX002_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,

(GMX0_TX003_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX003_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX003_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT7_HELP,

(GMX1_TX000_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT7_HELP,

(GMX1_TX001_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT7_HELP,

(GMX1_TX002_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT7_HELP,

(GMX1_TX003_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX003_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX003_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT7_HELP,

(GMX0_TX000_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,

(GMX0_TX001_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,

(GMX0_TX002_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,

(GMX0_TX003_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX003_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX003_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX003_STAT8_HELP,

(GMX1_TX000_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX000_STAT8_HELP,

(GMX1_TX001_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX001_STAT8_HELP,

(GMX1_TX002_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX002_STAT8_HELP,

(GMX1_TX003_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX003_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX003_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX003_STAT8_HELP,

(GMX0_TX000_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,

(GMX0_TX001_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,

(GMX0_TX002_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,

(GMX0_TX003_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX003_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX003_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX003_STAT9_HELP,

(GMX1_TX000_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX000_STAT9_HELP,

(GMX1_TX001_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX001_STAT9_HELP,

(GMX1_TX002_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX002_STAT9_HELP,

(GMX1_TX003_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX003_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX003_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX003_STAT9_HELP,

(GMX0_TX000_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX000_STATS_CTL_HELP,

(GMX0_TX001_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX001_STATS_CTL_HELP,

(GMX0_TX002_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX002_STATS_CTL_HELP,

(GMX0_TX003_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX003_STATS_CTL_HELP,

(GMX1_TX000_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX000_STATS_CTL_HELP,

(GMX1_TX001_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX001_STATS_CTL_HELP,

(GMX1_TX002_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX002_STATS_CTL_HELP,

(GMX1_TX003_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX003_STATS_CTL_HELP,

(GMX0_TX000_THRESH),2,Per Port,GMX,GMX_GMX0_TX000_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX000_THRESH_HELP,

(GMX0_TX001_THRESH),2,Per Port,GMX,GMX_GMX0_TX001_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX001_THRESH_HELP,

(GMX0_TX002_THRESH),2,Per Port,GMX,GMX_GMX0_TX002_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX002_THRESH_HELP,

(GMX0_TX003_THRESH),2,Per Port,GMX,GMX_GMX0_TX003_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX003_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX003_THRESH_HELP,

(GMX1_TX000_THRESH),2,Per Port,GMX,GMX_GMX1_TX000_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX000_THRESH_HELP,

(GMX1_TX001_THRESH),2,Per Port,GMX,GMX_GMX1_TX001_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX001_THRESH_HELP,

(GMX1_TX002_THRESH),2,Per Port,GMX,GMX_GMX1_TX002_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX002_THRESH_HELP,

(GMX1_TX003_THRESH),2,Per Port,GMX,GMX_GMX1_TX003_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX003_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX003_THRESH_HELP,

(GMX0_TX_BP),2,Packet Interface TX BackPressure Register,GMX,GMX_GMX0_TX_BP_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX_BP_HELP,
T,BP-Per port BackPressure status,61,4,Hex,1,GMX_GMX0_TX_BP_HELP,

(GMX1_TX_BP),2,Packet Interface TX BackPressure Register,GMX,GMX_GMX1_TX_BP_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX_BP_HELP,
T,BP-Per port BackPressure status,61,4,Hex,1,GMX_GMX1_TX_BP_HELP,

(GMX0_TX_COL_ATTEMPT),2,Packet TX collision attempts before dropping frame,GMX,GMX_GMX0_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX0_TX_COL_ATTEMPT_HELP,

(GMX1_TX_COL_ATTEMPT),2,Packet TX collision attempts before dropping frame,GMX,GMX_GMX1_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX1_TX_COL_ATTEMPT_HELP,

(GMX0_TX_CORRUPT),2,TX - Corrupt TX packets with the ERR bit set,GMX,GMX_GMX0_TX_CORRUPT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,61,4,Hex,1,GMX_GMX0_TX_CORRUPT_HELP,

(GMX1_TX_CORRUPT),2,TX - Corrupt TX packets with the ERR bit set,GMX,GMX_GMX1_TX_CORRUPT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,61,4,Hex,1,GMX_GMX1_TX_CORRUPT_HELP,

(GMX0_TX_HG2_REG1),2,Type=RSL,GMX,GMX_GMX0_TX_HG2_REG1_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_HG2_REG1_HELP,
T,TX_XOF-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX0_TX_HG2_REG1_HELP,

(GMX1_TX_HG2_REG1),2,Type=RSL,GMX,GMX_GMX1_TX_HG2_REG1_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_HG2_REG1_HELP,
T,TX_XOF-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX1_TX_HG2_REG1_HELP,

(GMX0_TX_HG2_REG2),2,Type=RSL,GMX,GMX_GMX0_TX_HG2_REG2_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_HG2_REG2_HELP,
T,TX_XON-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX0_TX_HG2_REG2_HELP,

(GMX1_TX_HG2_REG2),2,Type=RSL,GMX,GMX_GMX1_TX_HG2_REG2_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_HG2_REG2_HELP,
T,TX_XON-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX1_TX_HG2_REG2_HELP,

(GMX0_TX_IFG),3,Packet TX Interframe Gap,GMX,GMX_GMX0_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX0_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX0_TX_IFG_HELP,

(GMX1_TX_IFG),3,Packet TX Interframe Gap,GMX,GMX_GMX1_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX1_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX1_TX_IFG_HELP,

(GMX0_TX_INT_EN),10,Interrupt Enable,GMX,GMX_GMX0_TX_INT_EN_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX0_TX_INT_EN_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX0_TX_INT_EN_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_EN_HELP,

(GMX1_TX_INT_EN),10,Interrupt Enable,GMX,GMX_GMX1_TX_INT_EN_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX1_TX_INT_EN_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX1_TX_INT_EN_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX1_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX1_TX_INT_EN_HELP,

(GMX0_TX_INT_REG),10,Interrupt Register,GMX,GMX_GMX0_TX_INT_REG_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX0_TX_INT_REG_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX0_TX_INT_REG_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_REG_HELP,

(GMX1_TX_INT_REG),10,Interrupt Register,GMX,GMX_GMX1_TX_INT_REG_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX1_TX_INT_REG_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX1_TX_INT_REG_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX1_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX1_TX_INT_REG_HELP,

(GMX0_TX_JAM),2,Packet TX Jam Pattern,GMX,GMX_GMX0_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX0_TX_JAM_HELP,

(GMX1_TX_JAM),2,Packet TX Jam Pattern,GMX,GMX_GMX1_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX1_TX_JAM_HELP,

(GMX0_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,GMX,GMX_GMX0_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX0_TX_LFSR_HELP,

(GMX1_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,GMX,GMX_GMX1_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX1_TX_LFSR_HELP,

(GMX0_TX_OVR_BP),6,Packet Interface TX Override BackPressure,GMX,GMX_GMX0_TX_OVR_BP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_OVR_BP_HELP,
T,TX_PRT_BP-Per port BP sent to PKO,17,16,Hex,4,GMX_GMX0_TX_OVR_BP_HELP,
T,Reserved-Reserved,33,20,Hex,5,GMX_GMX0_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,53,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,57,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,61,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,

(GMX1_TX_OVR_BP),6,Packet Interface TX Override BackPressure,GMX,GMX_GMX1_TX_OVR_BP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX_OVR_BP_HELP,
T,TX_PRT_BP-Per port BP sent to PKO,17,16,Hex,4,GMX_GMX1_TX_OVR_BP_HELP,
T,Reserved-Reserved,33,20,Hex,5,GMX_GMX1_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,53,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,57,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,61,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,

(GMX0_TX_PAUSE_PKT_DMAC),2,Packet TX Pause Packet DMAC field,GMX,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,

(GMX1_TX_PAUSE_PKT_DMAC),2,Packet TX Pause Packet DMAC field,GMX,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP,

(GMX0_TX_PAUSE_PKT_TYPE),2,Packet Interface TX Pause Packet TYPE field,GMX,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,

(GMX1_TX_PAUSE_PKT_TYPE),2,Packet Interface TX Pause Packet TYPE field,GMX,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP,

(GMX0_TX_PRTS),2,Common,GMX,GMX_GMX0_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX0_TX_PRTS_HELP,

(GMX1_TX_PRTS),2,Common,GMX,GMX_GMX1_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX1_TX_PRTS_HELP,

(GMX0_TX_XAUI_CTL),9,Type=RSL,GMX,GMX_GMX0_TX_XAUI_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_TX_XAUI_CTL_HELP,
T,HG_PAUSE_HGI-HGI Field for HW generated HiGig pause packets,54,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,HG_EN-Enable HiGig Mode,Enable,Disable,56,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,LS_BYP-Bypass the link status as determined by the XGMII,Enable,Disable,58,1,GMX_GMX0_TX_XAUI_CTL_HELP,
T,LS-Link Status,59,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,UNI_EN-Enable Unidirectional Mode (IEEE Clause 66),Enable,Disable,63,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,DIC_EN-Enable the deficit idle counter for IFG averaging,Enable,Disable,64,1,GMX_GMX0_TX_XAUI_CTL_HELP,

(GMX1_TX_XAUI_CTL),9,Type=RSL,GMX,GMX_GMX1_TX_XAUI_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_TX_XAUI_CTL_HELP,
T,HG_PAUSE_HGI-HGI Field for HW generated HiGig pause packets,54,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,HG_EN-Enable HiGig Mode,Enable,Disable,56,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,LS_BYP-Bypass the link status as determined by the XGMII,Enable,Disable,58,1,GMX_GMX1_TX_XAUI_CTL_HELP,
T,LS-Link Status,59,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,UNI_EN-Enable Unidirectional Mode (IEEE Clause 66),Enable,Disable,63,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,DIC_EN-Enable the deficit idle counter for IFG averaging,Enable,Disable,64,1,GMX_GMX1_TX_XAUI_CTL_HELP,

(GMX0_XAUI_EXT_LOOPBACK),3,Type=RSL,GMX,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,
O,EN-Loopback enable,Enable,Disable,60,1,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,
T,THRESH-Threshhold on the TX FIFO,61,4,Hex,1,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,

(GMX1_XAUI_EXT_LOOPBACK),3,Type=RSL,GMX,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,
O,EN-Loopback enable,Enable,Disable,60,1,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,
T,THRESH-Threshhold on the TX FIFO,61,4,Hex,1,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,

(GPIO_BIT_CFG0),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG0_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG0_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG0_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG0_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG0_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG0_HELP,

(GPIO_BIT_CFG1),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG1_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG1_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG1_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG1_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG1_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG1_HELP,

(GPIO_BIT_CFG2),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG2_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG2_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG2_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG2_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG2_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG2_HELP,

(GPIO_BIT_CFG3),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG3_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG3_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG3_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG3_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG3_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG3_HELP,

(GPIO_BIT_CFG4),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG4_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG4_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG4_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG4_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG4_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG4_HELP,

(GPIO_BIT_CFG5),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG5_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG5_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG5_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG5_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG5_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG5_HELP,

(GPIO_BIT_CFG6),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG6_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG6_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG6_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG6_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG6_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG6_HELP,

(GPIO_BIT_CFG7),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG7_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG7_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG7_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG7_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG7_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG7_HELP,

(GPIO_BIT_CFG8),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG8_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG8_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG8_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG8_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG8_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG8_HELP,

(GPIO_BIT_CFG9),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG9_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG9_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG9_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG9_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG9_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG9_HELP,

(GPIO_BIT_CFG10),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG10_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG10_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG10_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG10_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG10_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG10_HELP,

(GPIO_BIT_CFG11),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG11_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG11_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG11_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG11_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG11_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG11_HELP,

(GPIO_BIT_CFG12),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG12_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG12_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG12_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG12_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG12_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG12_HELP,

(GPIO_BIT_CFG13),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG13_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG13_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG13_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG13_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG13_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG13_HELP,

(GPIO_BIT_CFG14),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG14_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG14_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG14_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG14_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG14_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG14_HELP,

(GPIO_BIT_CFG15),10,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG15_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_BIT_CFG15_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG15_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG15_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG15_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG15_HELP,

(GPIO_CLK_GEN0),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN0_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN0_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN0_HELP,

(GPIO_CLK_GEN1),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN1_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN1_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN1_HELP,

(GPIO_CLK_GEN2),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN2_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN2_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN2_HELP,

(GPIO_CLK_GEN3),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN3_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN3_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN3_HELP,

(GPIO_CLK_QLM0),5,Type=NCB,GPIO,GPIO_GPIO_CLK_QLM0_HELP
T,Reserved-Reserved,1,54,Hex,14,GPIO_GPIO_CLK_QLM0_HELP,
T,QLM_SEL-Selects which QLM to select from,55,2,Hex,1,GPIO_GPIO_CLK_QLM0_HELP,
T,Reserved-Reserved,57,5,Hex,2,GPIO_GPIO_CLK_QLM0_HELP,
O,DIV-Internal clock divider,Enable,Disable,62,1,GPIO_GPIO_CLK_QLM0_HELP,
T,LANE_SEL-Selects which RX lane clock from QLMx to use as,63,2,Hex,1,GPIO_GPIO_CLK_QLM0_HELP,

(GPIO_CLK_QLM1),5,Type=NCB,GPIO,GPIO_GPIO_CLK_QLM1_HELP
T,Reserved-Reserved,1,54,Hex,14,GPIO_GPIO_CLK_QLM1_HELP,
T,QLM_SEL-Selects which QLM to select from,55,2,Hex,1,GPIO_GPIO_CLK_QLM1_HELP,
T,Reserved-Reserved,57,5,Hex,2,GPIO_GPIO_CLK_QLM1_HELP,
O,DIV-Internal clock divider,Enable,Disable,62,1,GPIO_GPIO_CLK_QLM1_HELP,
T,LANE_SEL-Selects which RX lane clock from QLMx to use as,63,2,Hex,1,GPIO_GPIO_CLK_QLM1_HELP,

(GPIO_INT_CLR),2,Type=NCB,GPIO,GPIO_GPIO_INT_CLR_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_INT_CLR_HELP,
T,TYPE-Clear the interrupt rising edge detector,49,16,Hex,4,GPIO_GPIO_INT_CLR_HELP,

(GPIO_PIN_ENA),4,Type=NCB,GPIO,GPIO_GPIO_PIN_ENA_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_PIN_ENA_HELP,
O,ENA19-If 0 UART1_CTS_L/GPIO_19 pin is UART pin,Enable,Disable,45,1,GPIO_GPIO_PIN_ENA_HELP,
O,ENA18-If 0 UART0_CTS_L/GPIO_18 pin is UART pin,Enable,Disable,46,1,GPIO_GPIO_PIN_ENA_HELP,
T,Reserved-Reserved,47,18,Hex,5,GPIO_GPIO_PIN_ENA_HELP,

(GPIO_RX_DAT),2,Type=NCB,GPIO,GPIO_GPIO_RX_DAT_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_RX_DAT_HELP,
T,DAT-GPIO Read Data,45,20,Hex,5,GPIO_GPIO_RX_DAT_HELP,

(GPIO_TX_CLR),2,Type=NCB,GPIO,GPIO_GPIO_TX_CLR_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_TX_CLR_HELP,
T,CLR-Bit mask to indicate which GPIO_TX_DAT bits to set,45,20,Hex,5,GPIO_GPIO_TX_CLR_HELP,

(GPIO_TX_SET),2,Type=NCB,GPIO,GPIO_GPIO_TX_SET_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_TX_SET_HELP,
T,SET-Bit mask to indicate which GPIO_TX_DAT bits to set,45,20,Hex,5,GPIO_GPIO_TX_SET_HELP,

(GPIO_XBIT_CFG16),10,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG16_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_XBIT_CFG16_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG16_HELP,

(GPIO_XBIT_CFG17),10,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG17_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_XBIT_CFG17_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG17_HELP,

(GPIO_XBIT_CFG18),10,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG18_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_XBIT_CFG18_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG18_HELP,

(GPIO_XBIT_CFG19),10,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG19_HELP
T,Reserved-Reserved,1,47,Hex,12,GPIO_GPIO_XBIT_CFG19_HELP,
T,SYNCE_SEL-Selects the QLM clock output,48,2,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG19_HELP,

(IOB_BIST_STATUS),24,BIST Status of IOB Memories,IOB,IOB_IOB_BIST_STATUS_HELP
T,Reserved-Reserved,1,41,Hex,11,IOB_IOB_BIST_STATUS_HELP,
O,XMDFIF-xmdfif_bist_status,Enable,Disable,42,1,IOB_IOB_BIST_STATUS_HELP,
O,XMCFIF-xmcfif_bist_status,Enable,Disable,43,1,IOB_IOB_BIST_STATUS_HELP,
O,IORFIF-iorfif_bist_status,Enable,Disable,44,1,IOB_IOB_BIST_STATUS_HELP,
O,RSDFIF-rsdfif_bist_status,Enable,Disable,45,1,IOB_IOB_BIST_STATUS_HELP,
O,IOCFIF-iocfif_bist_status,Enable,Disable,46,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNRCB-icnr_cb_reg_fifo_bist_status,Enable,Disable,47,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR0-icr_bist_req_fifo0_status,Enable,Disable,48,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR1-icr_bist_req_fifo1_status,Enable,Disable,49,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR1-Reserved,Enable,Disable,50,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR0-icnr_reg_mem0_bist_status,Enable,Disable,51,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR0-ibdr_bist_req_fifo0_status,Enable,Disable,52,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR1-ibdr_bist_req_fifo1_status,Enable,Disable,53,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR0-ibr_bist_rsp_fifo0_status,Enable,Disable,54,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR1-ibr_bist_rsp_fifo1_status,Enable,Disable,55,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNRT-icnr_tag_cb_reg_fifo_bist_status,Enable,Disable,56,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ0-ibrq_bist_req_fifo0_status,Enable,Disable,57,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ1-ibrq_bist_req_fifo1_status,Enable,Disable,58,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN0-icr_ncb_bist_mem0_status,Enable,Disable,59,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN1-icr_ncb_bist_mem1_status,Enable,Disable,60,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP0-icr_pko_bist_mem0_status,Enable,Disable,61,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP1-icr_pko_bist_mem1_status,Enable,Disable,62,1,IOB_IOB_BIST_STATUS_HELP,
O,IBD-ibd_bist_mem0_status,Enable,Disable,63,1,IOB_IOB_BIST_STATUS_HELP,
O,ICD-icd_ncb_fifo_bist_status,Enable,Disable,64,1,IOB_IOB_BIST_STATUS_HELP,

(IOB_CTL_STATUS),9,IOB Control Status = IOB Control and Status Register,IOB,IOB_IOB_CTL_STATUS_HELP
T,Reserved-Reserved,1,53,Hex,14,IOB_IOB_CTL_STATUS_HELP,
O,FIF_DLY-Delay async FIFO counts to be used when clock ratio,Enable,Disable,54,1,IOB_IOB_CTL_STATUS_HELP,
T,XMC_PER-IBC XMC PUSH EARLY,55,4,Hex,1,IOB_IOB_CTL_STATUS_HELP,
O,RR_MODE-When set to '1' will enable Round=Robin mode of next,Enable,Disable,59,1,IOB_IOB_CTL_STATUS_HELP,
O,OUTB_MAT-Was a match on the outbound bus to the inb pattern,Enable,Disable,60,1,IOB_IOB_CTL_STATUS_HELP,
O,INB_MAT-Was a match on the inbound bus to the inb pattern,Enable,Disable,61,1,IOB_IOB_CTL_STATUS_HELP,
O,PKO_ENB-Toggles the endian style of the FAU for the PKO.,Enable,Disable,62,1,IOB_IOB_CTL_STATUS_HELP,
O,DWB_ENB-Enables the DWB function of the IOB.,Enable,Disable,63,1,IOB_IOB_CTL_STATUS_HELP,
O,FAU_END-Toggles the endian style of the FAU. '0' is for,Enable,Disable,64,1,IOB_IOB_CTL_STATUS_HELP,

(IOB_DWB_PRI_CNT),3,DWB To CMB Priority Counter = Don't Write Back to CMB Priority Counter Enable and Timer Value,IOB,IOB_IOB_DWB_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_DWB_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_DWB_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_DWB_PRI_CNT_HELP,

(IOB_FAU_TIMEOUT),3,FAU Timeout = Fetch and Add Unit Tag-Switch Timeout,IOB,IOB_IOB_FAU_TIMEOUT_HELP
T,Reserved-Reserved,1,51,Hex,13,IOB_IOB_FAU_TIMEOUT_HELP,
O,TOUT_ENB-The enable for the FAU timeout feature.,Enable,Disable,52,1,IOB_IOB_FAU_TIMEOUT_HELP,
T,TOUT_VAL-When a tag request arrives from the PP a timer is,53,12,Hex,3,IOB_IOB_FAU_TIMEOUT_HELP,

(IOB_I2C_PRI_CNT),3,IPD To CMB Store Priority Counter = IPD to CMB Store Priority Counter Enable and Timer Value,IOB,IOB_IOB_I2C_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_I2C_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_I2C_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_I2C_PRI_CNT_HELP,

(IOB_INB_CONTROL_MATCH),5,IOB Inbound Control Match,IOB,IOB_IOB_INB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,

(IOB_INB_CONTROL_MATCH_ENB),5,IOB Inbound Control Match Enable,IOB,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,

(IOB_INB_DATA_MATCH),1,IOB Inbound Data Match,IOB,IOB_IOB_INB_DATA_MATCH_HELP
T,DATA-Pattern to match on the inbound NCB.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_HELP,

(IOB_INB_DATA_MATCH_ENB),1,IOB Inbound Data Match Enable,IOB,IOB_IOB_INB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_ENB_HELP,

(IOB_INT_ENB),7,IOB's Interrupt Enable,IOB,IOB_IOB_INT_ENB_HELP
T,Reserved-Reserved,1,58,Hex,15,IOB_IOB_INT_ENB_HELP,
O,P_DAT-When set (1) and bit 5 of the IOB_INT_SUM,Enable,Disable,59,1,IOB_IOB_INT_ENB_HELP,
O,NP_DAT-When set (1) and bit 4 of the IOB_INT_SUM,Enable,Disable,60,1,IOB_IOB_INT_ENB_HELP,
O,P_EOP-When set (1) and bit 3 of the IOB_INT_SUM,Enable,Disable,61,1,IOB_IOB_INT_ENB_HELP,
O,P_SOP-When set (1) and bit 2 of the IOB_INT_SUM,Enable,Disable,62,1,IOB_IOB_INT_ENB_HELP,
O,NP_EOP-When set (1) and bit 1 of the IOB_INT_SUM,Enable,Disable,63,1,IOB_IOB_INT_ENB_HELP,
O,NP_SOP-When set (1) and bit 0 of the IOB_INT_SUM,Enable,Disable,64,1,IOB_IOB_INT_ENB_HELP,

(IOB_INT_SUM),7,IOB's Interrupt Summary Register,IOB,IOB_IOB_INT_SUM_HELP
T,Reserved-Reserved,1,58,Hex,15,IOB_IOB_INT_SUM_HELP,
O,P_DAT-Set when a data arrives before a SOP for the same,Enable,Disable,59,1,IOB_IOB_INT_SUM_HELP,
O,NP_DAT-Set when a data arrives before a SOP for the same,Enable,Disable,60,1,IOB_IOB_INT_SUM_HELP,
O,P_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,61,1,IOB_IOB_INT_SUM_HELP,
O,P_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,62,1,IOB_IOB_INT_SUM_HELP,
O,NP_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,63,1,IOB_IOB_INT_SUM_HELP,
O,NP_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,64,1,IOB_IOB_INT_SUM_HELP,

(IOB_N2C_L2C_PRI_CNT),3,NCB To CMB L2C Priority Counter = NCB to CMB L2C Priority Counter Enable and Timer Value,IOB,IOB_IOB_N2C_L2C_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_N2C_L2C_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_N2C_L2C_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_N2C_L2C_PRI_CNT_HELP,

(IOB_N2C_RSP_PRI_CNT),3,NCB To CMB Response Priority Counter = NCB to CMB Response Priority Counter Enable and Timer Value,IOB,IOB_IOB_N2C_RSP_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_N2C_RSP_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_N2C_RSP_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_N2C_RSP_PRI_CNT_HELP,

(IOB_OUTB_COM_PRI_CNT),3,Commit To NCB Priority Counter = Commit to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_COM_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_COM_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_COM_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_COM_PRI_CNT_HELP,

(IOB_OUTB_CONTROL_MATCH),5,IOB Outbound Control Match,IOB,IOB_IOB_OUTB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_HELP,

(IOB_OUTB_CONTROL_MATCH_ENB),5,IOB Outbound Control Match Enable,IOB,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,

(IOB_OUTB_DATA_MATCH),1,IOB Outbound Data Match,IOB,IOB_IOB_OUTB_DATA_MATCH_HELP
T,DATA-Pattern to match on the outbound NCB.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_HELP,

(IOB_OUTB_DATA_MATCH_ENB),1,IOB Outbound Data Match Enable,IOB,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP,

(IOB_OUTB_FPA_PRI_CNT),3,FPA To NCB Priority Counter = FPA Returns to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_FPA_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,

(IOB_OUTB_REQ_PRI_CNT),3,Request To NCB Priority Counter = Request to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_REQ_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,

(IOB_P2C_REQ_PRI_CNT),3,PKO To CMB Response Priority Counter = PKO to CMB Response Priority Counter Enable and Timer Value,IOB,IOB_IOB_P2C_REQ_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_P2C_REQ_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_P2C_REQ_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_P2C_REQ_PRI_CNT_HELP,

(IOB_PKT_ERR),3,IOB Packet Error Register,IOB,IOB_IOB_PKT_ERR_HELP
T,Reserved-Reserved,1,52,Hex,13,IOB_IOB_PKT_ERR_HELP,
T,VPORT-When IOB_INT_SUM[3:0] bit is set this field,53,6,Hex,2,IOB_IOB_PKT_ERR_HELP,
T,PORT-When IOB_INT_SUM[3:0] bit is set this field,59,6,Hex,2,IOB_IOB_PKT_ERR_HELP,

(IOB_TO_CMB_CREDITS),4,IOB To CMB Credits,IOB,IOB_IOB_TO_CMB_CREDITS_HELP
T,Reserved-Reserved,1,55,Hex,14,IOB_IOB_TO_CMB_CREDITS_HELP,
T,PKO_RD-Number of PKO reads that can be out to L2C where,56,3,Hex,1,IOB_IOB_TO_CMB_CREDITS_HELP,
T,NCB_RD-Number of NCB reads that can be out to L2C where,59,3,Hex,1,IOB_IOB_TO_CMB_CREDITS_HELP,
T,NCB_WR-Number of NCB/PKI writes that can be out to L2C,62,3,Hex,1,IOB_IOB_TO_CMB_CREDITS_HELP,

(IPD_1ST_MBUFF_SKIP),2,IPD First MBUFF Word Skip Size,IPD,IPD_IPD_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of the,59,6,Hex,2,IPD_IPD_1ST_MBUFF_SKIP_HELP,

(IPD_1ST_NEXT_PTR_BACK),2,IPD_1st_NEXT_PTR_BACK = IPD First Next Pointer Back Values,IPD,IPD_IPD_1ST_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,

(IPD_2ND_NEXT_PTR_BACK),2,IPD_2nd_NEXT_PTR_BACK = IPD Second Next Pointer Back Value,IPD,IPD_IPD_2ND_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,

(IPD_BIST_STATUS),19,IPD BIST STATUS,IPD,IPD_IPD_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_BIST_STATUS_HELP,
O,CSR_MEM-CSR Register Memory Bist Status.,Enable,Disable,47,1,IPD_IPD_BIST_STATUS_HELP,
O,CSR_NCMD-CSR NCB Commands Memory Bist Status.,Enable,Disable,48,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WQED-PWQ PIP WQE DONE Memory Bist Status.,Enable,Disable,49,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WP1-PWQ WQE PAGE1 PTR Memory Bist Status.,Enable,Disable,50,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_POW-PWQ POW MEM Memory Bist Status.,Enable,Disable,51,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE1-IPQ PBE1 Memory Bist Status.,Enable,Disable,52,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE0-IPQ PBE0 Memory Bist Status.,Enable,Disable,53,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM3-PBM3 Memory Bist Status.,Enable,Disable,54,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM2-PBM2 Memory Bist Status.,Enable,Disable,55,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM1-PBM1 Memory Bist Status.,Enable,Disable,56,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM0-PBM0 Memory Bist Status.,Enable,Disable,57,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM_WORD-PBM_WORD Memory Bist Status.,Enable,Disable,58,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ1-PWQ1 Memory Bist Status.,Enable,Disable,59,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ0-PWQ0 Memory Bist Status.,Enable,Disable,60,1,IPD_IPD_BIST_STATUS_HELP,
O,PRC_OFF-PRC_OFF Memory Bist Status.,Enable,Disable,61,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_OLD-IPD_OLD Memory Bist Status.,Enable,Disable,62,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_NEW-IPD_NEW Memory Bist Status.,Enable,Disable,63,1,IPD_IPD_BIST_STATUS_HELP,
O,PWP-PWP Memory Bist Status.,Enable,Disable,64,1,IPD_IPD_BIST_STATUS_HELP,

(IPD_BP_PRT_RED_END),2,IPD Backpressure Port RED Enable,IPD,IPD_IPD_BP_PRT_RED_END_HELP
T,Reserved-Reserved,1,16,Hex,4,IPD_IPD_BP_PRT_RED_END_HELP,
T,PRT_ENB-The port corresponding to the bit position in this,17,48,Hex,12,IPD_IPD_BP_PRT_RED_END_HELP,

(IPD_CLK_COUNT),1,IPD Clock Count,IPD,IPD_IPD_CLK_COUNT_HELP
T,CLK_CNT-This counter will be zeroed when reset is applied,1,64,Hex,16,IPD_IPD_CLK_COUNT_HELP,

(IPD_CTL_STATUS),18,IPD's Control Status Register,IPD,IPD_IPD_CTL_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_CTL_STATUS_HELP,
O,USE_SOP-When '1' the SOP sent by the MAC will be used in,Enable,Disable,47,1,IPD_IPD_CTL_STATUS_HELP,
O,RST_DONE-When '0' IPD has finished reset. No access,Enable,Disable,48,1,IPD_IPD_CTL_STATUS_HELP,
O,CLKEN-Controls the conditional clocking within IPD,Enable,Disable,49,1,IPD_IPD_CTL_STATUS_HELP,
O,NO_WPTR-When set '1' the WQE pointers will not be used and,Enable,Disable,50,1,IPD_IPD_CTL_STATUS_HELP,
O,PQ_APKT-When set IPD_PORT_QOS_X_CNT WILL be incremented,Enable,Disable,51,1,IPD_IPD_CTL_STATUS_HELP,
O,PQ_NABUF-When set IPD_PORT_QOS_X_CNT WILL NOT be,Enable,Disable,52,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_FULL-When clear '0' the IPD acts normaly.,Enable,Disable,53,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_OFF-When clear '0' the IPD working normaly,Enable,Disable,54,1,IPD_IPD_CTL_STATUS_HELP,
O,LEN_M8-Setting of this bit will subtract 8 from the,Enable,Disable,55,1,IPD_IPD_CTL_STATUS_HELP,
O,RESET-When set '1' causes a reset of the IPD except,Enable,Disable,56,1,IPD_IPD_CTL_STATUS_HELP,
O,ADDPKT-When IPD_CTL_STATUS[ADDPKT] is set,Enable,Disable,57,1,IPD_IPD_CTL_STATUS_HELP,
O,NADDBUF-When IPD_CTL_STATUS[NADDBUF] is set,Enable,Disable,58,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_LEND-Changes PKT to little endian writes to L2C,Enable,Disable,59,1,IPD_IPD_CTL_STATUS_HELP,
O,WQE_LEND-Changes WQE to little endian writes to L2C,Enable,Disable,60,1,IPD_IPD_CTL_STATUS_HELP,
O,PBP_EN-Port back pressure enable. When set '1' enables,Enable,Disable,61,1,IPD_IPD_CTL_STATUS_HELP,
T,OPC_MODE-0 ==> All packet data (and next buffer pointers),62,2,Hex,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_EN-When set '1' enable the operation of the IPD.,Enable,Disable,64,1,IPD_IPD_CTL_STATUS_HELP,

(IPD_INT_ENB),13,IPD_INTERRUPT_ENB = IPD Interrupt Enable Register,IPD,IPD_IPD_INT_ENB_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_INT_ENB_HELP,
O,PQ_SUB-Allows an interrupt to be sent when the,Enable,Disable,53,1,IPD_IPD_INT_ENB_HELP,
O,PQ_ADD-Allows an interrupt to be sent when the,Enable,Disable,54,1,IPD_IPD_INT_ENB_HELP,
O,BC_OVR-Allows an interrupt to be sent when the,Enable,Disable,55,1,IPD_IPD_INT_ENB_HELP,
O,D_COLL-Allows an interrupt to be sent when the,Enable,Disable,56,1,IPD_IPD_INT_ENB_HELP,
O,C_COLL-Allows an interrupt to be sent when the,Enable,Disable,57,1,IPD_IPD_INT_ENB_HELP,
O,CC_OVR-Allows an interrupt to be sent when the,Enable,Disable,58,1,IPD_IPD_INT_ENB_HELP,
O,DC_OVR-Allows an interrupt to be sent when the,Enable,Disable,59,1,IPD_IPD_INT_ENB_HELP,
O,BP_SUB-Enables interrupts when a backpressure subtract,Enable,Disable,60,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR3-Enable parity error interrupts for bits,Enable,Disable,61,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR2-Enable parity error interrupts for bits,Enable,Disable,62,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR1-Enable parity error interrupts for bits,Enable,Disable,63,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR0-Enable parity error interrupts for bits,Enable,Disable,64,1,IPD_IPD_INT_ENB_HELP,

(IPD_INT_SUM),13,IPD_INTERRUPT_SUM = IPD Interrupt Summary Register,IPD,IPD_IPD_INT_SUM_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_INT_SUM_HELP,
O,PQ_SUB-Set when a port=qos does an sub to the count,Enable,Disable,53,1,IPD_IPD_INT_SUM_HELP,
O,PQ_ADD-Set when a port=qos does an add to the count,Enable,Disable,54,1,IPD_IPD_INT_SUM_HELP,
O,BC_OVR-Set when the byte=count to send to IOB overflows.,Enable,Disable,55,1,IPD_IPD_INT_SUM_HELP,
O,D_COLL-Set when the packet/WQE data to be sent to IOB,Enable,Disable,56,1,IPD_IPD_INT_SUM_HELP,
O,C_COLL-Set when the packet/WQE commands to be sent to IOB,Enable,Disable,57,1,IPD_IPD_INT_SUM_HELP,
O,CC_OVR-Set when the command credits to the IOB overflow.,Enable,Disable,58,1,IPD_IPD_INT_SUM_HELP,
O,DC_OVR-Set when the data credits to the IOB overflow.,Enable,Disable,59,1,IPD_IPD_INT_SUM_HELP,
O,BP_SUB-Set when a backpressure subtract is done with a,Enable,Disable,60,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR3-Set when a parity error is dected for bits,Enable,Disable,61,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR2-Set when a parity error is dected for bits,Enable,Disable,62,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR1-Set when a parity error is dected for bits,Enable,Disable,63,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR0-Set when a parity error is dected for bits,Enable,Disable,64,1,IPD_IPD_INT_SUM_HELP,

(IPD_NOT_1ST_MBUFF_SKIP),2,IPD Not First MBUFF Word Skip Size,IPD,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of any,59,6,Hex,2,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,

(IPD_PACKET_MBUFF_SIZE),2,IPD's PACKET MUBUF Size In Words,IPD,IPD_IPD_PACKET_MBUFF_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_PACKET_MBUFF_SIZE_HELP,
T,MB_SIZE-The number of 8=byte words in a MBUF.,53,12,Hex,3,IPD_IPD_PACKET_MBUFF_SIZE_HELP,

(IPD_PKT_PTR_VALID),2,IPD's Packet Pointer Valid,IPD,IPD_IPD_PKT_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_PKT_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_PKT_PTR_VALID_HELP,

(IPD_PORT0_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT0_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,

(IPD_PORT1_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT1_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,

(IPD_PORT2_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT2_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,

(IPD_PORT3_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT3_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,

(IPD_PORT16_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT16_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,

(IPD_PORT17_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT17_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,

(IPD_PORT18_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT18_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,

(IPD_PORT19_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT19_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,

(IPD_PORT32_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT32_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,

(IPD_PORT33_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT33_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,

(IPD_PORT34_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT34_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,

(IPD_PORT35_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT35_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,

(IPD_PORT36_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,

(IPD_PORT37_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,

(IPD_PORT38_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,

(IPD_PORT39_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,

(IPD_PORT40_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP,

(IPD_PORT41_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP,

(IPD_PORT44_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP,

(IPD_PORT45_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP,

(IPD_PORT46_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP,

(IPD_PORT47_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR36),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR37),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR38),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR39),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR40),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR40_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR40_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR40_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR41),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR41_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR41_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR41_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR42),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR42_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR42_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR42_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR43),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR43_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR43_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR43_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR44),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR44_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR44_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR44_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR45),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR45_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR45_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR45_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR46),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR46_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR46_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR46_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR47),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR47_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR47_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR47_HELP,

(IPD_PORT_BP_COUNTERS_PAIR0),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,

(IPD_PORT_BP_COUNTERS_PAIR1),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,

(IPD_PORT_BP_COUNTERS_PAIR2),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,

(IPD_PORT_BP_COUNTERS_PAIR3),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP,

(IPD_PORT_BP_COUNTERS_PAIR16),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP,

(IPD_PORT_BP_COUNTERS_PAIR17),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP,

(IPD_PORT_BP_COUNTERS_PAIR18),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP,

(IPD_PORT_BP_COUNTERS_PAIR19),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP,

(IPD_PORT_BP_COUNTERS_PAIR32),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,

(IPD_PORT_BP_COUNTERS_PAIR33),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,

(IPD_PORT_BP_COUNTERS_PAIR34),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP,

(IPD_PORT_BP_COUNTERS_PAIR35),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP,

(IPD_PORT_QOS_0_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_0_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_0_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_0_CNT_HELP,

(IPD_PORT_QOS_1_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_1_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_1_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_1_CNT_HELP,

(IPD_PORT_QOS_2_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_2_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_2_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_2_CNT_HELP,

(IPD_PORT_QOS_3_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_3_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_3_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_3_CNT_HELP,

(IPD_PORT_QOS_4_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_4_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_4_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_4_CNT_HELP,

(IPD_PORT_QOS_5_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_5_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_5_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_5_CNT_HELP,

(IPD_PORT_QOS_6_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_6_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_6_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_6_CNT_HELP,

(IPD_PORT_QOS_7_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_7_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_7_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_7_CNT_HELP,

(IPD_PORT_QOS_8_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_8_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_8_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_8_CNT_HELP,

(IPD_PORT_QOS_9_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_9_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_9_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_9_CNT_HELP,

(IPD_PORT_QOS_10_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_10_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_10_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_10_CNT_HELP,

(IPD_PORT_QOS_11_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_11_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_11_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_11_CNT_HELP,

(IPD_PORT_QOS_12_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_12_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_12_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_12_CNT_HELP,

(IPD_PORT_QOS_13_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_13_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_13_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_13_CNT_HELP,

(IPD_PORT_QOS_14_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_14_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_14_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_14_CNT_HELP,

(IPD_PORT_QOS_15_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_15_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_15_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_15_CNT_HELP,

(IPD_PORT_QOS_16_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_16_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_16_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_16_CNT_HELP,

(IPD_PORT_QOS_17_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_17_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_17_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_17_CNT_HELP,

(IPD_PORT_QOS_18_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_18_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_18_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_18_CNT_HELP,

(IPD_PORT_QOS_19_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_19_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_19_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_19_CNT_HELP,

(IPD_PORT_QOS_20_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_20_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_20_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_20_CNT_HELP,

(IPD_PORT_QOS_21_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_21_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_21_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_21_CNT_HELP,

(IPD_PORT_QOS_22_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_22_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_22_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_22_CNT_HELP,

(IPD_PORT_QOS_23_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_23_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_23_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_23_CNT_HELP,

(IPD_PORT_QOS_24_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_24_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_24_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_24_CNT_HELP,

(IPD_PORT_QOS_25_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_25_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_25_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_25_CNT_HELP,

(IPD_PORT_QOS_26_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_26_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_26_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_26_CNT_HELP,

(IPD_PORT_QOS_27_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_27_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_27_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_27_CNT_HELP,

(IPD_PORT_QOS_28_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_28_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_28_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_28_CNT_HELP,

(IPD_PORT_QOS_29_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_29_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_29_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_29_CNT_HELP,

(IPD_PORT_QOS_30_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_30_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_30_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_30_CNT_HELP,

(IPD_PORT_QOS_31_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_31_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_31_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_31_CNT_HELP,

(IPD_PORT_QOS_128_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_128_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_128_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_128_CNT_HELP,

(IPD_PORT_QOS_129_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_129_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_129_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_129_CNT_HELP,

(IPD_PORT_QOS_130_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_130_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_130_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_130_CNT_HELP,

(IPD_PORT_QOS_131_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_131_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_131_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_131_CNT_HELP,

(IPD_PORT_QOS_132_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_132_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_132_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_132_CNT_HELP,

(IPD_PORT_QOS_133_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_133_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_133_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_133_CNT_HELP,

(IPD_PORT_QOS_134_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_134_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_134_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_134_CNT_HELP,

(IPD_PORT_QOS_135_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_135_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_135_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_135_CNT_HELP,

(IPD_PORT_QOS_136_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_136_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_136_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_136_CNT_HELP,

(IPD_PORT_QOS_137_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_137_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_137_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_137_CNT_HELP,

(IPD_PORT_QOS_138_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_138_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_138_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_138_CNT_HELP,

(IPD_PORT_QOS_139_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_139_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_139_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_139_CNT_HELP,

(IPD_PORT_QOS_140_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_140_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_140_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_140_CNT_HELP,

(IPD_PORT_QOS_141_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_141_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_141_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_141_CNT_HELP,

(IPD_PORT_QOS_142_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_142_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_142_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_142_CNT_HELP,

(IPD_PORT_QOS_143_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_143_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_143_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_143_CNT_HELP,

(IPD_PORT_QOS_144_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_144_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_144_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_144_CNT_HELP,

(IPD_PORT_QOS_145_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_145_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_145_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_145_CNT_HELP,

(IPD_PORT_QOS_146_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_146_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_146_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_146_CNT_HELP,

(IPD_PORT_QOS_147_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_147_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_147_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_147_CNT_HELP,

(IPD_PORT_QOS_148_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_148_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_148_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_148_CNT_HELP,

(IPD_PORT_QOS_149_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_149_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_149_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_149_CNT_HELP,

(IPD_PORT_QOS_150_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_150_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_150_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_150_CNT_HELP,

(IPD_PORT_QOS_151_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_151_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_151_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_151_CNT_HELP,

(IPD_PORT_QOS_152_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_152_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_152_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_152_CNT_HELP,

(IPD_PORT_QOS_153_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_153_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_153_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_153_CNT_HELP,

(IPD_PORT_QOS_154_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_154_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_154_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_154_CNT_HELP,

(IPD_PORT_QOS_155_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_155_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_155_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_155_CNT_HELP,

(IPD_PORT_QOS_156_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_156_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_156_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_156_CNT_HELP,

(IPD_PORT_QOS_157_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_157_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_157_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_157_CNT_HELP,

(IPD_PORT_QOS_158_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_158_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_158_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_158_CNT_HELP,

(IPD_PORT_QOS_159_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_159_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_159_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_159_CNT_HELP,

(IPD_PORT_QOS_256_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_256_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_256_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_256_CNT_HELP,

(IPD_PORT_QOS_257_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_257_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_257_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_257_CNT_HELP,

(IPD_PORT_QOS_258_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_258_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_258_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_258_CNT_HELP,

(IPD_PORT_QOS_259_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_259_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_259_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_259_CNT_HELP,

(IPD_PORT_QOS_260_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_260_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_260_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_260_CNT_HELP,

(IPD_PORT_QOS_261_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_261_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_261_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_261_CNT_HELP,

(IPD_PORT_QOS_262_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_262_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_262_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_262_CNT_HELP,

(IPD_PORT_QOS_263_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_263_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_263_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_263_CNT_HELP,

(IPD_PORT_QOS_264_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_264_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_264_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_264_CNT_HELP,

(IPD_PORT_QOS_265_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_265_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_265_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_265_CNT_HELP,

(IPD_PORT_QOS_266_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_266_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_266_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_266_CNT_HELP,

(IPD_PORT_QOS_267_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_267_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_267_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_267_CNT_HELP,

(IPD_PORT_QOS_268_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_268_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_268_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_268_CNT_HELP,

(IPD_PORT_QOS_269_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_269_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_269_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_269_CNT_HELP,

(IPD_PORT_QOS_270_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_270_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_270_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_270_CNT_HELP,

(IPD_PORT_QOS_271_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_271_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_271_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_271_CNT_HELP,

(IPD_PORT_QOS_272_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_272_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_272_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_272_CNT_HELP,

(IPD_PORT_QOS_273_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_273_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_273_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_273_CNT_HELP,

(IPD_PORT_QOS_274_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_274_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_274_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_274_CNT_HELP,

(IPD_PORT_QOS_275_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_275_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_275_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_275_CNT_HELP,

(IPD_PORT_QOS_276_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_276_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_276_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_276_CNT_HELP,

(IPD_PORT_QOS_277_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_277_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_277_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_277_CNT_HELP,

(IPD_PORT_QOS_278_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_278_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_278_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_278_CNT_HELP,

(IPD_PORT_QOS_279_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_279_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_279_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_279_CNT_HELP,

(IPD_PORT_QOS_280_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_280_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_280_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_280_CNT_HELP,

(IPD_PORT_QOS_281_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_281_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_281_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_281_CNT_HELP,

(IPD_PORT_QOS_282_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_282_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_282_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_282_CNT_HELP,

(IPD_PORT_QOS_283_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_283_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_283_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_283_CNT_HELP,

(IPD_PORT_QOS_284_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_284_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_284_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_284_CNT_HELP,

(IPD_PORT_QOS_285_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_285_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_285_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_285_CNT_HELP,

(IPD_PORT_QOS_286_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_286_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_286_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_286_CNT_HELP,

(IPD_PORT_QOS_287_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_287_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_287_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_287_CNT_HELP,

(IPD_PORT_QOS_288_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_288_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_288_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_288_CNT_HELP,

(IPD_PORT_QOS_289_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_289_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_289_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_289_CNT_HELP,

(IPD_PORT_QOS_290_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_290_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_290_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_290_CNT_HELP,

(IPD_PORT_QOS_291_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_291_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_291_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_291_CNT_HELP,

(IPD_PORT_QOS_292_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_292_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_292_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_292_CNT_HELP,

(IPD_PORT_QOS_293_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_293_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_293_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_293_CNT_HELP,

(IPD_PORT_QOS_294_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_294_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_294_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_294_CNT_HELP,

(IPD_PORT_QOS_295_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_295_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_295_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_295_CNT_HELP,

(IPD_PORT_QOS_296_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_296_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_296_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_296_CNT_HELP,

(IPD_PORT_QOS_297_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_297_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_297_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_297_CNT_HELP,

(IPD_PORT_QOS_298_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_298_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_298_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_298_CNT_HELP,

(IPD_PORT_QOS_299_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_299_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_299_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_299_CNT_HELP,

(IPD_PORT_QOS_300_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_300_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_300_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_300_CNT_HELP,

(IPD_PORT_QOS_301_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_301_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_301_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_301_CNT_HELP,

(IPD_PORT_QOS_302_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_302_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_302_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_302_CNT_HELP,

(IPD_PORT_QOS_303_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_303_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_303_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_303_CNT_HELP,

(IPD_PORT_QOS_304_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_304_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_304_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_304_CNT_HELP,

(IPD_PORT_QOS_305_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_305_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_305_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_305_CNT_HELP,

(IPD_PORT_QOS_306_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_306_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_306_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_306_CNT_HELP,

(IPD_PORT_QOS_307_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_307_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_307_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_307_CNT_HELP,

(IPD_PORT_QOS_308_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_308_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_308_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_308_CNT_HELP,

(IPD_PORT_QOS_309_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_309_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_309_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_309_CNT_HELP,

(IPD_PORT_QOS_310_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_310_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_310_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_310_CNT_HELP,

(IPD_PORT_QOS_311_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_311_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_311_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_311_CNT_HELP,

(IPD_PORT_QOS_312_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_312_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_312_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_312_CNT_HELP,

(IPD_PORT_QOS_313_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_313_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_313_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_313_CNT_HELP,

(IPD_PORT_QOS_314_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_314_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_314_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_314_CNT_HELP,

(IPD_PORT_QOS_315_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_315_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_315_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_315_CNT_HELP,

(IPD_PORT_QOS_316_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_316_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_316_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_316_CNT_HELP,

(IPD_PORT_QOS_317_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_317_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_317_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_317_CNT_HELP,

(IPD_PORT_QOS_318_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_318_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_318_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_318_CNT_HELP,

(IPD_PORT_QOS_319_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_319_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_319_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_319_CNT_HELP,

(IPD_PORT_QOS_320_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_320_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_320_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_320_CNT_HELP,

(IPD_PORT_QOS_321_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_321_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_321_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_321_CNT_HELP,

(IPD_PORT_QOS_322_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_322_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_322_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_322_CNT_HELP,

(IPD_PORT_QOS_323_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_323_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_323_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_323_CNT_HELP,

(IPD_PORT_QOS_324_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_324_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_324_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_324_CNT_HELP,

(IPD_PORT_QOS_325_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_325_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_325_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_325_CNT_HELP,

(IPD_PORT_QOS_326_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_326_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_326_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_326_CNT_HELP,

(IPD_PORT_QOS_327_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_327_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_327_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_327_CNT_HELP,

(IPD_PORT_QOS_328_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_328_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_328_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_328_CNT_HELP,

(IPD_PORT_QOS_329_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_329_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_329_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_329_CNT_HELP,

(IPD_PORT_QOS_330_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_330_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_330_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_330_CNT_HELP,

(IPD_PORT_QOS_331_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_331_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_331_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_331_CNT_HELP,

(IPD_PORT_QOS_332_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_332_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_332_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_332_CNT_HELP,

(IPD_PORT_QOS_333_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_333_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_333_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_333_CNT_HELP,

(IPD_PORT_QOS_334_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_334_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_334_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_334_CNT_HELP,

(IPD_PORT_QOS_335_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_335_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_335_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_335_CNT_HELP,

(IPD_PORT_QOS_352_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_352_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_352_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_352_CNT_HELP,

(IPD_PORT_QOS_353_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_353_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_353_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_353_CNT_HELP,

(IPD_PORT_QOS_354_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_354_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_354_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_354_CNT_HELP,

(IPD_PORT_QOS_355_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_355_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_355_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_355_CNT_HELP,

(IPD_PORT_QOS_356_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_356_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_356_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_356_CNT_HELP,

(IPD_PORT_QOS_357_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_357_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_357_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_357_CNT_HELP,

(IPD_PORT_QOS_358_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_358_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_358_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_358_CNT_HELP,

(IPD_PORT_QOS_359_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_359_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_359_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_359_CNT_HELP,

(IPD_PORT_QOS_360_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_360_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_360_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_360_CNT_HELP,

(IPD_PORT_QOS_361_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_361_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_361_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_361_CNT_HELP,

(IPD_PORT_QOS_362_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_362_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_362_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_362_CNT_HELP,

(IPD_PORT_QOS_363_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_363_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_363_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_363_CNT_HELP,

(IPD_PORT_QOS_364_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_364_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_364_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_364_CNT_HELP,

(IPD_PORT_QOS_365_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_365_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_365_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_365_CNT_HELP,

(IPD_PORT_QOS_366_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_366_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_366_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_366_CNT_HELP,

(IPD_PORT_QOS_367_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_367_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_367_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_367_CNT_HELP,

(IPD_PORT_QOS_368_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_368_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_368_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_368_CNT_HELP,

(IPD_PORT_QOS_369_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_369_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_369_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_369_CNT_HELP,

(IPD_PORT_QOS_370_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_370_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_370_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_370_CNT_HELP,

(IPD_PORT_QOS_371_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_371_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_371_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_371_CNT_HELP,

(IPD_PORT_QOS_372_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_372_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_372_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_372_CNT_HELP,

(IPD_PORT_QOS_373_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_373_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_373_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_373_CNT_HELP,

(IPD_PORT_QOS_374_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_374_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_374_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_374_CNT_HELP,

(IPD_PORT_QOS_375_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_375_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_375_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_375_CNT_HELP,

(IPD_PORT_QOS_376_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_376_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_376_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_376_CNT_HELP,

(IPD_PORT_QOS_377_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_377_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_377_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_377_CNT_HELP,

(IPD_PORT_QOS_378_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_378_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_378_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_378_CNT_HELP,

(IPD_PORT_QOS_379_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_379_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_379_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_379_CNT_HELP,

(IPD_PORT_QOS_380_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_380_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_380_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_380_CNT_HELP,

(IPD_PORT_QOS_381_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_381_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_381_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_381_CNT_HELP,

(IPD_PORT_QOS_382_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_382_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_382_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_382_CNT_HELP,

(IPD_PORT_QOS_383_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_383_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_383_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_383_CNT_HELP,

(IPD_PORT_QOS_INT0),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT0_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT0_HELP,

(IPD_PORT_QOS_INT2),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT2_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT2_HELP,

(IPD_PORT_QOS_INT4),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT4_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT4_HELP,

(IPD_PORT_QOS_INT5),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT5_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT5_HELP,

(IPD_PORT_QOS_INT_ENB0),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB0_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB0_HELP,

(IPD_PORT_QOS_INT_ENB2),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB2_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB2_HELP,

(IPD_PORT_QOS_INT_ENB4),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB4_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB4_HELP,

(IPD_PORT_QOS_INT_ENB5),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB5_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB5_HELP,

(IPD_PRC_HOLD_PTR_FIFO_CTL),6,IPD's PRC Holding Pointer FIFO Control,IPD,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,25,Hex,7,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that COULD be,26,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PRADDR-Present Packet=Pointer read address.,29,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=holding=fifo.,32,29,Hex,8,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable that controls the,Enable,Disable,61,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the holding.,62,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,

(IPD_PRC_PORT_PTR_FIFO_CTL),5,IPD's PRC PORT Pointer FIFO Control,IPD,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that are in,21,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=port=ptr=fifo.,28,29,Hex,8,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,57,1,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the port,58,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,

(IPD_PTR_COUNT),6,IPD Page Pointer Count,IPD,IPD_IPD_PTR_COUNT_HELP
T,Reserved-Reserved,1,45,Hex,12,IPD_IPD_PTR_COUNT_HELP,
O,PKTV_CNT-PKT Ptr Valid.,Enable,Disable,46,1,IPD_IPD_PTR_COUNT_HELP,
O,WQEV_CNT-WQE Ptr Valid. This value is '1' when a WQE,Enable,Disable,47,1,IPD_IPD_PTR_COUNT_HELP,
T,PFIF_CNT-See PKT_PCNT.,48,3,Hex,1,IPD_IPD_PTR_COUNT_HELP,
T,PKT_PCNT-This value plus PFIF_CNT plus,51,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,
T,WQE_PCNT-Number of page pointers for WQE storage that are,58,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,

(IPD_PWP_PTR_FIFO_CTL),7,IPD's PWP Pointer FIFO Control,IPD,IPD_IPD_PWP_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,3,Hex,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,MAX_CNTS-Maximum number of Packet=Pointers or WQE=Pointers,4,7,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,WRADDR-Present FIFO WQE Read address.,11,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PRADDR-Present FIFO Packet Read address.,19,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PTR-The output of the pwp_fifo.,27,29,Hex,8,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,56,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the pwp_fifo.,57,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,

(IPD_QOS0_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS0_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,

(IPD_QOS1_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS1_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,

(IPD_QOS2_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS2_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,

(IPD_QOS3_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS3_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,

(IPD_QOS4_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS4_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,

(IPD_QOS5_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS5_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,

(IPD_QOS6_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS6_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,

(IPD_QOS7_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS7_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,

(IPD_QUE0_FREE_PAGE_CNT),2,IPD Queue0 Free Page Count,IPD,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,
T,Q0_PCNT-Number of Queue=0 Page Pointers Available.,33,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,

(IPD_RED_PORT_ENABLE),3,IPD RED Port Enable,IPD,IPD_IPD_RED_PORT_ENABLE_HELP
T,PRB_DLY-Number (core clocks periods + 68) * 8 to wait,1,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,AVG_DLY-Number (core clocks periods + 10) * 8 to wait,15,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,PRT_ENB-The bit position will enable the corresponding,29,36,Hex,9,IPD_IPD_RED_PORT_ENABLE_HELP,

(IPD_RED_PORT_ENABLE2),2,IPD RED Port Enable2,IPD,IPD_IPD_RED_PORT_ENABLE2_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_RED_PORT_ENABLE2_HELP,
T,PRT_ENB-Bits 11=0 corresponds to ports 47=36. These bits,53,12,Hex,3,IPD_IPD_RED_PORT_ENABLE2_HELP,

(IPD_RED_QUE0_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE0_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE0_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE0_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE0_PARAM_HELP,

(IPD_RED_QUE1_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE1_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE1_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE1_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE1_PARAM_HELP,

(IPD_RED_QUE2_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE2_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE2_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE2_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE2_PARAM_HELP,

(IPD_RED_QUE3_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE3_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE3_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE3_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE3_PARAM_HELP,

(IPD_RED_QUE4_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE4_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE4_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE4_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE4_PARAM_HELP,

(IPD_RED_QUE5_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE5_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE5_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE5_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE5_PARAM_HELP,

(IPD_RED_QUE6_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE6_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE6_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE6_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE6_PARAM_HELP,

(IPD_RED_QUE7_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE7_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE7_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE7_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE7_PARAM_HELP,

(IPD_SUB_PORT_BP_PAGE_CNT),3,IPD Subtract Port Backpressure Page Count,IPD,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,33,Hex,9,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PORT-The port to add the PAGE_CNT field to.,34,6,Hex,2,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers to add to,40,25,Hex,7,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,

(IPD_SUB_PORT_FCS),4,IPD Subtract Ports FCS Register,IPD,IPD_IPD_SUB_PORT_FCS_HELP
T,Reserved-Reserved,1,24,Hex,6,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT2-When set '1' the port corresponding to the bit,25,4,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,
T,Reserved-Reserved,29,4,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT-When set '1' the port corresponding to the bit,33,32,Hex,8,IPD_IPD_SUB_PORT_FCS_HELP,

(IPD_SUB_PORT_QOS_CNT),3,IPD Subtract Port QOS Count,IPD,IPD_IPD_SUB_PORT_QOS_CNT_HELP
T,Reserved-Reserved,1,23,Hex,6,IPD_IPD_SUB_PORT_QOS_CNT_HELP,
T,PORT_QOS-The port to add the CNT field to.,24,9,Hex,3,IPD_IPD_SUB_PORT_QOS_CNT_HELP,
T,CNT-The value to be added to the register selected,33,32,Hex,8,IPD_IPD_SUB_PORT_QOS_CNT_HELP,

(IPD_WQE_FPA_QUEUE),2,IPD Work-Queue-Entry FPA Page Size,IPD,IPD_IPD_WQE_FPA_QUEUE_HELP
T,Reserved-Reserved,1,61,Hex,16,IPD_IPD_WQE_FPA_QUEUE_HELP,
T,WQE_POOL-Which FPA Queue to fetch page=pointers,62,3,Hex,1,IPD_IPD_WQE_FPA_QUEUE_HELP,

(IPD_WQE_PTR_VALID),2,IPD's WQE Pointer Valid,IPD,IPD_IPD_WQE_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_WQE_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_WQE_PTR_VALID_HELP,

(KEY_BIST_REG),4,KEY's BIST Status Register,KEY,KEY_KEY_BIST_REG_HELP
T,Reserved-Reserved,1,61,Hex,16,KEY_KEY_BIST_REG_HELP,
O,RRC-RRC bist status.,Enable,Disable,62,1,KEY_KEY_BIST_REG_HELP,
O,MEM1-MEM = 1 bist status.,Enable,Disable,63,1,KEY_KEY_BIST_REG_HELP,
O,MEM0-MEM = 0 bist status.,Enable,Disable,64,1,KEY_KEY_BIST_REG_HELP,

(KEY_CTL_STATUS),3,KEY's Control/Status Register,KEY,KEY_KEY_CTL_STATUS_HELP
T,Reserved-Reserved,1,50,Hex,13,KEY_KEY_CTL_STATUS_HELP,
T,MEM1_ERR-Causes a flip of the ECC bit associated 38:32,51,7,Hex,2,KEY_KEY_CTL_STATUS_HELP,
T,MEM0_ERR-Causes a flip of the ECC bit associated 38:32,58,7,Hex,2,KEY_KEY_CTL_STATUS_HELP,

(KEY_INT_ENB),5,KEY's Interrupt Enable,KEY,KEY_KEY_INT_ENB_HELP
T,Reserved-Reserved,1,60,Hex,15,KEY_KEY_INT_ENB_HELP,
O,KED1_DBE-When set (1) and bit 3 of the KEY_INT_SUM,Enable,Disable,61,1,KEY_KEY_INT_ENB_HELP,
O,KED1_SBE-When set (1) and bit 2 of the KEY_INT_SUM,Enable,Disable,62,1,KEY_KEY_INT_ENB_HELP,
O,KED0_DBE-When set (1) and bit 1 of the KEY_INT_SUM,Enable,Disable,63,1,KEY_KEY_INT_ENB_HELP,
O,KED0_SBE-When set (1) and bit 0 of the KEY_INT_SUM,Enable,Disable,64,1,KEY_KEY_INT_ENB_HELP,

(KEY_INT_SUM),5,KEY's Interrupt Summary Register,KEY,KEY_KEY_INT_SUM_HELP
T,Reserved-Reserved,1,60,Hex,15,KEY_KEY_INT_SUM_HELP,
O,KED1_DBE-,Enable,Disable,61,1,KEY_KEY_INT_SUM_HELP,
O,KED1_SBE-,Enable,Disable,62,1,KEY_KEY_INT_SUM_HELP,
O,KED0_DBE-,Enable,Disable,63,1,KEY_KEY_INT_SUM_HELP,
O,KED0_SBE-,Enable,Disable,64,1,KEY_KEY_INT_SUM_HELP,

(L2C_BIG_CTL),4,L2C Big memory control register,L2C,L2C_L2C_BIG_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,L2C_L2C_BIG_CTL_HELP,
T,MAXDRAM-Amount of configured DRAM,57,4,Hex,1,L2C_L2C_BIG_CTL_HELP,
T,Reserved-Reserved,61,3,Hex,1,L2C_L2C_BIG_CTL_HELP,
O,DISABLE-When set disables the BIGWR/BIGRD logic completely,Enable,Disable,64,1,L2C_L2C_BIG_CTL_HELP,

(L2C_BST),12,L2C BIST Status,L2C,L2C_L2C_BST_HELP
T,Reserved-Reserved,1,22,Hex,6,L2C_L2C_BST_HELP,
T,DUTFL-BIST failure status for PP0=9 DUT,23,10,Hex,3,L2C_L2C_BST_HELP,
T,Reserved-Reserved,33,15,Hex,4,L2C_L2C_BST_HELP,
O,IOCCMDFL-BIST failure status for IOCCMD,Enable,Disable,48,1,L2C_L2C_BST_HELP,
T,Reserved-Reserved,49,3,Hex,1,L2C_L2C_BST_HELP,
O,IOCDATFL-BIST failure status for IOCDAT,Enable,Disable,52,1,L2C_L2C_BST_HELP,
T,Reserved-Reserved,53,3,Hex,1,L2C_L2C_BST_HELP,
O,DUTRESFL-BIST failure status for DUTRES,Enable,Disable,56,1,L2C_L2C_BST_HELP,
T,Reserved-Reserved,57,3,Hex,1,L2C_L2C_BST_HELP,
O,VRTFL-BIST failure status for VRT0,Enable,Disable,60,1,L2C_L2C_BST_HELP,
T,Reserved-Reserved,61,3,Hex,1,L2C_L2C_BST_HELP,
O,TDFFL-BIST failure status for TDF0,Enable,Disable,64,1,L2C_L2C_BST_HELP,

(L2C_BST_MEM0),5,L2C MEM BIST Status,L2C,L2C_L2C_BST_MEM0_HELP
O,START_BIST-When written to 1 starts BIST.  Will read 1 until,Enable,Disable,1,1,L2C_L2C_BST_MEM0_HELP,
O,CLEAR_BIST-When BIST is triggered run clear BIST (see Note),Enable,Disable,2,1,L2C_L2C_BST_MEM0_HELP,
T,Reserved-Reserved,3,57,Hex,15,L2C_L2C_BST_MEM0_HELP,
O,RDFFL-BIST failure status for RDF,Enable,Disable,60,1,L2C_L2C_BST_MEM0_HELP,
T,VBFFL-BIST failure status for VBF0=3,61,4,Hex,1,L2C_L2C_BST_MEM0_HELP,

(L2C_BST_TDT0),5,L2C TAD DaTa BIST Status,L2C,L2C_L2C_BST_TDT0_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_BST_TDT0_HELP,
T,FBFRSPFL-BIST failure status for quad 0=7 FBF RSP read port,33,8,Hex,2,L2C_L2C_BST_TDT0_HELP,
T,SBFFL-BIST failure status for quad 0=7 SBF,41,8,Hex,2,L2C_L2C_BST_TDT0_HELP,
T,FBFFL-BIST failure status for quad 0=7 FBF WRP read port,49,8,Hex,2,L2C_L2C_BST_TDT0_HELP,
T,L2DFL-BIST failure status for quad 0=7 L2D,57,8,Hex,2,L2C_L2C_BST_TDT0_HELP,

(L2C_BST_TTG0),3,L2C TAD TaG BIST Status,L2C,L2C_L2C_BST_TTG0_HELP
T,Reserved-Reserved,1,47,Hex,12,L2C_L2C_BST_TTG0_HELP,
O,LRUFL-BIST failure status for tag LRU,Enable,Disable,48,1,L2C_L2C_BST_TTG0_HELP,
T,TAGFL-BIST failure status for tag ways 0=15,49,16,Hex,4,L2C_L2C_BST_TTG0_HELP,

(L2C_COP0_MAP0),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP0_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP0_HELP,

(L2C_COP0_MAP1),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1_HELP,

(L2C_COP0_MAP2),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP2_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP2_HELP,

(L2C_COP0_MAP3),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP3_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP3_HELP,

(L2C_COP0_MAP4),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP4_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP4_HELP,

(L2C_COP0_MAP5),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP5_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP5_HELP,

(L2C_COP0_MAP6),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP6_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP6_HELP,

(L2C_COP0_MAP7),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP7_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP7_HELP,

(L2C_COP0_MAP8),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP8_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP8_HELP,

(L2C_COP0_MAP9),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP9_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP9_HELP,

(L2C_COP0_MAP10),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP10_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP10_HELP,

(L2C_COP0_MAP11),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP11_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP11_HELP,

(L2C_COP0_MAP12),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP12_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP12_HELP,

(L2C_COP0_MAP13),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP13_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP13_HELP,

(L2C_COP0_MAP14),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP14_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP14_HELP,

(L2C_COP0_MAP15),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP15_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP15_HELP,

(L2C_COP0_MAP16),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16_HELP,

(L2C_COP0_MAP17),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP17_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP17_HELP,

(L2C_COP0_MAP18),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP18_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP18_HELP,

(L2C_COP0_MAP19),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP19_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP19_HELP,

(L2C_COP0_MAP20),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP20_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP20_HELP,

(L2C_COP0_MAP21),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP21_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP21_HELP,

(L2C_COP0_MAP22),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP22_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP22_HELP,

(L2C_COP0_MAP23),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP23_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP23_HELP,

(L2C_COP0_MAP24),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP24_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP24_HELP,

(L2C_COP0_MAP25),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP25_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP25_HELP,

(L2C_COP0_MAP26),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP26_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP26_HELP,

(L2C_COP0_MAP27),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP27_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP27_HELP,

(L2C_COP0_MAP28),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP28_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP28_HELP,

(L2C_COP0_MAP29),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP29_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP29_HELP,

(L2C_COP0_MAP30),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP30_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP30_HELP,

(L2C_COP0_MAP31),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP31_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP31_HELP,

(L2C_COP0_MAP32),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP32_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP32_HELP,

(L2C_COP0_MAP33),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP33_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP33_HELP,

(L2C_COP0_MAP34),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP34_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP34_HELP,

(L2C_COP0_MAP35),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP35_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP35_HELP,

(L2C_COP0_MAP36),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP36_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP36_HELP,

(L2C_COP0_MAP37),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP37_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP37_HELP,

(L2C_COP0_MAP38),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP38_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP38_HELP,

(L2C_COP0_MAP39),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP39_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP39_HELP,

(L2C_COP0_MAP40),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP40_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP40_HELP,

(L2C_COP0_MAP41),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP41_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP41_HELP,

(L2C_COP0_MAP42),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP42_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP42_HELP,

(L2C_COP0_MAP43),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP43_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP43_HELP,

(L2C_COP0_MAP44),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP44_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP44_HELP,

(L2C_COP0_MAP45),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP45_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP45_HELP,

(L2C_COP0_MAP46),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP46_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP46_HELP,

(L2C_COP0_MAP47),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP47_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP47_HELP,

(L2C_COP0_MAP48),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP48_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP48_HELP,

(L2C_COP0_MAP49),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP49_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP49_HELP,

(L2C_COP0_MAP50),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP50_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP50_HELP,

(L2C_COP0_MAP51),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP51_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP51_HELP,

(L2C_COP0_MAP52),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP52_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP52_HELP,

(L2C_COP0_MAP53),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP53_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP53_HELP,

(L2C_COP0_MAP54),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP54_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP54_HELP,

(L2C_COP0_MAP55),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP55_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP55_HELP,

(L2C_COP0_MAP56),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP56_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP56_HELP,

(L2C_COP0_MAP57),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP57_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP57_HELP,

(L2C_COP0_MAP58),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP58_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP58_HELP,

(L2C_COP0_MAP59),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP59_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP59_HELP,

(L2C_COP0_MAP60),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP60_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP60_HELP,

(L2C_COP0_MAP61),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP61_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP61_HELP,

(L2C_COP0_MAP62),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP62_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP62_HELP,

(L2C_COP0_MAP63),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP63_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP63_HELP,

(L2C_COP0_MAP64),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP64_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP64_HELP,

(L2C_COP0_MAP65),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP65_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP65_HELP,

(L2C_COP0_MAP66),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP66_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP66_HELP,

(L2C_COP0_MAP67),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP67_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP67_HELP,

(L2C_COP0_MAP68),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP68_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP68_HELP,

(L2C_COP0_MAP69),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP69_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP69_HELP,

(L2C_COP0_MAP70),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP70_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP70_HELP,

(L2C_COP0_MAP71),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP71_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP71_HELP,

(L2C_COP0_MAP72),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP72_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP72_HELP,

(L2C_COP0_MAP73),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP73_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP73_HELP,

(L2C_COP0_MAP74),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP74_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP74_HELP,

(L2C_COP0_MAP75),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP75_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP75_HELP,

(L2C_COP0_MAP76),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP76_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP76_HELP,

(L2C_COP0_MAP77),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP77_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP77_HELP,

(L2C_COP0_MAP78),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP78_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP78_HELP,

(L2C_COP0_MAP79),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP79_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP79_HELP,

(L2C_COP0_MAP80),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP80_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP80_HELP,

(L2C_COP0_MAP81),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP81_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP81_HELP,

(L2C_COP0_MAP82),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP82_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP82_HELP,

(L2C_COP0_MAP83),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP83_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP83_HELP,

(L2C_COP0_MAP84),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP84_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP84_HELP,

(L2C_COP0_MAP85),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP85_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP85_HELP,

(L2C_COP0_MAP86),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP86_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP86_HELP,

(L2C_COP0_MAP87),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP87_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP87_HELP,

(L2C_COP0_MAP88),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP88_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP88_HELP,

(L2C_COP0_MAP89),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP89_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP89_HELP,

(L2C_COP0_MAP90),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP90_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP90_HELP,

(L2C_COP0_MAP91),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP91_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP91_HELP,

(L2C_COP0_MAP92),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP92_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP92_HELP,

(L2C_COP0_MAP93),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP93_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP93_HELP,

(L2C_COP0_MAP94),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP94_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP94_HELP,

(L2C_COP0_MAP95),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP95_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP95_HELP,

(L2C_COP0_MAP96),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP96_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP96_HELP,

(L2C_COP0_MAP97),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP97_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP97_HELP,

(L2C_COP0_MAP98),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP98_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP98_HELP,

(L2C_COP0_MAP99),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP99_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP99_HELP,

(L2C_COP0_MAP100),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP100_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP100_HELP,

(L2C_COP0_MAP101),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP101_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP101_HELP,

(L2C_COP0_MAP102),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP102_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP102_HELP,

(L2C_COP0_MAP103),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP103_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP103_HELP,

(L2C_COP0_MAP104),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP104_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP104_HELP,

(L2C_COP0_MAP105),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP105_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP105_HELP,

(L2C_COP0_MAP106),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP106_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP106_HELP,

(L2C_COP0_MAP107),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP107_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP107_HELP,

(L2C_COP0_MAP108),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP108_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP108_HELP,

(L2C_COP0_MAP109),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP109_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP109_HELP,

(L2C_COP0_MAP110),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP110_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP110_HELP,

(L2C_COP0_MAP111),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP111_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP111_HELP,

(L2C_COP0_MAP112),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP112_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP112_HELP,

(L2C_COP0_MAP113),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP113_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP113_HELP,

(L2C_COP0_MAP114),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP114_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP114_HELP,

(L2C_COP0_MAP115),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP115_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP115_HELP,

(L2C_COP0_MAP116),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP116_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP116_HELP,

(L2C_COP0_MAP117),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP117_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP117_HELP,

(L2C_COP0_MAP118),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP118_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP118_HELP,

(L2C_COP0_MAP119),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP119_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP119_HELP,

(L2C_COP0_MAP120),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP120_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP120_HELP,

(L2C_COP0_MAP121),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP121_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP121_HELP,

(L2C_COP0_MAP122),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP122_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP122_HELP,

(L2C_COP0_MAP123),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP123_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP123_HELP,

(L2C_COP0_MAP124),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP124_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP124_HELP,

(L2C_COP0_MAP125),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP125_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP125_HELP,

(L2C_COP0_MAP126),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP126_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP126_HELP,

(L2C_COP0_MAP127),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP127_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP127_HELP,

(L2C_COP0_MAP128),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP128_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP128_HELP,

(L2C_COP0_MAP129),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP129_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP129_HELP,

(L2C_COP0_MAP130),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP130_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP130_HELP,

(L2C_COP0_MAP131),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP131_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP131_HELP,

(L2C_COP0_MAP132),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP132_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP132_HELP,

(L2C_COP0_MAP133),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP133_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP133_HELP,

(L2C_COP0_MAP134),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP134_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP134_HELP,

(L2C_COP0_MAP135),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP135_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP135_HELP,

(L2C_COP0_MAP136),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP136_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP136_HELP,

(L2C_COP0_MAP137),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP137_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP137_HELP,

(L2C_COP0_MAP138),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP138_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP138_HELP,

(L2C_COP0_MAP139),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP139_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP139_HELP,

(L2C_COP0_MAP140),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP140_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP140_HELP,

(L2C_COP0_MAP141),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP141_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP141_HELP,

(L2C_COP0_MAP142),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP142_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP142_HELP,

(L2C_COP0_MAP143),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP143_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP143_HELP,

(L2C_COP0_MAP144),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP144_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP144_HELP,

(L2C_COP0_MAP145),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP145_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP145_HELP,

(L2C_COP0_MAP146),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP146_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP146_HELP,

(L2C_COP0_MAP147),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP147_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP147_HELP,

(L2C_COP0_MAP148),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP148_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP148_HELP,

(L2C_COP0_MAP149),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP149_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP149_HELP,

(L2C_COP0_MAP150),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP150_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP150_HELP,

(L2C_COP0_MAP151),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP151_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP151_HELP,

(L2C_COP0_MAP152),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP152_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP152_HELP,

(L2C_COP0_MAP153),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP153_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP153_HELP,

(L2C_COP0_MAP154),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP154_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP154_HELP,

(L2C_COP0_MAP155),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP155_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP155_HELP,

(L2C_COP0_MAP156),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP156_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP156_HELP,

(L2C_COP0_MAP157),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP157_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP157_HELP,

(L2C_COP0_MAP158),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP158_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP158_HELP,

(L2C_COP0_MAP159),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP159_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP159_HELP,

(L2C_COP0_MAP160),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP160_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP160_HELP,

(L2C_COP0_MAP161),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP161_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP161_HELP,

(L2C_COP0_MAP162),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP162_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP162_HELP,

(L2C_COP0_MAP163),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP163_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP163_HELP,

(L2C_COP0_MAP164),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP164_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP164_HELP,

(L2C_COP0_MAP165),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP165_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP165_HELP,

(L2C_COP0_MAP166),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP166_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP166_HELP,

(L2C_COP0_MAP167),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP167_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP167_HELP,

(L2C_COP0_MAP168),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP168_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP168_HELP,

(L2C_COP0_MAP169),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP169_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP169_HELP,

(L2C_COP0_MAP170),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP170_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP170_HELP,

(L2C_COP0_MAP171),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP171_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP171_HELP,

(L2C_COP0_MAP172),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP172_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP172_HELP,

(L2C_COP0_MAP173),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP173_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP173_HELP,

(L2C_COP0_MAP174),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP174_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP174_HELP,

(L2C_COP0_MAP175),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP175_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP175_HELP,

(L2C_COP0_MAP176),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP176_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP176_HELP,

(L2C_COP0_MAP177),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP177_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP177_HELP,

(L2C_COP0_MAP178),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP178_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP178_HELP,

(L2C_COP0_MAP179),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP179_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP179_HELP,

(L2C_COP0_MAP180),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP180_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP180_HELP,

(L2C_COP0_MAP181),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP181_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP181_HELP,

(L2C_COP0_MAP182),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP182_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP182_HELP,

(L2C_COP0_MAP183),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP183_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP183_HELP,

(L2C_COP0_MAP184),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP184_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP184_HELP,

(L2C_COP0_MAP185),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP185_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP185_HELP,

(L2C_COP0_MAP186),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP186_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP186_HELP,

(L2C_COP0_MAP187),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP187_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP187_HELP,

(L2C_COP0_MAP188),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP188_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP188_HELP,

(L2C_COP0_MAP189),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP189_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP189_HELP,

(L2C_COP0_MAP190),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP190_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP190_HELP,

(L2C_COP0_MAP191),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP191_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP191_HELP,

(L2C_COP0_MAP192),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP192_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP192_HELP,

(L2C_COP0_MAP193),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP193_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP193_HELP,

(L2C_COP0_MAP194),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP194_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP194_HELP,

(L2C_COP0_MAP195),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP195_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP195_HELP,

(L2C_COP0_MAP196),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP196_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP196_HELP,

(L2C_COP0_MAP197),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP197_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP197_HELP,

(L2C_COP0_MAP198),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP198_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP198_HELP,

(L2C_COP0_MAP199),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP199_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP199_HELP,

(L2C_COP0_MAP200),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP200_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP200_HELP,

(L2C_COP0_MAP201),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP201_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP201_HELP,

(L2C_COP0_MAP202),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP202_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP202_HELP,

(L2C_COP0_MAP203),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP203_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP203_HELP,

(L2C_COP0_MAP204),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP204_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP204_HELP,

(L2C_COP0_MAP205),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP205_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP205_HELP,

(L2C_COP0_MAP206),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP206_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP206_HELP,

(L2C_COP0_MAP207),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP207_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP207_HELP,

(L2C_COP0_MAP208),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP208_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP208_HELP,

(L2C_COP0_MAP209),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP209_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP209_HELP,

(L2C_COP0_MAP210),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP210_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP210_HELP,

(L2C_COP0_MAP211),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP211_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP211_HELP,

(L2C_COP0_MAP212),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP212_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP212_HELP,

(L2C_COP0_MAP213),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP213_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP213_HELP,

(L2C_COP0_MAP214),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP214_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP214_HELP,

(L2C_COP0_MAP215),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP215_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP215_HELP,

(L2C_COP0_MAP216),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP216_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP216_HELP,

(L2C_COP0_MAP217),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP217_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP217_HELP,

(L2C_COP0_MAP218),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP218_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP218_HELP,

(L2C_COP0_MAP219),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP219_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP219_HELP,

(L2C_COP0_MAP220),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP220_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP220_HELP,

(L2C_COP0_MAP221),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP221_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP221_HELP,

(L2C_COP0_MAP222),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP222_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP222_HELP,

(L2C_COP0_MAP223),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP223_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP223_HELP,

(L2C_COP0_MAP224),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP224_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP224_HELP,

(L2C_COP0_MAP225),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP225_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP225_HELP,

(L2C_COP0_MAP226),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP226_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP226_HELP,

(L2C_COP0_MAP227),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP227_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP227_HELP,

(L2C_COP0_MAP228),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP228_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP228_HELP,

(L2C_COP0_MAP229),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP229_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP229_HELP,

(L2C_COP0_MAP230),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP230_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP230_HELP,

(L2C_COP0_MAP231),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP231_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP231_HELP,

(L2C_COP0_MAP232),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP232_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP232_HELP,

(L2C_COP0_MAP233),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP233_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP233_HELP,

(L2C_COP0_MAP234),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP234_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP234_HELP,

(L2C_COP0_MAP235),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP235_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP235_HELP,

(L2C_COP0_MAP236),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP236_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP236_HELP,

(L2C_COP0_MAP237),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP237_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP237_HELP,

(L2C_COP0_MAP238),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP238_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP238_HELP,

(L2C_COP0_MAP239),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP239_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP239_HELP,

(L2C_COP0_MAP240),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP240_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP240_HELP,

(L2C_COP0_MAP241),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP241_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP241_HELP,

(L2C_COP0_MAP242),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP242_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP242_HELP,

(L2C_COP0_MAP243),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP243_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP243_HELP,

(L2C_COP0_MAP244),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP244_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP244_HELP,

(L2C_COP0_MAP245),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP245_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP245_HELP,

(L2C_COP0_MAP246),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP246_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP246_HELP,

(L2C_COP0_MAP247),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP247_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP247_HELP,

(L2C_COP0_MAP248),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP248_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP248_HELP,

(L2C_COP0_MAP249),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP249_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP249_HELP,

(L2C_COP0_MAP250),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP250_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP250_HELP,

(L2C_COP0_MAP251),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP251_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP251_HELP,

(L2C_COP0_MAP252),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP252_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP252_HELP,

(L2C_COP0_MAP253),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP253_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP253_HELP,

(L2C_COP0_MAP254),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP254_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP254_HELP,

(L2C_COP0_MAP255),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP255_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP255_HELP,

(L2C_COP0_MAP256),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP256_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP256_HELP,

(L2C_COP0_MAP257),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP257_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP257_HELP,

(L2C_COP0_MAP258),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP258_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP258_HELP,

(L2C_COP0_MAP259),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP259_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP259_HELP,

(L2C_COP0_MAP260),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP260_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP260_HELP,

(L2C_COP0_MAP261),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP261_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP261_HELP,

(L2C_COP0_MAP262),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP262_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP262_HELP,

(L2C_COP0_MAP263),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP263_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP263_HELP,

(L2C_COP0_MAP264),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP264_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP264_HELP,

(L2C_COP0_MAP265),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP265_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP265_HELP,

(L2C_COP0_MAP266),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP266_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP266_HELP,

(L2C_COP0_MAP267),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP267_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP267_HELP,

(L2C_COP0_MAP268),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP268_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP268_HELP,

(L2C_COP0_MAP269),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP269_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP269_HELP,

(L2C_COP0_MAP270),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP270_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP270_HELP,

(L2C_COP0_MAP271),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP271_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP271_HELP,

(L2C_COP0_MAP272),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP272_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP272_HELP,

(L2C_COP0_MAP273),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP273_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP273_HELP,

(L2C_COP0_MAP274),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP274_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP274_HELP,

(L2C_COP0_MAP275),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP275_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP275_HELP,

(L2C_COP0_MAP276),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP276_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP276_HELP,

(L2C_COP0_MAP277),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP277_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP277_HELP,

(L2C_COP0_MAP278),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP278_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP278_HELP,

(L2C_COP0_MAP279),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP279_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP279_HELP,

(L2C_COP0_MAP280),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP280_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP280_HELP,

(L2C_COP0_MAP281),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP281_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP281_HELP,

(L2C_COP0_MAP282),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP282_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP282_HELP,

(L2C_COP0_MAP283),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP283_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP283_HELP,

(L2C_COP0_MAP284),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP284_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP284_HELP,

(L2C_COP0_MAP285),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP285_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP285_HELP,

(L2C_COP0_MAP286),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP286_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP286_HELP,

(L2C_COP0_MAP287),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP287_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP287_HELP,

(L2C_COP0_MAP288),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP288_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP288_HELP,

(L2C_COP0_MAP289),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP289_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP289_HELP,

(L2C_COP0_MAP290),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP290_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP290_HELP,

(L2C_COP0_MAP291),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP291_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP291_HELP,

(L2C_COP0_MAP292),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP292_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP292_HELP,

(L2C_COP0_MAP293),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP293_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP293_HELP,

(L2C_COP0_MAP294),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP294_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP294_HELP,

(L2C_COP0_MAP295),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP295_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP295_HELP,

(L2C_COP0_MAP296),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP296_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP296_HELP,

(L2C_COP0_MAP297),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP297_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP297_HELP,

(L2C_COP0_MAP298),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP298_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP298_HELP,

(L2C_COP0_MAP299),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP299_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP299_HELP,

(L2C_COP0_MAP300),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP300_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP300_HELP,

(L2C_COP0_MAP301),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP301_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP301_HELP,

(L2C_COP0_MAP302),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP302_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP302_HELP,

(L2C_COP0_MAP303),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP303_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP303_HELP,

(L2C_COP0_MAP304),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP304_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP304_HELP,

(L2C_COP0_MAP305),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP305_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP305_HELP,

(L2C_COP0_MAP306),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP306_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP306_HELP,

(L2C_COP0_MAP307),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP307_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP307_HELP,

(L2C_COP0_MAP308),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP308_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP308_HELP,

(L2C_COP0_MAP309),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP309_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP309_HELP,

(L2C_COP0_MAP310),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP310_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP310_HELP,

(L2C_COP0_MAP311),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP311_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP311_HELP,

(L2C_COP0_MAP312),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP312_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP312_HELP,

(L2C_COP0_MAP313),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP313_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP313_HELP,

(L2C_COP0_MAP314),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP314_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP314_HELP,

(L2C_COP0_MAP315),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP315_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP315_HELP,

(L2C_COP0_MAP316),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP316_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP316_HELP,

(L2C_COP0_MAP317),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP317_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP317_HELP,

(L2C_COP0_MAP318),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP318_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP318_HELP,

(L2C_COP0_MAP319),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP319_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP319_HELP,

(L2C_COP0_MAP320),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP320_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP320_HELP,

(L2C_COP0_MAP321),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP321_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP321_HELP,

(L2C_COP0_MAP322),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP322_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP322_HELP,

(L2C_COP0_MAP323),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP323_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP323_HELP,

(L2C_COP0_MAP324),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP324_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP324_HELP,

(L2C_COP0_MAP325),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP325_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP325_HELP,

(L2C_COP0_MAP326),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP326_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP326_HELP,

(L2C_COP0_MAP327),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP327_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP327_HELP,

(L2C_COP0_MAP328),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP328_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP328_HELP,

(L2C_COP0_MAP329),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP329_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP329_HELP,

(L2C_COP0_MAP330),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP330_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP330_HELP,

(L2C_COP0_MAP331),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP331_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP331_HELP,

(L2C_COP0_MAP332),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP332_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP332_HELP,

(L2C_COP0_MAP333),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP333_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP333_HELP,

(L2C_COP0_MAP334),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP334_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP334_HELP,

(L2C_COP0_MAP335),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP335_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP335_HELP,

(L2C_COP0_MAP336),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP336_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP336_HELP,

(L2C_COP0_MAP337),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP337_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP337_HELP,

(L2C_COP0_MAP338),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP338_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP338_HELP,

(L2C_COP0_MAP339),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP339_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP339_HELP,

(L2C_COP0_MAP340),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP340_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP340_HELP,

(L2C_COP0_MAP341),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP341_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP341_HELP,

(L2C_COP0_MAP342),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP342_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP342_HELP,

(L2C_COP0_MAP343),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP343_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP343_HELP,

(L2C_COP0_MAP344),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP344_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP344_HELP,

(L2C_COP0_MAP345),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP345_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP345_HELP,

(L2C_COP0_MAP346),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP346_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP346_HELP,

(L2C_COP0_MAP347),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP347_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP347_HELP,

(L2C_COP0_MAP348),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP348_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP348_HELP,

(L2C_COP0_MAP349),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP349_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP349_HELP,

(L2C_COP0_MAP350),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP350_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP350_HELP,

(L2C_COP0_MAP351),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP351_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP351_HELP,

(L2C_COP0_MAP352),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP352_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP352_HELP,

(L2C_COP0_MAP353),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP353_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP353_HELP,

(L2C_COP0_MAP354),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP354_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP354_HELP,

(L2C_COP0_MAP355),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP355_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP355_HELP,

(L2C_COP0_MAP356),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP356_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP356_HELP,

(L2C_COP0_MAP357),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP357_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP357_HELP,

(L2C_COP0_MAP358),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP358_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP358_HELP,

(L2C_COP0_MAP359),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP359_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP359_HELP,

(L2C_COP0_MAP360),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP360_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP360_HELP,

(L2C_COP0_MAP361),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP361_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP361_HELP,

(L2C_COP0_MAP362),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP362_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP362_HELP,

(L2C_COP0_MAP363),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP363_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP363_HELP,

(L2C_COP0_MAP364),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP364_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP364_HELP,

(L2C_COP0_MAP365),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP365_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP365_HELP,

(L2C_COP0_MAP366),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP366_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP366_HELP,

(L2C_COP0_MAP367),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP367_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP367_HELP,

(L2C_COP0_MAP368),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP368_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP368_HELP,

(L2C_COP0_MAP369),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP369_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP369_HELP,

(L2C_COP0_MAP370),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP370_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP370_HELP,

(L2C_COP0_MAP371),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP371_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP371_HELP,

(L2C_COP0_MAP372),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP372_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP372_HELP,

(L2C_COP0_MAP373),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP373_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP373_HELP,

(L2C_COP0_MAP374),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP374_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP374_HELP,

(L2C_COP0_MAP375),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP375_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP375_HELP,

(L2C_COP0_MAP376),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP376_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP376_HELP,

(L2C_COP0_MAP377),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP377_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP377_HELP,

(L2C_COP0_MAP378),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP378_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP378_HELP,

(L2C_COP0_MAP379),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP379_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP379_HELP,

(L2C_COP0_MAP380),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP380_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP380_HELP,

(L2C_COP0_MAP381),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP381_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP381_HELP,

(L2C_COP0_MAP382),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP382_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP382_HELP,

(L2C_COP0_MAP383),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP383_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP383_HELP,

(L2C_COP0_MAP384),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP384_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP384_HELP,

(L2C_COP0_MAP385),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP385_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP385_HELP,

(L2C_COP0_MAP386),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP386_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP386_HELP,

(L2C_COP0_MAP387),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP387_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP387_HELP,

(L2C_COP0_MAP388),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP388_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP388_HELP,

(L2C_COP0_MAP389),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP389_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP389_HELP,

(L2C_COP0_MAP390),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP390_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP390_HELP,

(L2C_COP0_MAP391),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP391_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP391_HELP,

(L2C_COP0_MAP392),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP392_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP392_HELP,

(L2C_COP0_MAP393),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP393_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP393_HELP,

(L2C_COP0_MAP394),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP394_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP394_HELP,

(L2C_COP0_MAP395),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP395_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP395_HELP,

(L2C_COP0_MAP396),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP396_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP396_HELP,

(L2C_COP0_MAP397),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP397_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP397_HELP,

(L2C_COP0_MAP398),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP398_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP398_HELP,

(L2C_COP0_MAP399),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP399_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP399_HELP,

(L2C_COP0_MAP400),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP400_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP400_HELP,

(L2C_COP0_MAP401),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP401_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP401_HELP,

(L2C_COP0_MAP402),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP402_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP402_HELP,

(L2C_COP0_MAP403),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP403_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP403_HELP,

(L2C_COP0_MAP404),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP404_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP404_HELP,

(L2C_COP0_MAP405),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP405_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP405_HELP,

(L2C_COP0_MAP406),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP406_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP406_HELP,

(L2C_COP0_MAP407),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP407_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP407_HELP,

(L2C_COP0_MAP408),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP408_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP408_HELP,

(L2C_COP0_MAP409),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP409_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP409_HELP,

(L2C_COP0_MAP410),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP410_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP410_HELP,

(L2C_COP0_MAP411),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP411_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP411_HELP,

(L2C_COP0_MAP412),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP412_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP412_HELP,

(L2C_COP0_MAP413),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP413_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP413_HELP,

(L2C_COP0_MAP414),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP414_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP414_HELP,

(L2C_COP0_MAP415),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP415_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP415_HELP,

(L2C_COP0_MAP416),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP416_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP416_HELP,

(L2C_COP0_MAP417),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP417_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP417_HELP,

(L2C_COP0_MAP418),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP418_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP418_HELP,

(L2C_COP0_MAP419),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP419_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP419_HELP,

(L2C_COP0_MAP420),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP420_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP420_HELP,

(L2C_COP0_MAP421),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP421_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP421_HELP,

(L2C_COP0_MAP422),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP422_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP422_HELP,

(L2C_COP0_MAP423),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP423_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP423_HELP,

(L2C_COP0_MAP424),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP424_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP424_HELP,

(L2C_COP0_MAP425),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP425_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP425_HELP,

(L2C_COP0_MAP426),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP426_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP426_HELP,

(L2C_COP0_MAP427),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP427_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP427_HELP,

(L2C_COP0_MAP428),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP428_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP428_HELP,

(L2C_COP0_MAP429),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP429_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP429_HELP,

(L2C_COP0_MAP430),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP430_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP430_HELP,

(L2C_COP0_MAP431),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP431_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP431_HELP,

(L2C_COP0_MAP432),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP432_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP432_HELP,

(L2C_COP0_MAP433),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP433_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP433_HELP,

(L2C_COP0_MAP434),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP434_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP434_HELP,

(L2C_COP0_MAP435),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP435_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP435_HELP,

(L2C_COP0_MAP436),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP436_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP436_HELP,

(L2C_COP0_MAP437),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP437_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP437_HELP,

(L2C_COP0_MAP438),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP438_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP438_HELP,

(L2C_COP0_MAP439),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP439_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP439_HELP,

(L2C_COP0_MAP440),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP440_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP440_HELP,

(L2C_COP0_MAP441),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP441_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP441_HELP,

(L2C_COP0_MAP442),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP442_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP442_HELP,

(L2C_COP0_MAP443),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP443_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP443_HELP,

(L2C_COP0_MAP444),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP444_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP444_HELP,

(L2C_COP0_MAP445),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP445_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP445_HELP,

(L2C_COP0_MAP446),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP446_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP446_HELP,

(L2C_COP0_MAP447),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP447_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP447_HELP,

(L2C_COP0_MAP448),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP448_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP448_HELP,

(L2C_COP0_MAP449),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP449_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP449_HELP,

(L2C_COP0_MAP450),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP450_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP450_HELP,

(L2C_COP0_MAP451),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP451_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP451_HELP,

(L2C_COP0_MAP452),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP452_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP452_HELP,

(L2C_COP0_MAP453),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP453_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP453_HELP,

(L2C_COP0_MAP454),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP454_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP454_HELP,

(L2C_COP0_MAP455),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP455_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP455_HELP,

(L2C_COP0_MAP456),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP456_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP456_HELP,

(L2C_COP0_MAP457),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP457_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP457_HELP,

(L2C_COP0_MAP458),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP458_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP458_HELP,

(L2C_COP0_MAP459),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP459_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP459_HELP,

(L2C_COP0_MAP460),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP460_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP460_HELP,

(L2C_COP0_MAP461),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP461_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP461_HELP,

(L2C_COP0_MAP462),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP462_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP462_HELP,

(L2C_COP0_MAP463),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP463_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP463_HELP,

(L2C_COP0_MAP464),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP464_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP464_HELP,

(L2C_COP0_MAP465),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP465_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP465_HELP,

(L2C_COP0_MAP466),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP466_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP466_HELP,

(L2C_COP0_MAP467),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP467_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP467_HELP,

(L2C_COP0_MAP468),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP468_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP468_HELP,

(L2C_COP0_MAP469),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP469_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP469_HELP,

(L2C_COP0_MAP470),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP470_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP470_HELP,

(L2C_COP0_MAP471),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP471_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP471_HELP,

(L2C_COP0_MAP472),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP472_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP472_HELP,

(L2C_COP0_MAP473),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP473_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP473_HELP,

(L2C_COP0_MAP474),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP474_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP474_HELP,

(L2C_COP0_MAP475),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP475_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP475_HELP,

(L2C_COP0_MAP476),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP476_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP476_HELP,

(L2C_COP0_MAP477),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP477_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP477_HELP,

(L2C_COP0_MAP478),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP478_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP478_HELP,

(L2C_COP0_MAP479),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP479_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP479_HELP,

(L2C_COP0_MAP480),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP480_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP480_HELP,

(L2C_COP0_MAP481),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP481_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP481_HELP,

(L2C_COP0_MAP482),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP482_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP482_HELP,

(L2C_COP0_MAP483),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP483_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP483_HELP,

(L2C_COP0_MAP484),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP484_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP484_HELP,

(L2C_COP0_MAP485),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP485_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP485_HELP,

(L2C_COP0_MAP486),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP486_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP486_HELP,

(L2C_COP0_MAP487),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP487_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP487_HELP,

(L2C_COP0_MAP488),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP488_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP488_HELP,

(L2C_COP0_MAP489),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP489_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP489_HELP,

(L2C_COP0_MAP490),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP490_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP490_HELP,

(L2C_COP0_MAP491),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP491_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP491_HELP,

(L2C_COP0_MAP492),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP492_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP492_HELP,

(L2C_COP0_MAP493),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP493_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP493_HELP,

(L2C_COP0_MAP494),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP494_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP494_HELP,

(L2C_COP0_MAP495),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP495_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP495_HELP,

(L2C_COP0_MAP496),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP496_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP496_HELP,

(L2C_COP0_MAP497),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP497_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP497_HELP,

(L2C_COP0_MAP498),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP498_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP498_HELP,

(L2C_COP0_MAP499),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP499_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP499_HELP,

(L2C_COP0_MAP500),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP500_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP500_HELP,

(L2C_COP0_MAP501),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP501_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP501_HELP,

(L2C_COP0_MAP502),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP502_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP502_HELP,

(L2C_COP0_MAP503),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP503_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP503_HELP,

(L2C_COP0_MAP504),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP504_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP504_HELP,

(L2C_COP0_MAP505),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP505_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP505_HELP,

(L2C_COP0_MAP506),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP506_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP506_HELP,

(L2C_COP0_MAP507),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP507_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP507_HELP,

(L2C_COP0_MAP508),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP508_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP508_HELP,

(L2C_COP0_MAP509),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP509_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP509_HELP,

(L2C_COP0_MAP510),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP510_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP510_HELP,

(L2C_COP0_MAP511),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP511_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP511_HELP,

(L2C_COP0_MAP512),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP512_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP512_HELP,

(L2C_COP0_MAP513),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP513_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP513_HELP,

(L2C_COP0_MAP514),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP514_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP514_HELP,

(L2C_COP0_MAP515),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP515_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP515_HELP,

(L2C_COP0_MAP516),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP516_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP516_HELP,

(L2C_COP0_MAP517),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP517_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP517_HELP,

(L2C_COP0_MAP518),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP518_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP518_HELP,

(L2C_COP0_MAP519),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP519_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP519_HELP,

(L2C_COP0_MAP520),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP520_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP520_HELP,

(L2C_COP0_MAP521),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP521_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP521_HELP,

(L2C_COP0_MAP522),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP522_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP522_HELP,

(L2C_COP0_MAP523),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP523_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP523_HELP,

(L2C_COP0_MAP524),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP524_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP524_HELP,

(L2C_COP0_MAP525),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP525_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP525_HELP,

(L2C_COP0_MAP526),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP526_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP526_HELP,

(L2C_COP0_MAP527),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP527_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP527_HELP,

(L2C_COP0_MAP528),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP528_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP528_HELP,

(L2C_COP0_MAP529),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP529_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP529_HELP,

(L2C_COP0_MAP530),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP530_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP530_HELP,

(L2C_COP0_MAP531),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP531_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP531_HELP,

(L2C_COP0_MAP532),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP532_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP532_HELP,

(L2C_COP0_MAP533),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP533_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP533_HELP,

(L2C_COP0_MAP534),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP534_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP534_HELP,

(L2C_COP0_MAP535),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP535_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP535_HELP,

(L2C_COP0_MAP536),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP536_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP536_HELP,

(L2C_COP0_MAP537),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP537_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP537_HELP,

(L2C_COP0_MAP538),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP538_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP538_HELP,

(L2C_COP0_MAP539),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP539_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP539_HELP,

(L2C_COP0_MAP540),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP540_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP540_HELP,

(L2C_COP0_MAP541),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP541_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP541_HELP,

(L2C_COP0_MAP542),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP542_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP542_HELP,

(L2C_COP0_MAP543),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP543_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP543_HELP,

(L2C_COP0_MAP544),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP544_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP544_HELP,

(L2C_COP0_MAP545),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP545_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP545_HELP,

(L2C_COP0_MAP546),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP546_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP546_HELP,

(L2C_COP0_MAP547),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP547_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP547_HELP,

(L2C_COP0_MAP548),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP548_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP548_HELP,

(L2C_COP0_MAP549),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP549_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP549_HELP,

(L2C_COP0_MAP550),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP550_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP550_HELP,

(L2C_COP0_MAP551),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP551_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP551_HELP,

(L2C_COP0_MAP552),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP552_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP552_HELP,

(L2C_COP0_MAP553),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP553_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP553_HELP,

(L2C_COP0_MAP554),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP554_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP554_HELP,

(L2C_COP0_MAP555),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP555_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP555_HELP,

(L2C_COP0_MAP556),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP556_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP556_HELP,

(L2C_COP0_MAP557),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP557_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP557_HELP,

(L2C_COP0_MAP558),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP558_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP558_HELP,

(L2C_COP0_MAP559),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP559_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP559_HELP,

(L2C_COP0_MAP560),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP560_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP560_HELP,

(L2C_COP0_MAP561),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP561_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP561_HELP,

(L2C_COP0_MAP562),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP562_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP562_HELP,

(L2C_COP0_MAP563),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP563_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP563_HELP,

(L2C_COP0_MAP564),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP564_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP564_HELP,

(L2C_COP0_MAP565),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP565_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP565_HELP,

(L2C_COP0_MAP566),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP566_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP566_HELP,

(L2C_COP0_MAP567),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP567_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP567_HELP,

(L2C_COP0_MAP568),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP568_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP568_HELP,

(L2C_COP0_MAP569),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP569_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP569_HELP,

(L2C_COP0_MAP570),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP570_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP570_HELP,

(L2C_COP0_MAP571),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP571_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP571_HELP,

(L2C_COP0_MAP572),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP572_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP572_HELP,

(L2C_COP0_MAP573),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP573_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP573_HELP,

(L2C_COP0_MAP574),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP574_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP574_HELP,

(L2C_COP0_MAP575),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP575_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP575_HELP,

(L2C_COP0_MAP576),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP576_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP576_HELP,

(L2C_COP0_MAP577),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP577_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP577_HELP,

(L2C_COP0_MAP578),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP578_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP578_HELP,

(L2C_COP0_MAP579),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP579_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP579_HELP,

(L2C_COP0_MAP580),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP580_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP580_HELP,

(L2C_COP0_MAP581),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP581_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP581_HELP,

(L2C_COP0_MAP582),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP582_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP582_HELP,

(L2C_COP0_MAP583),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP583_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP583_HELP,

(L2C_COP0_MAP584),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP584_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP584_HELP,

(L2C_COP0_MAP585),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP585_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP585_HELP,

(L2C_COP0_MAP586),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP586_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP586_HELP,

(L2C_COP0_MAP587),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP587_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP587_HELP,

(L2C_COP0_MAP588),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP588_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP588_HELP,

(L2C_COP0_MAP589),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP589_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP589_HELP,

(L2C_COP0_MAP590),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP590_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP590_HELP,

(L2C_COP0_MAP591),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP591_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP591_HELP,

(L2C_COP0_MAP592),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP592_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP592_HELP,

(L2C_COP0_MAP593),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP593_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP593_HELP,

(L2C_COP0_MAP594),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP594_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP594_HELP,

(L2C_COP0_MAP595),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP595_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP595_HELP,

(L2C_COP0_MAP596),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP596_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP596_HELP,

(L2C_COP0_MAP597),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP597_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP597_HELP,

(L2C_COP0_MAP598),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP598_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP598_HELP,

(L2C_COP0_MAP599),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP599_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP599_HELP,

(L2C_COP0_MAP600),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP600_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP600_HELP,

(L2C_COP0_MAP601),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP601_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP601_HELP,

(L2C_COP0_MAP602),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP602_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP602_HELP,

(L2C_COP0_MAP603),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP603_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP603_HELP,

(L2C_COP0_MAP604),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP604_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP604_HELP,

(L2C_COP0_MAP605),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP605_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP605_HELP,

(L2C_COP0_MAP606),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP606_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP606_HELP,

(L2C_COP0_MAP607),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP607_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP607_HELP,

(L2C_COP0_MAP608),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP608_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP608_HELP,

(L2C_COP0_MAP609),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP609_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP609_HELP,

(L2C_COP0_MAP610),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP610_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP610_HELP,

(L2C_COP0_MAP611),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP611_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP611_HELP,

(L2C_COP0_MAP612),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP612_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP612_HELP,

(L2C_COP0_MAP613),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP613_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP613_HELP,

(L2C_COP0_MAP614),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP614_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP614_HELP,

(L2C_COP0_MAP615),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP615_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP615_HELP,

(L2C_COP0_MAP616),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP616_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP616_HELP,

(L2C_COP0_MAP617),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP617_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP617_HELP,

(L2C_COP0_MAP618),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP618_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP618_HELP,

(L2C_COP0_MAP619),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP619_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP619_HELP,

(L2C_COP0_MAP620),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP620_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP620_HELP,

(L2C_COP0_MAP621),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP621_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP621_HELP,

(L2C_COP0_MAP622),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP622_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP622_HELP,

(L2C_COP0_MAP623),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP623_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP623_HELP,

(L2C_COP0_MAP624),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP624_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP624_HELP,

(L2C_COP0_MAP625),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP625_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP625_HELP,

(L2C_COP0_MAP626),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP626_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP626_HELP,

(L2C_COP0_MAP627),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP627_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP627_HELP,

(L2C_COP0_MAP628),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP628_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP628_HELP,

(L2C_COP0_MAP629),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP629_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP629_HELP,

(L2C_COP0_MAP630),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP630_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP630_HELP,

(L2C_COP0_MAP631),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP631_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP631_HELP,

(L2C_COP0_MAP632),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP632_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP632_HELP,

(L2C_COP0_MAP633),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP633_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP633_HELP,

(L2C_COP0_MAP634),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP634_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP634_HELP,

(L2C_COP0_MAP635),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP635_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP635_HELP,

(L2C_COP0_MAP636),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP636_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP636_HELP,

(L2C_COP0_MAP637),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP637_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP637_HELP,

(L2C_COP0_MAP638),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP638_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP638_HELP,

(L2C_COP0_MAP639),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP639_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP639_HELP,

(L2C_COP0_MAP640),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP640_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP640_HELP,

(L2C_COP0_MAP641),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP641_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP641_HELP,

(L2C_COP0_MAP642),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP642_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP642_HELP,

(L2C_COP0_MAP643),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP643_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP643_HELP,

(L2C_COP0_MAP644),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP644_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP644_HELP,

(L2C_COP0_MAP645),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP645_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP645_HELP,

(L2C_COP0_MAP646),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP646_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP646_HELP,

(L2C_COP0_MAP647),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP647_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP647_HELP,

(L2C_COP0_MAP648),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP648_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP648_HELP,

(L2C_COP0_MAP649),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP649_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP649_HELP,

(L2C_COP0_MAP650),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP650_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP650_HELP,

(L2C_COP0_MAP651),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP651_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP651_HELP,

(L2C_COP0_MAP652),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP652_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP652_HELP,

(L2C_COP0_MAP653),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP653_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP653_HELP,

(L2C_COP0_MAP654),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP654_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP654_HELP,

(L2C_COP0_MAP655),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP655_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP655_HELP,

(L2C_COP0_MAP656),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP656_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP656_HELP,

(L2C_COP0_MAP657),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP657_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP657_HELP,

(L2C_COP0_MAP658),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP658_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP658_HELP,

(L2C_COP0_MAP659),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP659_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP659_HELP,

(L2C_COP0_MAP660),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP660_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP660_HELP,

(L2C_COP0_MAP661),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP661_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP661_HELP,

(L2C_COP0_MAP662),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP662_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP662_HELP,

(L2C_COP0_MAP663),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP663_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP663_HELP,

(L2C_COP0_MAP664),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP664_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP664_HELP,

(L2C_COP0_MAP665),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP665_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP665_HELP,

(L2C_COP0_MAP666),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP666_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP666_HELP,

(L2C_COP0_MAP667),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP667_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP667_HELP,

(L2C_COP0_MAP668),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP668_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP668_HELP,

(L2C_COP0_MAP669),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP669_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP669_HELP,

(L2C_COP0_MAP670),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP670_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP670_HELP,

(L2C_COP0_MAP671),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP671_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP671_HELP,

(L2C_COP0_MAP672),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP672_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP672_HELP,

(L2C_COP0_MAP673),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP673_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP673_HELP,

(L2C_COP0_MAP674),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP674_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP674_HELP,

(L2C_COP0_MAP675),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP675_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP675_HELP,

(L2C_COP0_MAP676),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP676_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP676_HELP,

(L2C_COP0_MAP677),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP677_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP677_HELP,

(L2C_COP0_MAP678),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP678_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP678_HELP,

(L2C_COP0_MAP679),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP679_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP679_HELP,

(L2C_COP0_MAP680),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP680_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP680_HELP,

(L2C_COP0_MAP681),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP681_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP681_HELP,

(L2C_COP0_MAP682),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP682_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP682_HELP,

(L2C_COP0_MAP683),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP683_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP683_HELP,

(L2C_COP0_MAP684),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP684_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP684_HELP,

(L2C_COP0_MAP685),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP685_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP685_HELP,

(L2C_COP0_MAP686),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP686_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP686_HELP,

(L2C_COP0_MAP687),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP687_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP687_HELP,

(L2C_COP0_MAP688),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP688_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP688_HELP,

(L2C_COP0_MAP689),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP689_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP689_HELP,

(L2C_COP0_MAP690),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP690_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP690_HELP,

(L2C_COP0_MAP691),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP691_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP691_HELP,

(L2C_COP0_MAP692),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP692_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP692_HELP,

(L2C_COP0_MAP693),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP693_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP693_HELP,

(L2C_COP0_MAP694),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP694_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP694_HELP,

(L2C_COP0_MAP695),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP695_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP695_HELP,

(L2C_COP0_MAP696),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP696_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP696_HELP,

(L2C_COP0_MAP697),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP697_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP697_HELP,

(L2C_COP0_MAP698),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP698_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP698_HELP,

(L2C_COP0_MAP699),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP699_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP699_HELP,

(L2C_COP0_MAP700),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP700_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP700_HELP,

(L2C_COP0_MAP701),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP701_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP701_HELP,

(L2C_COP0_MAP702),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP702_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP702_HELP,

(L2C_COP0_MAP703),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP703_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP703_HELP,

(L2C_COP0_MAP704),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP704_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP704_HELP,

(L2C_COP0_MAP705),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP705_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP705_HELP,

(L2C_COP0_MAP706),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP706_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP706_HELP,

(L2C_COP0_MAP707),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP707_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP707_HELP,

(L2C_COP0_MAP708),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP708_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP708_HELP,

(L2C_COP0_MAP709),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP709_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP709_HELP,

(L2C_COP0_MAP710),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP710_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP710_HELP,

(L2C_COP0_MAP711),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP711_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP711_HELP,

(L2C_COP0_MAP712),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP712_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP712_HELP,

(L2C_COP0_MAP713),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP713_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP713_HELP,

(L2C_COP0_MAP714),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP714_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP714_HELP,

(L2C_COP0_MAP715),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP715_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP715_HELP,

(L2C_COP0_MAP716),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP716_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP716_HELP,

(L2C_COP0_MAP717),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP717_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP717_HELP,

(L2C_COP0_MAP718),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP718_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP718_HELP,

(L2C_COP0_MAP719),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP719_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP719_HELP,

(L2C_COP0_MAP720),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP720_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP720_HELP,

(L2C_COP0_MAP721),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP721_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP721_HELP,

(L2C_COP0_MAP722),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP722_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP722_HELP,

(L2C_COP0_MAP723),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP723_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP723_HELP,

(L2C_COP0_MAP724),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP724_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP724_HELP,

(L2C_COP0_MAP725),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP725_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP725_HELP,

(L2C_COP0_MAP726),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP726_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP726_HELP,

(L2C_COP0_MAP727),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP727_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP727_HELP,

(L2C_COP0_MAP728),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP728_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP728_HELP,

(L2C_COP0_MAP729),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP729_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP729_HELP,

(L2C_COP0_MAP730),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP730_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP730_HELP,

(L2C_COP0_MAP731),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP731_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP731_HELP,

(L2C_COP0_MAP732),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP732_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP732_HELP,

(L2C_COP0_MAP733),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP733_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP733_HELP,

(L2C_COP0_MAP734),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP734_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP734_HELP,

(L2C_COP0_MAP735),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP735_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP735_HELP,

(L2C_COP0_MAP736),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP736_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP736_HELP,

(L2C_COP0_MAP737),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP737_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP737_HELP,

(L2C_COP0_MAP738),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP738_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP738_HELP,

(L2C_COP0_MAP739),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP739_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP739_HELP,

(L2C_COP0_MAP740),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP740_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP740_HELP,

(L2C_COP0_MAP741),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP741_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP741_HELP,

(L2C_COP0_MAP742),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP742_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP742_HELP,

(L2C_COP0_MAP743),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP743_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP743_HELP,

(L2C_COP0_MAP744),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP744_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP744_HELP,

(L2C_COP0_MAP745),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP745_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP745_HELP,

(L2C_COP0_MAP746),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP746_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP746_HELP,

(L2C_COP0_MAP747),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP747_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP747_HELP,

(L2C_COP0_MAP748),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP748_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP748_HELP,

(L2C_COP0_MAP749),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP749_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP749_HELP,

(L2C_COP0_MAP750),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP750_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP750_HELP,

(L2C_COP0_MAP751),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP751_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP751_HELP,

(L2C_COP0_MAP752),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP752_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP752_HELP,

(L2C_COP0_MAP753),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP753_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP753_HELP,

(L2C_COP0_MAP754),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP754_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP754_HELP,

(L2C_COP0_MAP755),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP755_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP755_HELP,

(L2C_COP0_MAP756),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP756_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP756_HELP,

(L2C_COP0_MAP757),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP757_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP757_HELP,

(L2C_COP0_MAP758),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP758_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP758_HELP,

(L2C_COP0_MAP759),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP759_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP759_HELP,

(L2C_COP0_MAP760),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP760_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP760_HELP,

(L2C_COP0_MAP761),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP761_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP761_HELP,

(L2C_COP0_MAP762),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP762_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP762_HELP,

(L2C_COP0_MAP763),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP763_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP763_HELP,

(L2C_COP0_MAP764),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP764_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP764_HELP,

(L2C_COP0_MAP765),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP765_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP765_HELP,

(L2C_COP0_MAP766),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP766_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP766_HELP,

(L2C_COP0_MAP767),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP767_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP767_HELP,

(L2C_COP0_MAP768),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP768_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP768_HELP,

(L2C_COP0_MAP769),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP769_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP769_HELP,

(L2C_COP0_MAP770),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP770_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP770_HELP,

(L2C_COP0_MAP771),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP771_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP771_HELP,

(L2C_COP0_MAP772),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP772_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP772_HELP,

(L2C_COP0_MAP773),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP773_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP773_HELP,

(L2C_COP0_MAP774),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP774_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP774_HELP,

(L2C_COP0_MAP775),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP775_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP775_HELP,

(L2C_COP0_MAP776),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP776_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP776_HELP,

(L2C_COP0_MAP777),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP777_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP777_HELP,

(L2C_COP0_MAP778),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP778_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP778_HELP,

(L2C_COP0_MAP779),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP779_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP779_HELP,

(L2C_COP0_MAP780),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP780_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP780_HELP,

(L2C_COP0_MAP781),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP781_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP781_HELP,

(L2C_COP0_MAP782),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP782_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP782_HELP,

(L2C_COP0_MAP783),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP783_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP783_HELP,

(L2C_COP0_MAP784),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP784_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP784_HELP,

(L2C_COP0_MAP785),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP785_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP785_HELP,

(L2C_COP0_MAP786),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP786_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP786_HELP,

(L2C_COP0_MAP787),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP787_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP787_HELP,

(L2C_COP0_MAP788),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP788_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP788_HELP,

(L2C_COP0_MAP789),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP789_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP789_HELP,

(L2C_COP0_MAP790),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP790_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP790_HELP,

(L2C_COP0_MAP791),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP791_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP791_HELP,

(L2C_COP0_MAP792),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP792_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP792_HELP,

(L2C_COP0_MAP793),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP793_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP793_HELP,

(L2C_COP0_MAP794),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP794_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP794_HELP,

(L2C_COP0_MAP795),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP795_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP795_HELP,

(L2C_COP0_MAP796),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP796_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP796_HELP,

(L2C_COP0_MAP797),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP797_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP797_HELP,

(L2C_COP0_MAP798),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP798_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP798_HELP,

(L2C_COP0_MAP799),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP799_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP799_HELP,

(L2C_COP0_MAP800),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP800_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP800_HELP,

(L2C_COP0_MAP801),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP801_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP801_HELP,

(L2C_COP0_MAP802),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP802_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP802_HELP,

(L2C_COP0_MAP803),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP803_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP803_HELP,

(L2C_COP0_MAP804),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP804_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP804_HELP,

(L2C_COP0_MAP805),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP805_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP805_HELP,

(L2C_COP0_MAP806),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP806_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP806_HELP,

(L2C_COP0_MAP807),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP807_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP807_HELP,

(L2C_COP0_MAP808),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP808_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP808_HELP,

(L2C_COP0_MAP809),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP809_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP809_HELP,

(L2C_COP0_MAP810),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP810_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP810_HELP,

(L2C_COP0_MAP811),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP811_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP811_HELP,

(L2C_COP0_MAP812),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP812_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP812_HELP,

(L2C_COP0_MAP813),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP813_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP813_HELP,

(L2C_COP0_MAP814),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP814_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP814_HELP,

(L2C_COP0_MAP815),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP815_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP815_HELP,

(L2C_COP0_MAP816),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP816_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP816_HELP,

(L2C_COP0_MAP817),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP817_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP817_HELP,

(L2C_COP0_MAP818),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP818_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP818_HELP,

(L2C_COP0_MAP819),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP819_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP819_HELP,

(L2C_COP0_MAP820),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP820_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP820_HELP,

(L2C_COP0_MAP821),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP821_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP821_HELP,

(L2C_COP0_MAP822),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP822_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP822_HELP,

(L2C_COP0_MAP823),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP823_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP823_HELP,

(L2C_COP0_MAP824),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP824_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP824_HELP,

(L2C_COP0_MAP825),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP825_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP825_HELP,

(L2C_COP0_MAP826),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP826_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP826_HELP,

(L2C_COP0_MAP827),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP827_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP827_HELP,

(L2C_COP0_MAP828),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP828_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP828_HELP,

(L2C_COP0_MAP829),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP829_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP829_HELP,

(L2C_COP0_MAP830),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP830_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP830_HELP,

(L2C_COP0_MAP831),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP831_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP831_HELP,

(L2C_COP0_MAP832),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP832_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP832_HELP,

(L2C_COP0_MAP833),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP833_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP833_HELP,

(L2C_COP0_MAP834),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP834_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP834_HELP,

(L2C_COP0_MAP835),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP835_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP835_HELP,

(L2C_COP0_MAP836),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP836_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP836_HELP,

(L2C_COP0_MAP837),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP837_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP837_HELP,

(L2C_COP0_MAP838),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP838_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP838_HELP,

(L2C_COP0_MAP839),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP839_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP839_HELP,

(L2C_COP0_MAP840),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP840_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP840_HELP,

(L2C_COP0_MAP841),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP841_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP841_HELP,

(L2C_COP0_MAP842),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP842_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP842_HELP,

(L2C_COP0_MAP843),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP843_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP843_HELP,

(L2C_COP0_MAP844),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP844_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP844_HELP,

(L2C_COP0_MAP845),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP845_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP845_HELP,

(L2C_COP0_MAP846),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP846_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP846_HELP,

(L2C_COP0_MAP847),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP847_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP847_HELP,

(L2C_COP0_MAP848),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP848_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP848_HELP,

(L2C_COP0_MAP849),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP849_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP849_HELP,

(L2C_COP0_MAP850),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP850_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP850_HELP,

(L2C_COP0_MAP851),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP851_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP851_HELP,

(L2C_COP0_MAP852),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP852_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP852_HELP,

(L2C_COP0_MAP853),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP853_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP853_HELP,

(L2C_COP0_MAP854),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP854_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP854_HELP,

(L2C_COP0_MAP855),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP855_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP855_HELP,

(L2C_COP0_MAP856),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP856_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP856_HELP,

(L2C_COP0_MAP857),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP857_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP857_HELP,

(L2C_COP0_MAP858),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP858_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP858_HELP,

(L2C_COP0_MAP859),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP859_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP859_HELP,

(L2C_COP0_MAP860),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP860_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP860_HELP,

(L2C_COP0_MAP861),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP861_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP861_HELP,

(L2C_COP0_MAP862),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP862_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP862_HELP,

(L2C_COP0_MAP863),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP863_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP863_HELP,

(L2C_COP0_MAP864),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP864_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP864_HELP,

(L2C_COP0_MAP865),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP865_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP865_HELP,

(L2C_COP0_MAP866),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP866_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP866_HELP,

(L2C_COP0_MAP867),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP867_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP867_HELP,

(L2C_COP0_MAP868),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP868_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP868_HELP,

(L2C_COP0_MAP869),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP869_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP869_HELP,

(L2C_COP0_MAP870),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP870_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP870_HELP,

(L2C_COP0_MAP871),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP871_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP871_HELP,

(L2C_COP0_MAP872),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP872_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP872_HELP,

(L2C_COP0_MAP873),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP873_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP873_HELP,

(L2C_COP0_MAP874),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP874_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP874_HELP,

(L2C_COP0_MAP875),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP875_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP875_HELP,

(L2C_COP0_MAP876),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP876_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP876_HELP,

(L2C_COP0_MAP877),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP877_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP877_HELP,

(L2C_COP0_MAP878),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP878_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP878_HELP,

(L2C_COP0_MAP879),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP879_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP879_HELP,

(L2C_COP0_MAP880),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP880_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP880_HELP,

(L2C_COP0_MAP881),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP881_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP881_HELP,

(L2C_COP0_MAP882),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP882_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP882_HELP,

(L2C_COP0_MAP883),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP883_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP883_HELP,

(L2C_COP0_MAP884),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP884_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP884_HELP,

(L2C_COP0_MAP885),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP885_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP885_HELP,

(L2C_COP0_MAP886),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP886_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP886_HELP,

(L2C_COP0_MAP887),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP887_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP887_HELP,

(L2C_COP0_MAP888),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP888_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP888_HELP,

(L2C_COP0_MAP889),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP889_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP889_HELP,

(L2C_COP0_MAP890),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP890_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP890_HELP,

(L2C_COP0_MAP891),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP891_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP891_HELP,

(L2C_COP0_MAP892),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP892_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP892_HELP,

(L2C_COP0_MAP893),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP893_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP893_HELP,

(L2C_COP0_MAP894),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP894_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP894_HELP,

(L2C_COP0_MAP895),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP895_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP895_HELP,

(L2C_COP0_MAP896),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP896_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP896_HELP,

(L2C_COP0_MAP897),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP897_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP897_HELP,

(L2C_COP0_MAP898),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP898_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP898_HELP,

(L2C_COP0_MAP899),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP899_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP899_HELP,

(L2C_COP0_MAP900),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP900_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP900_HELP,

(L2C_COP0_MAP901),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP901_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP901_HELP,

(L2C_COP0_MAP902),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP902_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP902_HELP,

(L2C_COP0_MAP903),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP903_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP903_HELP,

(L2C_COP0_MAP904),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP904_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP904_HELP,

(L2C_COP0_MAP905),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP905_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP905_HELP,

(L2C_COP0_MAP906),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP906_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP906_HELP,

(L2C_COP0_MAP907),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP907_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP907_HELP,

(L2C_COP0_MAP908),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP908_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP908_HELP,

(L2C_COP0_MAP909),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP909_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP909_HELP,

(L2C_COP0_MAP910),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP910_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP910_HELP,

(L2C_COP0_MAP911),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP911_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP911_HELP,

(L2C_COP0_MAP912),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP912_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP912_HELP,

(L2C_COP0_MAP913),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP913_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP913_HELP,

(L2C_COP0_MAP914),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP914_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP914_HELP,

(L2C_COP0_MAP915),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP915_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP915_HELP,

(L2C_COP0_MAP916),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP916_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP916_HELP,

(L2C_COP0_MAP917),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP917_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP917_HELP,

(L2C_COP0_MAP918),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP918_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP918_HELP,

(L2C_COP0_MAP919),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP919_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP919_HELP,

(L2C_COP0_MAP920),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP920_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP920_HELP,

(L2C_COP0_MAP921),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP921_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP921_HELP,

(L2C_COP0_MAP922),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP922_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP922_HELP,

(L2C_COP0_MAP923),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP923_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP923_HELP,

(L2C_COP0_MAP924),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP924_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP924_HELP,

(L2C_COP0_MAP925),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP925_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP925_HELP,

(L2C_COP0_MAP926),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP926_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP926_HELP,

(L2C_COP0_MAP927),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP927_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP927_HELP,

(L2C_COP0_MAP928),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP928_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP928_HELP,

(L2C_COP0_MAP929),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP929_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP929_HELP,

(L2C_COP0_MAP930),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP930_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP930_HELP,

(L2C_COP0_MAP931),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP931_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP931_HELP,

(L2C_COP0_MAP932),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP932_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP932_HELP,

(L2C_COP0_MAP933),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP933_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP933_HELP,

(L2C_COP0_MAP934),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP934_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP934_HELP,

(L2C_COP0_MAP935),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP935_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP935_HELP,

(L2C_COP0_MAP936),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP936_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP936_HELP,

(L2C_COP0_MAP937),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP937_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP937_HELP,

(L2C_COP0_MAP938),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP938_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP938_HELP,

(L2C_COP0_MAP939),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP939_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP939_HELP,

(L2C_COP0_MAP940),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP940_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP940_HELP,

(L2C_COP0_MAP941),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP941_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP941_HELP,

(L2C_COP0_MAP942),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP942_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP942_HELP,

(L2C_COP0_MAP943),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP943_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP943_HELP,

(L2C_COP0_MAP944),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP944_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP944_HELP,

(L2C_COP0_MAP945),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP945_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP945_HELP,

(L2C_COP0_MAP946),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP946_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP946_HELP,

(L2C_COP0_MAP947),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP947_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP947_HELP,

(L2C_COP0_MAP948),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP948_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP948_HELP,

(L2C_COP0_MAP949),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP949_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP949_HELP,

(L2C_COP0_MAP950),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP950_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP950_HELP,

(L2C_COP0_MAP951),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP951_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP951_HELP,

(L2C_COP0_MAP952),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP952_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP952_HELP,

(L2C_COP0_MAP953),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP953_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP953_HELP,

(L2C_COP0_MAP954),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP954_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP954_HELP,

(L2C_COP0_MAP955),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP955_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP955_HELP,

(L2C_COP0_MAP956),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP956_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP956_HELP,

(L2C_COP0_MAP957),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP957_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP957_HELP,

(L2C_COP0_MAP958),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP958_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP958_HELP,

(L2C_COP0_MAP959),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP959_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP959_HELP,

(L2C_COP0_MAP960),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP960_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP960_HELP,

(L2C_COP0_MAP961),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP961_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP961_HELP,

(L2C_COP0_MAP962),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP962_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP962_HELP,

(L2C_COP0_MAP963),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP963_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP963_HELP,

(L2C_COP0_MAP964),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP964_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP964_HELP,

(L2C_COP0_MAP965),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP965_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP965_HELP,

(L2C_COP0_MAP966),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP966_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP966_HELP,

(L2C_COP0_MAP967),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP967_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP967_HELP,

(L2C_COP0_MAP968),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP968_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP968_HELP,

(L2C_COP0_MAP969),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP969_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP969_HELP,

(L2C_COP0_MAP970),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP970_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP970_HELP,

(L2C_COP0_MAP971),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP971_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP971_HELP,

(L2C_COP0_MAP972),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP972_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP972_HELP,

(L2C_COP0_MAP973),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP973_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP973_HELP,

(L2C_COP0_MAP974),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP974_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP974_HELP,

(L2C_COP0_MAP975),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP975_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP975_HELP,

(L2C_COP0_MAP976),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP976_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP976_HELP,

(L2C_COP0_MAP977),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP977_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP977_HELP,

(L2C_COP0_MAP978),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP978_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP978_HELP,

(L2C_COP0_MAP979),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP979_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP979_HELP,

(L2C_COP0_MAP980),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP980_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP980_HELP,

(L2C_COP0_MAP981),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP981_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP981_HELP,

(L2C_COP0_MAP982),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP982_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP982_HELP,

(L2C_COP0_MAP983),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP983_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP983_HELP,

(L2C_COP0_MAP984),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP984_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP984_HELP,

(L2C_COP0_MAP985),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP985_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP985_HELP,

(L2C_COP0_MAP986),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP986_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP986_HELP,

(L2C_COP0_MAP987),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP987_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP987_HELP,

(L2C_COP0_MAP988),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP988_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP988_HELP,

(L2C_COP0_MAP989),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP989_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP989_HELP,

(L2C_COP0_MAP990),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP990_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP990_HELP,

(L2C_COP0_MAP991),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP991_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP991_HELP,

(L2C_COP0_MAP992),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP992_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP992_HELP,

(L2C_COP0_MAP993),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP993_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP993_HELP,

(L2C_COP0_MAP994),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP994_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP994_HELP,

(L2C_COP0_MAP995),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP995_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP995_HELP,

(L2C_COP0_MAP996),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP996_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP996_HELP,

(L2C_COP0_MAP997),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP997_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP997_HELP,

(L2C_COP0_MAP998),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP998_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP998_HELP,

(L2C_COP0_MAP999),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP999_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP999_HELP,

(L2C_COP0_MAP1000),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1000_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1000_HELP,

(L2C_COP0_MAP1001),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1001_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1001_HELP,

(L2C_COP0_MAP1002),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1002_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1002_HELP,

(L2C_COP0_MAP1003),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1003_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1003_HELP,

(L2C_COP0_MAP1004),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1004_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1004_HELP,

(L2C_COP0_MAP1005),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1005_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1005_HELP,

(L2C_COP0_MAP1006),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1006_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1006_HELP,

(L2C_COP0_MAP1007),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1007_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1007_HELP,

(L2C_COP0_MAP1008),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1008_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1008_HELP,

(L2C_COP0_MAP1009),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1009_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1009_HELP,

(L2C_COP0_MAP1010),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1010_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1010_HELP,

(L2C_COP0_MAP1011),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1011_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1011_HELP,

(L2C_COP0_MAP1012),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1012_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1012_HELP,

(L2C_COP0_MAP1013),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1013_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1013_HELP,

(L2C_COP0_MAP1014),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1014_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1014_HELP,

(L2C_COP0_MAP1015),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1015_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1015_HELP,

(L2C_COP0_MAP1016),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1016_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1016_HELP,

(L2C_COP0_MAP1017),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1017_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1017_HELP,

(L2C_COP0_MAP1018),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1018_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1018_HELP,

(L2C_COP0_MAP1019),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1019_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1019_HELP,

(L2C_COP0_MAP1020),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1020_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1020_HELP,

(L2C_COP0_MAP1021),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1021_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1021_HELP,

(L2C_COP0_MAP1022),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1022_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1022_HELP,

(L2C_COP0_MAP1023),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP1023_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP1023_HELP,

(L2C_COP0_MAP16128),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16128_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16128_HELP,

(L2C_COP0_MAP16129),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16129_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16129_HELP,

(L2C_COP0_MAP16130),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16130_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16130_HELP,

(L2C_COP0_MAP16131),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16131_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16131_HELP,

(L2C_COP0_MAP16132),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16132_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16132_HELP,

(L2C_COP0_MAP16133),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16133_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16133_HELP,

(L2C_COP0_MAP16134),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16134_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16134_HELP,

(L2C_COP0_MAP16135),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16135_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16135_HELP,

(L2C_COP0_MAP16136),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16136_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16136_HELP,

(L2C_COP0_MAP16137),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16137_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16137_HELP,

(L2C_COP0_MAP16138),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16138_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16138_HELP,

(L2C_COP0_MAP16139),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16139_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16139_HELP,

(L2C_COP0_MAP16140),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16140_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16140_HELP,

(L2C_COP0_MAP16141),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16141_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16141_HELP,

(L2C_COP0_MAP16142),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16142_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16142_HELP,

(L2C_COP0_MAP16143),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16143_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16143_HELP,

(L2C_COP0_MAP16144),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16144_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16144_HELP,

(L2C_COP0_MAP16145),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16145_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16145_HELP,

(L2C_COP0_MAP16146),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16146_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16146_HELP,

(L2C_COP0_MAP16147),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16147_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16147_HELP,

(L2C_COP0_MAP16148),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16148_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16148_HELP,

(L2C_COP0_MAP16149),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16149_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16149_HELP,

(L2C_COP0_MAP16150),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16150_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16150_HELP,

(L2C_COP0_MAP16151),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16151_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16151_HELP,

(L2C_COP0_MAP16152),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16152_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16152_HELP,

(L2C_COP0_MAP16153),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16153_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16153_HELP,

(L2C_COP0_MAP16154),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16154_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16154_HELP,

(L2C_COP0_MAP16155),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16155_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16155_HELP,

(L2C_COP0_MAP16156),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16156_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16156_HELP,

(L2C_COP0_MAP16157),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16157_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16157_HELP,

(L2C_COP0_MAP16158),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16158_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16158_HELP,

(L2C_COP0_MAP16159),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16159_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16159_HELP,

(L2C_COP0_MAP16160),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16160_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16160_HELP,

(L2C_COP0_MAP16161),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16161_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16161_HELP,

(L2C_COP0_MAP16162),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16162_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16162_HELP,

(L2C_COP0_MAP16163),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16163_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16163_HELP,

(L2C_COP0_MAP16164),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16164_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16164_HELP,

(L2C_COP0_MAP16165),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16165_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16165_HELP,

(L2C_COP0_MAP16166),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16166_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16166_HELP,

(L2C_COP0_MAP16167),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16167_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16167_HELP,

(L2C_COP0_MAP16168),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16168_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16168_HELP,

(L2C_COP0_MAP16169),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16169_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16169_HELP,

(L2C_COP0_MAP16170),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16170_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16170_HELP,

(L2C_COP0_MAP16171),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16171_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16171_HELP,

(L2C_COP0_MAP16172),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16172_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16172_HELP,

(L2C_COP0_MAP16173),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16173_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16173_HELP,

(L2C_COP0_MAP16174),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16174_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16174_HELP,

(L2C_COP0_MAP16175),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16175_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16175_HELP,

(L2C_COP0_MAP16176),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16176_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16176_HELP,

(L2C_COP0_MAP16177),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16177_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16177_HELP,

(L2C_COP0_MAP16178),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16178_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16178_HELP,

(L2C_COP0_MAP16179),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16179_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16179_HELP,

(L2C_COP0_MAP16180),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16180_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16180_HELP,

(L2C_COP0_MAP16181),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16181_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16181_HELP,

(L2C_COP0_MAP16182),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16182_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16182_HELP,

(L2C_COP0_MAP16183),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16183_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16183_HELP,

(L2C_COP0_MAP16184),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16184_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16184_HELP,

(L2C_COP0_MAP16185),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16185_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16185_HELP,

(L2C_COP0_MAP16186),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16186_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16186_HELP,

(L2C_COP0_MAP16187),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16187_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16187_HELP,

(L2C_COP0_MAP16188),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16188_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16188_HELP,

(L2C_COP0_MAP16189),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16189_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16189_HELP,

(L2C_COP0_MAP16190),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16190_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16190_HELP,

(L2C_COP0_MAP16191),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16191_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16191_HELP,

(L2C_COP0_MAP16192),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16192_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16192_HELP,

(L2C_COP0_MAP16193),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16193_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16193_HELP,

(L2C_COP0_MAP16194),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16194_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16194_HELP,

(L2C_COP0_MAP16195),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16195_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16195_HELP,

(L2C_COP0_MAP16196),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16196_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16196_HELP,

(L2C_COP0_MAP16197),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16197_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16197_HELP,

(L2C_COP0_MAP16198),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16198_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16198_HELP,

(L2C_COP0_MAP16199),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16199_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16199_HELP,

(L2C_COP0_MAP16200),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16200_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16200_HELP,

(L2C_COP0_MAP16201),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16201_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16201_HELP,

(L2C_COP0_MAP16202),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16202_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16202_HELP,

(L2C_COP0_MAP16203),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16203_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16203_HELP,

(L2C_COP0_MAP16204),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16204_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16204_HELP,

(L2C_COP0_MAP16205),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16205_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16205_HELP,

(L2C_COP0_MAP16206),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16206_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16206_HELP,

(L2C_COP0_MAP16207),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16207_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16207_HELP,

(L2C_COP0_MAP16208),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16208_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16208_HELP,

(L2C_COP0_MAP16209),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16209_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16209_HELP,

(L2C_COP0_MAP16210),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16210_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16210_HELP,

(L2C_COP0_MAP16211),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16211_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16211_HELP,

(L2C_COP0_MAP16212),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16212_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16212_HELP,

(L2C_COP0_MAP16213),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16213_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16213_HELP,

(L2C_COP0_MAP16214),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16214_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16214_HELP,

(L2C_COP0_MAP16215),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16215_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16215_HELP,

(L2C_COP0_MAP16216),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16216_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16216_HELP,

(L2C_COP0_MAP16217),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16217_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16217_HELP,

(L2C_COP0_MAP16218),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16218_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16218_HELP,

(L2C_COP0_MAP16219),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16219_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16219_HELP,

(L2C_COP0_MAP16220),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16220_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16220_HELP,

(L2C_COP0_MAP16221),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16221_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16221_HELP,

(L2C_COP0_MAP16222),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16222_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16222_HELP,

(L2C_COP0_MAP16223),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16223_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16223_HELP,

(L2C_COP0_MAP16224),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16224_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16224_HELP,

(L2C_COP0_MAP16225),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16225_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16225_HELP,

(L2C_COP0_MAP16226),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16226_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16226_HELP,

(L2C_COP0_MAP16227),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16227_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16227_HELP,

(L2C_COP0_MAP16228),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16228_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16228_HELP,

(L2C_COP0_MAP16229),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16229_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16229_HELP,

(L2C_COP0_MAP16230),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16230_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16230_HELP,

(L2C_COP0_MAP16231),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16231_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16231_HELP,

(L2C_COP0_MAP16232),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16232_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16232_HELP,

(L2C_COP0_MAP16233),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16233_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16233_HELP,

(L2C_COP0_MAP16234),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16234_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16234_HELP,

(L2C_COP0_MAP16235),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16235_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16235_HELP,

(L2C_COP0_MAP16236),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16236_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16236_HELP,

(L2C_COP0_MAP16237),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16237_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16237_HELP,

(L2C_COP0_MAP16238),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16238_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16238_HELP,

(L2C_COP0_MAP16239),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16239_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16239_HELP,

(L2C_COP0_MAP16240),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16240_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16240_HELP,

(L2C_COP0_MAP16241),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16241_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16241_HELP,

(L2C_COP0_MAP16242),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16242_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16242_HELP,

(L2C_COP0_MAP16243),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16243_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16243_HELP,

(L2C_COP0_MAP16244),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16244_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16244_HELP,

(L2C_COP0_MAP16245),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16245_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16245_HELP,

(L2C_COP0_MAP16246),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16246_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16246_HELP,

(L2C_COP0_MAP16247),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16247_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16247_HELP,

(L2C_COP0_MAP16248),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16248_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16248_HELP,

(L2C_COP0_MAP16249),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16249_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16249_HELP,

(L2C_COP0_MAP16250),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16250_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16250_HELP,

(L2C_COP0_MAP16251),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16251_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16251_HELP,

(L2C_COP0_MAP16252),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16252_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16252_HELP,

(L2C_COP0_MAP16253),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16253_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16253_HELP,

(L2C_COP0_MAP16254),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16254_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16254_HELP,

(L2C_COP0_MAP16255),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16255_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16255_HELP,

(L2C_COP0_MAP16256),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16256_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16256_HELP,

(L2C_COP0_MAP16257),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16257_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16257_HELP,

(L2C_COP0_MAP16258),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16258_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16258_HELP,

(L2C_COP0_MAP16259),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16259_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16259_HELP,

(L2C_COP0_MAP16260),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16260_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16260_HELP,

(L2C_COP0_MAP16261),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16261_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16261_HELP,

(L2C_COP0_MAP16262),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16262_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16262_HELP,

(L2C_COP0_MAP16263),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16263_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16263_HELP,

(L2C_COP0_MAP16264),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16264_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16264_HELP,

(L2C_COP0_MAP16265),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16265_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16265_HELP,

(L2C_COP0_MAP16266),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16266_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16266_HELP,

(L2C_COP0_MAP16267),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16267_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16267_HELP,

(L2C_COP0_MAP16268),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16268_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16268_HELP,

(L2C_COP0_MAP16269),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16269_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16269_HELP,

(L2C_COP0_MAP16270),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16270_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16270_HELP,

(L2C_COP0_MAP16271),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16271_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16271_HELP,

(L2C_COP0_MAP16272),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16272_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16272_HELP,

(L2C_COP0_MAP16273),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16273_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16273_HELP,

(L2C_COP0_MAP16274),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16274_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16274_HELP,

(L2C_COP0_MAP16275),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16275_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16275_HELP,

(L2C_COP0_MAP16276),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16276_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16276_HELP,

(L2C_COP0_MAP16277),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16277_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16277_HELP,

(L2C_COP0_MAP16278),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16278_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16278_HELP,

(L2C_COP0_MAP16279),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16279_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16279_HELP,

(L2C_COP0_MAP16280),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16280_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16280_HELP,

(L2C_COP0_MAP16281),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16281_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16281_HELP,

(L2C_COP0_MAP16282),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16282_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16282_HELP,

(L2C_COP0_MAP16283),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16283_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16283_HELP,

(L2C_COP0_MAP16284),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16284_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16284_HELP,

(L2C_COP0_MAP16285),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16285_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16285_HELP,

(L2C_COP0_MAP16286),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16286_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16286_HELP,

(L2C_COP0_MAP16287),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16287_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16287_HELP,

(L2C_COP0_MAP16288),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16288_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16288_HELP,

(L2C_COP0_MAP16289),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16289_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16289_HELP,

(L2C_COP0_MAP16290),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16290_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16290_HELP,

(L2C_COP0_MAP16291),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16291_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16291_HELP,

(L2C_COP0_MAP16292),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16292_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16292_HELP,

(L2C_COP0_MAP16293),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16293_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16293_HELP,

(L2C_COP0_MAP16294),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16294_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16294_HELP,

(L2C_COP0_MAP16295),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16295_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16295_HELP,

(L2C_COP0_MAP16296),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16296_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16296_HELP,

(L2C_COP0_MAP16297),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16297_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16297_HELP,

(L2C_COP0_MAP16298),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16298_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16298_HELP,

(L2C_COP0_MAP16299),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16299_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16299_HELP,

(L2C_COP0_MAP16300),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16300_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16300_HELP,

(L2C_COP0_MAP16301),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16301_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16301_HELP,

(L2C_COP0_MAP16302),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16302_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16302_HELP,

(L2C_COP0_MAP16303),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16303_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16303_HELP,

(L2C_COP0_MAP16304),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16304_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16304_HELP,

(L2C_COP0_MAP16305),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16305_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16305_HELP,

(L2C_COP0_MAP16306),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16306_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16306_HELP,

(L2C_COP0_MAP16307),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16307_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16307_HELP,

(L2C_COP0_MAP16308),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16308_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16308_HELP,

(L2C_COP0_MAP16309),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16309_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16309_HELP,

(L2C_COP0_MAP16310),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16310_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16310_HELP,

(L2C_COP0_MAP16311),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16311_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16311_HELP,

(L2C_COP0_MAP16312),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16312_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16312_HELP,

(L2C_COP0_MAP16313),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16313_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16313_HELP,

(L2C_COP0_MAP16314),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16314_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16314_HELP,

(L2C_COP0_MAP16315),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16315_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16315_HELP,

(L2C_COP0_MAP16316),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16316_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16316_HELP,

(L2C_COP0_MAP16317),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16317_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16317_HELP,

(L2C_COP0_MAP16318),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16318_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16318_HELP,

(L2C_COP0_MAP16319),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16319_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16319_HELP,

(L2C_COP0_MAP16320),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16320_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16320_HELP,

(L2C_COP0_MAP16321),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16321_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16321_HELP,

(L2C_COP0_MAP16322),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16322_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16322_HELP,

(L2C_COP0_MAP16323),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16323_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16323_HELP,

(L2C_COP0_MAP16324),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16324_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16324_HELP,

(L2C_COP0_MAP16325),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16325_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16325_HELP,

(L2C_COP0_MAP16326),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16326_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16326_HELP,

(L2C_COP0_MAP16327),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16327_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16327_HELP,

(L2C_COP0_MAP16328),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16328_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16328_HELP,

(L2C_COP0_MAP16329),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16329_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16329_HELP,

(L2C_COP0_MAP16330),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16330_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16330_HELP,

(L2C_COP0_MAP16331),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16331_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16331_HELP,

(L2C_COP0_MAP16332),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16332_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16332_HELP,

(L2C_COP0_MAP16333),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16333_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16333_HELP,

(L2C_COP0_MAP16334),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16334_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16334_HELP,

(L2C_COP0_MAP16335),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16335_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16335_HELP,

(L2C_COP0_MAP16336),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16336_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16336_HELP,

(L2C_COP0_MAP16337),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16337_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16337_HELP,

(L2C_COP0_MAP16338),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16338_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16338_HELP,

(L2C_COP0_MAP16339),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16339_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16339_HELP,

(L2C_COP0_MAP16340),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16340_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16340_HELP,

(L2C_COP0_MAP16341),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16341_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16341_HELP,

(L2C_COP0_MAP16342),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16342_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16342_HELP,

(L2C_COP0_MAP16343),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16343_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16343_HELP,

(L2C_COP0_MAP16344),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16344_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16344_HELP,

(L2C_COP0_MAP16345),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16345_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16345_HELP,

(L2C_COP0_MAP16346),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16346_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16346_HELP,

(L2C_COP0_MAP16347),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16347_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16347_HELP,

(L2C_COP0_MAP16348),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16348_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16348_HELP,

(L2C_COP0_MAP16349),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16349_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16349_HELP,

(L2C_COP0_MAP16350),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16350_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16350_HELP,

(L2C_COP0_MAP16351),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16351_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16351_HELP,

(L2C_COP0_MAP16352),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16352_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16352_HELP,

(L2C_COP0_MAP16353),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16353_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16353_HELP,

(L2C_COP0_MAP16354),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16354_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16354_HELP,

(L2C_COP0_MAP16355),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16355_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16355_HELP,

(L2C_COP0_MAP16356),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16356_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16356_HELP,

(L2C_COP0_MAP16357),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16357_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16357_HELP,

(L2C_COP0_MAP16358),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16358_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16358_HELP,

(L2C_COP0_MAP16359),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16359_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16359_HELP,

(L2C_COP0_MAP16360),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16360_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16360_HELP,

(L2C_COP0_MAP16361),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16361_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16361_HELP,

(L2C_COP0_MAP16362),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16362_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16362_HELP,

(L2C_COP0_MAP16363),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16363_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16363_HELP,

(L2C_COP0_MAP16364),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16364_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16364_HELP,

(L2C_COP0_MAP16365),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16365_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16365_HELP,

(L2C_COP0_MAP16366),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16366_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16366_HELP,

(L2C_COP0_MAP16367),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16367_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16367_HELP,

(L2C_COP0_MAP16368),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16368_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16368_HELP,

(L2C_COP0_MAP16369),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16369_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16369_HELP,

(L2C_COP0_MAP16370),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16370_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16370_HELP,

(L2C_COP0_MAP16371),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16371_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16371_HELP,

(L2C_COP0_MAP16372),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16372_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16372_HELP,

(L2C_COP0_MAP16373),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16373_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16373_HELP,

(L2C_COP0_MAP16374),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16374_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16374_HELP,

(L2C_COP0_MAP16375),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16375_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16375_HELP,

(L2C_COP0_MAP16376),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16376_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16376_HELP,

(L2C_COP0_MAP16377),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16377_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16377_HELP,

(L2C_COP0_MAP16378),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16378_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16378_HELP,

(L2C_COP0_MAP16379),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16379_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16379_HELP,

(L2C_COP0_MAP16380),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16380_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16380_HELP,

(L2C_COP0_MAP16381),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16381_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16381_HELP,

(L2C_COP0_MAP16382),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16382_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16382_HELP,

(L2C_COP0_MAP16383),1,PP COP0 register memory mapped region,L2C,L2C_L2C_COP0_MAP16383_HELP
T,DATA-Data to write to/read from designated PP's COP0,1,64,Hex,16,L2C_L2C_COP0_MAP16383_HELP,

(L2C_CTL),15,L2C Control,L2C,L2C_L2C_CTL_HELP
T,Reserved-Reserved,1,35,Hex,9,L2C_L2C_CTL_HELP,
O,RDF_FAST-When 0 delay read data fifo from DCLK to RCLK by one,Enable,Disable,36,1,L2C_L2C_CTL_HELP,
O,DISSTGL2I-Disable STGL2I's from changing the tags,Enable,Disable,37,1,L2C_L2C_CTL_HELP,
O,L2DFSBE-Force single bit ECC error on PL2 allocates (2),Enable,Disable,38,1,L2C_L2C_CTL_HELP,
O,L2DFDBE-Force double bit ECC error on PL2 allocates (2),Enable,Disable,39,1,L2C_L2C_CTL_HELP,
O,DISCCLK-Disable conditional clocking in L2C PNR blocks,Enable,Disable,40,1,L2C_L2C_CTL_HELP,
T,MAXVAB-Maximum VABs in use at once,41,4,Hex,1,L2C_L2C_CTL_HELP,
T,MAXLFB-Maximum LFBs in use at once,45,4,Hex,1,L2C_L2C_CTL_HELP,
O,RSP_ARB_MODE-Arbitration mode for RSC/RSD bus,Enable,Disable,49,1,L2C_L2C_CTL_HELP,
O,XMC_ARB_MODE-Arbitration mode for XMC QOS queues,Enable,Disable,50,1,L2C_L2C_CTL_HELP,
O,EF_ENA-LMC early fill enable,Enable,Disable,51,1,L2C_L2C_CTL_HELP,
T,EF_CNT-LMC early fill count,52,7,Hex,2,L2C_L2C_CTL_HELP,
T,VAB_THRESH-VAB Threshold,59,4,Hex,1,L2C_L2C_CTL_HELP,
O,DISECC-Tag and Data ECC Disable,Enable,Disable,63,1,L2C_L2C_CTL_HELP,
O,DISIDXALIAS-Index Alias Disable,Enable,Disable,64,1,L2C_L2C_CTL_HELP,

(L2C_DUT_MAP0),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP0_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP0_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP0_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP0_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP0_HELP,

(L2C_DUT_MAP1),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1_HELP,

(L2C_DUT_MAP2),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP2_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP2_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP2_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP2_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP2_HELP,

(L2C_DUT_MAP3),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP3_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP3_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP3_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP3_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP3_HELP,

(L2C_DUT_MAP4),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP4_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP4_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP4_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP4_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP4_HELP,

(L2C_DUT_MAP5),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP5_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP5_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP5_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP5_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP5_HELP,

(L2C_DUT_MAP6),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP6_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP6_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP6_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP6_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP6_HELP,

(L2C_DUT_MAP7),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP7_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP7_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP7_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP7_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP7_HELP,

(L2C_DUT_MAP8),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP8_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP8_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP8_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP8_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP8_HELP,

(L2C_DUT_MAP9),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP9_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP9_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP9_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP9_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP9_HELP,

(L2C_DUT_MAP10),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP10_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP10_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP10_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP10_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP10_HELP,

(L2C_DUT_MAP11),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP11_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP11_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP11_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP11_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP11_HELP,

(L2C_DUT_MAP12),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP12_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP12_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP12_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP12_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP12_HELP,

(L2C_DUT_MAP13),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP13_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP13_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP13_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP13_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP13_HELP,

(L2C_DUT_MAP14),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP14_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP14_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP14_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP14_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP14_HELP,

(L2C_DUT_MAP15),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP15_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP15_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP15_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP15_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP15_HELP,

(L2C_DUT_MAP16),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP16_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP16_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP16_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP16_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP16_HELP,

(L2C_DUT_MAP17),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP17_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP17_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP17_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP17_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP17_HELP,

(L2C_DUT_MAP18),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP18_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP18_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP18_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP18_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP18_HELP,

(L2C_DUT_MAP19),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP19_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP19_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP19_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP19_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP19_HELP,

(L2C_DUT_MAP20),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP20_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP20_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP20_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP20_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP20_HELP,

(L2C_DUT_MAP21),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP21_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP21_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP21_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP21_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP21_HELP,

(L2C_DUT_MAP22),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP22_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP22_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP22_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP22_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP22_HELP,

(L2C_DUT_MAP23),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP23_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP23_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP23_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP23_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP23_HELP,

(L2C_DUT_MAP24),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP24_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP24_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP24_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP24_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP24_HELP,

(L2C_DUT_MAP25),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP25_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP25_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP25_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP25_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP25_HELP,

(L2C_DUT_MAP26),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP26_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP26_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP26_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP26_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP26_HELP,

(L2C_DUT_MAP27),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP27_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP27_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP27_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP27_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP27_HELP,

(L2C_DUT_MAP28),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP28_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP28_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP28_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP28_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP28_HELP,

(L2C_DUT_MAP29),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP29_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP29_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP29_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP29_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP29_HELP,

(L2C_DUT_MAP30),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP30_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP30_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP30_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP30_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP30_HELP,

(L2C_DUT_MAP31),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP31_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP31_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP31_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP31_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP31_HELP,

(L2C_DUT_MAP32),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP32_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP32_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP32_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP32_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP32_HELP,

(L2C_DUT_MAP33),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP33_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP33_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP33_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP33_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP33_HELP,

(L2C_DUT_MAP34),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP34_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP34_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP34_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP34_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP34_HELP,

(L2C_DUT_MAP35),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP35_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP35_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP35_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP35_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP35_HELP,

(L2C_DUT_MAP36),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP36_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP36_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP36_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP36_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP36_HELP,

(L2C_DUT_MAP37),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP37_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP37_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP37_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP37_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP37_HELP,

(L2C_DUT_MAP38),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP38_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP38_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP38_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP38_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP38_HELP,

(L2C_DUT_MAP39),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP39_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP39_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP39_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP39_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP39_HELP,

(L2C_DUT_MAP40),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP40_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP40_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP40_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP40_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP40_HELP,

(L2C_DUT_MAP41),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP41_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP41_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP41_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP41_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP41_HELP,

(L2C_DUT_MAP42),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP42_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP42_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP42_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP42_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP42_HELP,

(L2C_DUT_MAP43),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP43_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP43_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP43_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP43_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP43_HELP,

(L2C_DUT_MAP44),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP44_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP44_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP44_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP44_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP44_HELP,

(L2C_DUT_MAP45),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP45_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP45_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP45_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP45_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP45_HELP,

(L2C_DUT_MAP46),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP46_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP46_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP46_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP46_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP46_HELP,

(L2C_DUT_MAP47),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP47_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP47_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP47_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP47_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP47_HELP,

(L2C_DUT_MAP48),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP48_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP48_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP48_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP48_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP48_HELP,

(L2C_DUT_MAP49),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP49_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP49_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP49_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP49_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP49_HELP,

(L2C_DUT_MAP50),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP50_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP50_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP50_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP50_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP50_HELP,

(L2C_DUT_MAP51),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP51_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP51_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP51_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP51_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP51_HELP,

(L2C_DUT_MAP52),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP52_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP52_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP52_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP52_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP52_HELP,

(L2C_DUT_MAP53),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP53_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP53_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP53_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP53_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP53_HELP,

(L2C_DUT_MAP54),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP54_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP54_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP54_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP54_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP54_HELP,

(L2C_DUT_MAP55),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP55_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP55_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP55_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP55_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP55_HELP,

(L2C_DUT_MAP56),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP56_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP56_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP56_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP56_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP56_HELP,

(L2C_DUT_MAP57),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP57_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP57_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP57_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP57_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP57_HELP,

(L2C_DUT_MAP58),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP58_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP58_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP58_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP58_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP58_HELP,

(L2C_DUT_MAP59),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP59_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP59_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP59_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP59_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP59_HELP,

(L2C_DUT_MAP60),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP60_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP60_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP60_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP60_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP60_HELP,

(L2C_DUT_MAP61),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP61_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP61_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP61_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP61_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP61_HELP,

(L2C_DUT_MAP62),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP62_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP62_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP62_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP62_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP62_HELP,

(L2C_DUT_MAP63),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP63_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP63_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP63_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP63_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP63_HELP,

(L2C_DUT_MAP64),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP64_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP64_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP64_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP64_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP64_HELP,

(L2C_DUT_MAP65),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP65_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP65_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP65_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP65_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP65_HELP,

(L2C_DUT_MAP66),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP66_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP66_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP66_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP66_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP66_HELP,

(L2C_DUT_MAP67),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP67_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP67_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP67_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP67_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP67_HELP,

(L2C_DUT_MAP68),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP68_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP68_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP68_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP68_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP68_HELP,

(L2C_DUT_MAP69),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP69_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP69_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP69_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP69_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP69_HELP,

(L2C_DUT_MAP70),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP70_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP70_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP70_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP70_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP70_HELP,

(L2C_DUT_MAP71),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP71_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP71_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP71_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP71_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP71_HELP,

(L2C_DUT_MAP72),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP72_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP72_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP72_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP72_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP72_HELP,

(L2C_DUT_MAP73),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP73_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP73_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP73_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP73_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP73_HELP,

(L2C_DUT_MAP74),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP74_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP74_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP74_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP74_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP74_HELP,

(L2C_DUT_MAP75),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP75_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP75_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP75_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP75_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP75_HELP,

(L2C_DUT_MAP76),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP76_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP76_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP76_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP76_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP76_HELP,

(L2C_DUT_MAP77),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP77_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP77_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP77_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP77_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP77_HELP,

(L2C_DUT_MAP78),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP78_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP78_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP78_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP78_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP78_HELP,

(L2C_DUT_MAP79),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP79_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP79_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP79_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP79_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP79_HELP,

(L2C_DUT_MAP80),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP80_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP80_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP80_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP80_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP80_HELP,

(L2C_DUT_MAP81),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP81_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP81_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP81_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP81_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP81_HELP,

(L2C_DUT_MAP82),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP82_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP82_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP82_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP82_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP82_HELP,

(L2C_DUT_MAP83),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP83_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP83_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP83_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP83_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP83_HELP,

(L2C_DUT_MAP84),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP84_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP84_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP84_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP84_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP84_HELP,

(L2C_DUT_MAP85),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP85_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP85_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP85_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP85_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP85_HELP,

(L2C_DUT_MAP86),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP86_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP86_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP86_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP86_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP86_HELP,

(L2C_DUT_MAP87),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP87_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP87_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP87_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP87_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP87_HELP,

(L2C_DUT_MAP88),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP88_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP88_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP88_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP88_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP88_HELP,

(L2C_DUT_MAP89),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP89_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP89_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP89_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP89_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP89_HELP,

(L2C_DUT_MAP90),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP90_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP90_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP90_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP90_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP90_HELP,

(L2C_DUT_MAP91),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP91_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP91_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP91_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP91_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP91_HELP,

(L2C_DUT_MAP92),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP92_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP92_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP92_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP92_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP92_HELP,

(L2C_DUT_MAP93),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP93_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP93_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP93_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP93_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP93_HELP,

(L2C_DUT_MAP94),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP94_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP94_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP94_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP94_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP94_HELP,

(L2C_DUT_MAP95),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP95_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP95_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP95_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP95_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP95_HELP,

(L2C_DUT_MAP96),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP96_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP96_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP96_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP96_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP96_HELP,

(L2C_DUT_MAP97),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP97_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP97_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP97_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP97_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP97_HELP,

(L2C_DUT_MAP98),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP98_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP98_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP98_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP98_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP98_HELP,

(L2C_DUT_MAP99),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP99_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP99_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP99_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP99_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP99_HELP,

(L2C_DUT_MAP100),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP100_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP100_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP100_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP100_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP100_HELP,

(L2C_DUT_MAP101),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP101_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP101_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP101_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP101_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP101_HELP,

(L2C_DUT_MAP102),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP102_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP102_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP102_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP102_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP102_HELP,

(L2C_DUT_MAP103),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP103_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP103_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP103_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP103_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP103_HELP,

(L2C_DUT_MAP104),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP104_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP104_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP104_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP104_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP104_HELP,

(L2C_DUT_MAP105),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP105_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP105_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP105_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP105_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP105_HELP,

(L2C_DUT_MAP106),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP106_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP106_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP106_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP106_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP106_HELP,

(L2C_DUT_MAP107),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP107_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP107_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP107_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP107_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP107_HELP,

(L2C_DUT_MAP108),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP108_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP108_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP108_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP108_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP108_HELP,

(L2C_DUT_MAP109),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP109_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP109_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP109_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP109_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP109_HELP,

(L2C_DUT_MAP110),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP110_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP110_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP110_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP110_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP110_HELP,

(L2C_DUT_MAP111),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP111_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP111_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP111_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP111_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP111_HELP,

(L2C_DUT_MAP112),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP112_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP112_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP112_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP112_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP112_HELP,

(L2C_DUT_MAP113),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP113_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP113_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP113_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP113_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP113_HELP,

(L2C_DUT_MAP114),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP114_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP114_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP114_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP114_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP114_HELP,

(L2C_DUT_MAP115),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP115_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP115_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP115_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP115_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP115_HELP,

(L2C_DUT_MAP116),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP116_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP116_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP116_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP116_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP116_HELP,

(L2C_DUT_MAP117),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP117_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP117_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP117_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP117_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP117_HELP,

(L2C_DUT_MAP118),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP118_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP118_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP118_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP118_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP118_HELP,

(L2C_DUT_MAP119),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP119_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP119_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP119_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP119_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP119_HELP,

(L2C_DUT_MAP120),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP120_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP120_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP120_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP120_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP120_HELP,

(L2C_DUT_MAP121),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP121_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP121_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP121_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP121_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP121_HELP,

(L2C_DUT_MAP122),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP122_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP122_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP122_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP122_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP122_HELP,

(L2C_DUT_MAP123),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP123_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP123_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP123_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP123_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP123_HELP,

(L2C_DUT_MAP124),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP124_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP124_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP124_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP124_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP124_HELP,

(L2C_DUT_MAP125),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP125_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP125_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP125_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP125_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP125_HELP,

(L2C_DUT_MAP126),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP126_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP126_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP126_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP126_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP126_HELP,

(L2C_DUT_MAP127),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP127_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP127_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP127_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP127_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP127_HELP,

(L2C_DUT_MAP128),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP128_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP128_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP128_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP128_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP128_HELP,

(L2C_DUT_MAP129),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP129_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP129_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP129_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP129_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP129_HELP,

(L2C_DUT_MAP130),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP130_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP130_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP130_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP130_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP130_HELP,

(L2C_DUT_MAP131),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP131_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP131_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP131_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP131_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP131_HELP,

(L2C_DUT_MAP132),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP132_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP132_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP132_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP132_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP132_HELP,

(L2C_DUT_MAP133),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP133_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP133_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP133_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP133_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP133_HELP,

(L2C_DUT_MAP134),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP134_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP134_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP134_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP134_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP134_HELP,

(L2C_DUT_MAP135),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP135_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP135_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP135_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP135_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP135_HELP,

(L2C_DUT_MAP136),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP136_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP136_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP136_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP136_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP136_HELP,

(L2C_DUT_MAP137),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP137_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP137_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP137_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP137_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP137_HELP,

(L2C_DUT_MAP138),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP138_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP138_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP138_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP138_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP138_HELP,

(L2C_DUT_MAP139),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP139_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP139_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP139_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP139_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP139_HELP,

(L2C_DUT_MAP140),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP140_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP140_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP140_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP140_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP140_HELP,

(L2C_DUT_MAP141),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP141_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP141_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP141_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP141_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP141_HELP,

(L2C_DUT_MAP142),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP142_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP142_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP142_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP142_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP142_HELP,

(L2C_DUT_MAP143),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP143_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP143_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP143_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP143_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP143_HELP,

(L2C_DUT_MAP144),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP144_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP144_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP144_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP144_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP144_HELP,

(L2C_DUT_MAP145),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP145_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP145_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP145_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP145_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP145_HELP,

(L2C_DUT_MAP146),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP146_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP146_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP146_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP146_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP146_HELP,

(L2C_DUT_MAP147),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP147_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP147_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP147_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP147_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP147_HELP,

(L2C_DUT_MAP148),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP148_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP148_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP148_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP148_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP148_HELP,

(L2C_DUT_MAP149),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP149_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP149_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP149_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP149_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP149_HELP,

(L2C_DUT_MAP150),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP150_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP150_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP150_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP150_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP150_HELP,

(L2C_DUT_MAP151),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP151_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP151_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP151_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP151_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP151_HELP,

(L2C_DUT_MAP152),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP152_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP152_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP152_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP152_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP152_HELP,

(L2C_DUT_MAP153),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP153_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP153_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP153_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP153_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP153_HELP,

(L2C_DUT_MAP154),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP154_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP154_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP154_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP154_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP154_HELP,

(L2C_DUT_MAP155),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP155_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP155_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP155_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP155_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP155_HELP,

(L2C_DUT_MAP156),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP156_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP156_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP156_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP156_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP156_HELP,

(L2C_DUT_MAP157),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP157_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP157_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP157_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP157_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP157_HELP,

(L2C_DUT_MAP158),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP158_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP158_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP158_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP158_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP158_HELP,

(L2C_DUT_MAP159),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP159_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP159_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP159_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP159_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP159_HELP,

(L2C_DUT_MAP160),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP160_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP160_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP160_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP160_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP160_HELP,

(L2C_DUT_MAP161),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP161_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP161_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP161_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP161_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP161_HELP,

(L2C_DUT_MAP162),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP162_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP162_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP162_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP162_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP162_HELP,

(L2C_DUT_MAP163),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP163_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP163_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP163_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP163_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP163_HELP,

(L2C_DUT_MAP164),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP164_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP164_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP164_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP164_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP164_HELP,

(L2C_DUT_MAP165),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP165_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP165_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP165_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP165_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP165_HELP,

(L2C_DUT_MAP166),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP166_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP166_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP166_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP166_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP166_HELP,

(L2C_DUT_MAP167),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP167_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP167_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP167_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP167_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP167_HELP,

(L2C_DUT_MAP168),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP168_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP168_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP168_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP168_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP168_HELP,

(L2C_DUT_MAP169),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP169_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP169_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP169_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP169_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP169_HELP,

(L2C_DUT_MAP170),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP170_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP170_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP170_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP170_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP170_HELP,

(L2C_DUT_MAP171),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP171_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP171_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP171_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP171_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP171_HELP,

(L2C_DUT_MAP172),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP172_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP172_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP172_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP172_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP172_HELP,

(L2C_DUT_MAP173),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP173_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP173_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP173_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP173_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP173_HELP,

(L2C_DUT_MAP174),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP174_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP174_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP174_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP174_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP174_HELP,

(L2C_DUT_MAP175),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP175_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP175_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP175_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP175_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP175_HELP,

(L2C_DUT_MAP176),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP176_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP176_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP176_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP176_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP176_HELP,

(L2C_DUT_MAP177),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP177_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP177_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP177_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP177_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP177_HELP,

(L2C_DUT_MAP178),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP178_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP178_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP178_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP178_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP178_HELP,

(L2C_DUT_MAP179),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP179_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP179_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP179_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP179_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP179_HELP,

(L2C_DUT_MAP180),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP180_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP180_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP180_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP180_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP180_HELP,

(L2C_DUT_MAP181),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP181_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP181_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP181_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP181_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP181_HELP,

(L2C_DUT_MAP182),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP182_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP182_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP182_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP182_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP182_HELP,

(L2C_DUT_MAP183),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP183_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP183_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP183_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP183_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP183_HELP,

(L2C_DUT_MAP184),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP184_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP184_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP184_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP184_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP184_HELP,

(L2C_DUT_MAP185),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP185_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP185_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP185_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP185_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP185_HELP,

(L2C_DUT_MAP186),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP186_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP186_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP186_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP186_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP186_HELP,

(L2C_DUT_MAP187),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP187_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP187_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP187_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP187_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP187_HELP,

(L2C_DUT_MAP188),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP188_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP188_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP188_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP188_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP188_HELP,

(L2C_DUT_MAP189),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP189_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP189_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP189_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP189_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP189_HELP,

(L2C_DUT_MAP190),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP190_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP190_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP190_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP190_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP190_HELP,

(L2C_DUT_MAP191),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP191_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP191_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP191_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP191_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP191_HELP,

(L2C_DUT_MAP192),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP192_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP192_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP192_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP192_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP192_HELP,

(L2C_DUT_MAP193),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP193_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP193_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP193_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP193_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP193_HELP,

(L2C_DUT_MAP194),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP194_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP194_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP194_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP194_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP194_HELP,

(L2C_DUT_MAP195),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP195_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP195_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP195_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP195_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP195_HELP,

(L2C_DUT_MAP196),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP196_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP196_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP196_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP196_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP196_HELP,

(L2C_DUT_MAP197),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP197_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP197_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP197_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP197_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP197_HELP,

(L2C_DUT_MAP198),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP198_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP198_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP198_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP198_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP198_HELP,

(L2C_DUT_MAP199),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP199_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP199_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP199_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP199_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP199_HELP,

(L2C_DUT_MAP200),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP200_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP200_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP200_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP200_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP200_HELP,

(L2C_DUT_MAP201),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP201_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP201_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP201_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP201_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP201_HELP,

(L2C_DUT_MAP202),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP202_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP202_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP202_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP202_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP202_HELP,

(L2C_DUT_MAP203),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP203_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP203_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP203_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP203_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP203_HELP,

(L2C_DUT_MAP204),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP204_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP204_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP204_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP204_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP204_HELP,

(L2C_DUT_MAP205),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP205_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP205_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP205_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP205_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP205_HELP,

(L2C_DUT_MAP206),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP206_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP206_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP206_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP206_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP206_HELP,

(L2C_DUT_MAP207),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP207_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP207_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP207_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP207_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP207_HELP,

(L2C_DUT_MAP208),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP208_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP208_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP208_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP208_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP208_HELP,

(L2C_DUT_MAP209),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP209_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP209_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP209_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP209_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP209_HELP,

(L2C_DUT_MAP210),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP210_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP210_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP210_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP210_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP210_HELP,

(L2C_DUT_MAP211),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP211_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP211_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP211_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP211_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP211_HELP,

(L2C_DUT_MAP212),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP212_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP212_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP212_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP212_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP212_HELP,

(L2C_DUT_MAP213),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP213_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP213_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP213_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP213_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP213_HELP,

(L2C_DUT_MAP214),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP214_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP214_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP214_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP214_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP214_HELP,

(L2C_DUT_MAP215),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP215_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP215_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP215_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP215_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP215_HELP,

(L2C_DUT_MAP216),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP216_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP216_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP216_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP216_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP216_HELP,

(L2C_DUT_MAP217),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP217_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP217_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP217_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP217_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP217_HELP,

(L2C_DUT_MAP218),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP218_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP218_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP218_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP218_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP218_HELP,

(L2C_DUT_MAP219),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP219_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP219_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP219_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP219_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP219_HELP,

(L2C_DUT_MAP220),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP220_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP220_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP220_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP220_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP220_HELP,

(L2C_DUT_MAP221),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP221_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP221_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP221_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP221_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP221_HELP,

(L2C_DUT_MAP222),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP222_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP222_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP222_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP222_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP222_HELP,

(L2C_DUT_MAP223),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP223_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP223_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP223_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP223_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP223_HELP,

(L2C_DUT_MAP224),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP224_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP224_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP224_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP224_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP224_HELP,

(L2C_DUT_MAP225),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP225_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP225_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP225_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP225_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP225_HELP,

(L2C_DUT_MAP226),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP226_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP226_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP226_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP226_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP226_HELP,

(L2C_DUT_MAP227),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP227_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP227_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP227_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP227_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP227_HELP,

(L2C_DUT_MAP228),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP228_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP228_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP228_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP228_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP228_HELP,

(L2C_DUT_MAP229),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP229_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP229_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP229_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP229_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP229_HELP,

(L2C_DUT_MAP230),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP230_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP230_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP230_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP230_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP230_HELP,

(L2C_DUT_MAP231),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP231_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP231_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP231_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP231_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP231_HELP,

(L2C_DUT_MAP232),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP232_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP232_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP232_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP232_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP232_HELP,

(L2C_DUT_MAP233),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP233_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP233_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP233_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP233_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP233_HELP,

(L2C_DUT_MAP234),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP234_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP234_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP234_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP234_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP234_HELP,

(L2C_DUT_MAP235),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP235_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP235_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP235_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP235_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP235_HELP,

(L2C_DUT_MAP236),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP236_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP236_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP236_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP236_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP236_HELP,

(L2C_DUT_MAP237),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP237_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP237_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP237_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP237_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP237_HELP,

(L2C_DUT_MAP238),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP238_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP238_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP238_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP238_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP238_HELP,

(L2C_DUT_MAP239),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP239_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP239_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP239_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP239_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP239_HELP,

(L2C_DUT_MAP240),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP240_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP240_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP240_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP240_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP240_HELP,

(L2C_DUT_MAP241),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP241_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP241_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP241_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP241_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP241_HELP,

(L2C_DUT_MAP242),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP242_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP242_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP242_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP242_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP242_HELP,

(L2C_DUT_MAP243),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP243_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP243_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP243_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP243_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP243_HELP,

(L2C_DUT_MAP244),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP244_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP244_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP244_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP244_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP244_HELP,

(L2C_DUT_MAP245),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP245_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP245_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP245_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP245_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP245_HELP,

(L2C_DUT_MAP246),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP246_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP246_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP246_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP246_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP246_HELP,

(L2C_DUT_MAP247),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP247_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP247_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP247_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP247_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP247_HELP,

(L2C_DUT_MAP248),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP248_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP248_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP248_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP248_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP248_HELP,

(L2C_DUT_MAP249),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP249_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP249_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP249_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP249_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP249_HELP,

(L2C_DUT_MAP250),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP250_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP250_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP250_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP250_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP250_HELP,

(L2C_DUT_MAP251),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP251_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP251_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP251_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP251_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP251_HELP,

(L2C_DUT_MAP252),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP252_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP252_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP252_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP252_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP252_HELP,

(L2C_DUT_MAP253),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP253_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP253_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP253_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP253_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP253_HELP,

(L2C_DUT_MAP254),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP254_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP254_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP254_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP254_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP254_HELP,

(L2C_DUT_MAP255),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP255_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP255_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP255_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP255_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP255_HELP,

(L2C_DUT_MAP256),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP256_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP256_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP256_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP256_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP256_HELP,

(L2C_DUT_MAP257),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP257_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP257_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP257_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP257_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP257_HELP,

(L2C_DUT_MAP258),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP258_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP258_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP258_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP258_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP258_HELP,

(L2C_DUT_MAP259),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP259_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP259_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP259_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP259_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP259_HELP,

(L2C_DUT_MAP260),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP260_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP260_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP260_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP260_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP260_HELP,

(L2C_DUT_MAP261),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP261_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP261_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP261_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP261_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP261_HELP,

(L2C_DUT_MAP262),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP262_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP262_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP262_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP262_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP262_HELP,

(L2C_DUT_MAP263),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP263_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP263_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP263_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP263_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP263_HELP,

(L2C_DUT_MAP264),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP264_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP264_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP264_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP264_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP264_HELP,

(L2C_DUT_MAP265),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP265_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP265_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP265_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP265_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP265_HELP,

(L2C_DUT_MAP266),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP266_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP266_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP266_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP266_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP266_HELP,

(L2C_DUT_MAP267),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP267_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP267_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP267_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP267_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP267_HELP,

(L2C_DUT_MAP268),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP268_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP268_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP268_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP268_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP268_HELP,

(L2C_DUT_MAP269),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP269_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP269_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP269_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP269_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP269_HELP,

(L2C_DUT_MAP270),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP270_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP270_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP270_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP270_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP270_HELP,

(L2C_DUT_MAP271),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP271_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP271_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP271_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP271_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP271_HELP,

(L2C_DUT_MAP272),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP272_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP272_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP272_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP272_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP272_HELP,

(L2C_DUT_MAP273),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP273_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP273_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP273_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP273_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP273_HELP,

(L2C_DUT_MAP274),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP274_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP274_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP274_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP274_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP274_HELP,

(L2C_DUT_MAP275),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP275_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP275_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP275_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP275_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP275_HELP,

(L2C_DUT_MAP276),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP276_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP276_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP276_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP276_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP276_HELP,

(L2C_DUT_MAP277),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP277_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP277_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP277_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP277_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP277_HELP,

(L2C_DUT_MAP278),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP278_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP278_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP278_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP278_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP278_HELP,

(L2C_DUT_MAP279),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP279_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP279_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP279_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP279_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP279_HELP,

(L2C_DUT_MAP280),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP280_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP280_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP280_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP280_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP280_HELP,

(L2C_DUT_MAP281),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP281_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP281_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP281_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP281_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP281_HELP,

(L2C_DUT_MAP282),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP282_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP282_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP282_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP282_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP282_HELP,

(L2C_DUT_MAP283),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP283_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP283_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP283_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP283_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP283_HELP,

(L2C_DUT_MAP284),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP284_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP284_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP284_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP284_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP284_HELP,

(L2C_DUT_MAP285),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP285_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP285_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP285_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP285_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP285_HELP,

(L2C_DUT_MAP286),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP286_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP286_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP286_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP286_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP286_HELP,

(L2C_DUT_MAP287),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP287_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP287_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP287_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP287_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP287_HELP,

(L2C_DUT_MAP288),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP288_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP288_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP288_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP288_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP288_HELP,

(L2C_DUT_MAP289),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP289_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP289_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP289_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP289_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP289_HELP,

(L2C_DUT_MAP290),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP290_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP290_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP290_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP290_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP290_HELP,

(L2C_DUT_MAP291),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP291_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP291_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP291_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP291_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP291_HELP,

(L2C_DUT_MAP292),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP292_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP292_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP292_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP292_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP292_HELP,

(L2C_DUT_MAP293),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP293_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP293_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP293_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP293_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP293_HELP,

(L2C_DUT_MAP294),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP294_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP294_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP294_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP294_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP294_HELP,

(L2C_DUT_MAP295),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP295_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP295_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP295_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP295_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP295_HELP,

(L2C_DUT_MAP296),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP296_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP296_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP296_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP296_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP296_HELP,

(L2C_DUT_MAP297),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP297_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP297_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP297_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP297_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP297_HELP,

(L2C_DUT_MAP298),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP298_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP298_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP298_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP298_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP298_HELP,

(L2C_DUT_MAP299),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP299_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP299_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP299_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP299_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP299_HELP,

(L2C_DUT_MAP300),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP300_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP300_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP300_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP300_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP300_HELP,

(L2C_DUT_MAP301),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP301_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP301_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP301_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP301_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP301_HELP,

(L2C_DUT_MAP302),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP302_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP302_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP302_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP302_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP302_HELP,

(L2C_DUT_MAP303),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP303_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP303_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP303_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP303_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP303_HELP,

(L2C_DUT_MAP304),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP304_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP304_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP304_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP304_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP304_HELP,

(L2C_DUT_MAP305),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP305_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP305_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP305_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP305_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP305_HELP,

(L2C_DUT_MAP306),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP306_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP306_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP306_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP306_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP306_HELP,

(L2C_DUT_MAP307),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP307_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP307_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP307_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP307_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP307_HELP,

(L2C_DUT_MAP308),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP308_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP308_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP308_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP308_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP308_HELP,

(L2C_DUT_MAP309),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP309_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP309_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP309_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP309_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP309_HELP,

(L2C_DUT_MAP310),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP310_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP310_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP310_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP310_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP310_HELP,

(L2C_DUT_MAP311),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP311_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP311_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP311_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP311_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP311_HELP,

(L2C_DUT_MAP312),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP312_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP312_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP312_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP312_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP312_HELP,

(L2C_DUT_MAP313),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP313_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP313_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP313_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP313_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP313_HELP,

(L2C_DUT_MAP314),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP314_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP314_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP314_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP314_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP314_HELP,

(L2C_DUT_MAP315),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP315_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP315_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP315_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP315_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP315_HELP,

(L2C_DUT_MAP316),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP316_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP316_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP316_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP316_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP316_HELP,

(L2C_DUT_MAP317),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP317_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP317_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP317_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP317_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP317_HELP,

(L2C_DUT_MAP318),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP318_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP318_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP318_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP318_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP318_HELP,

(L2C_DUT_MAP319),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP319_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP319_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP319_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP319_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP319_HELP,

(L2C_DUT_MAP320),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP320_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP320_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP320_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP320_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP320_HELP,

(L2C_DUT_MAP321),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP321_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP321_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP321_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP321_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP321_HELP,

(L2C_DUT_MAP322),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP322_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP322_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP322_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP322_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP322_HELP,

(L2C_DUT_MAP323),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP323_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP323_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP323_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP323_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP323_HELP,

(L2C_DUT_MAP324),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP324_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP324_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP324_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP324_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP324_HELP,

(L2C_DUT_MAP325),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP325_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP325_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP325_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP325_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP325_HELP,

(L2C_DUT_MAP326),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP326_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP326_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP326_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP326_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP326_HELP,

(L2C_DUT_MAP327),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP327_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP327_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP327_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP327_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP327_HELP,

(L2C_DUT_MAP328),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP328_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP328_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP328_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP328_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP328_HELP,

(L2C_DUT_MAP329),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP329_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP329_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP329_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP329_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP329_HELP,

(L2C_DUT_MAP330),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP330_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP330_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP330_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP330_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP330_HELP,

(L2C_DUT_MAP331),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP331_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP331_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP331_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP331_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP331_HELP,

(L2C_DUT_MAP332),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP332_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP332_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP332_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP332_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP332_HELP,

(L2C_DUT_MAP333),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP333_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP333_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP333_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP333_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP333_HELP,

(L2C_DUT_MAP334),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP334_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP334_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP334_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP334_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP334_HELP,

(L2C_DUT_MAP335),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP335_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP335_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP335_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP335_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP335_HELP,

(L2C_DUT_MAP336),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP336_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP336_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP336_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP336_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP336_HELP,

(L2C_DUT_MAP337),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP337_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP337_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP337_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP337_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP337_HELP,

(L2C_DUT_MAP338),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP338_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP338_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP338_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP338_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP338_HELP,

(L2C_DUT_MAP339),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP339_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP339_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP339_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP339_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP339_HELP,

(L2C_DUT_MAP340),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP340_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP340_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP340_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP340_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP340_HELP,

(L2C_DUT_MAP341),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP341_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP341_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP341_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP341_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP341_HELP,

(L2C_DUT_MAP342),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP342_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP342_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP342_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP342_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP342_HELP,

(L2C_DUT_MAP343),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP343_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP343_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP343_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP343_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP343_HELP,

(L2C_DUT_MAP344),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP344_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP344_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP344_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP344_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP344_HELP,

(L2C_DUT_MAP345),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP345_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP345_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP345_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP345_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP345_HELP,

(L2C_DUT_MAP346),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP346_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP346_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP346_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP346_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP346_HELP,

(L2C_DUT_MAP347),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP347_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP347_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP347_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP347_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP347_HELP,

(L2C_DUT_MAP348),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP348_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP348_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP348_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP348_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP348_HELP,

(L2C_DUT_MAP349),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP349_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP349_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP349_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP349_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP349_HELP,

(L2C_DUT_MAP350),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP350_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP350_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP350_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP350_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP350_HELP,

(L2C_DUT_MAP351),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP351_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP351_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP351_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP351_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP351_HELP,

(L2C_DUT_MAP352),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP352_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP352_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP352_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP352_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP352_HELP,

(L2C_DUT_MAP353),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP353_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP353_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP353_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP353_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP353_HELP,

(L2C_DUT_MAP354),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP354_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP354_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP354_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP354_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP354_HELP,

(L2C_DUT_MAP355),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP355_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP355_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP355_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP355_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP355_HELP,

(L2C_DUT_MAP356),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP356_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP356_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP356_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP356_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP356_HELP,

(L2C_DUT_MAP357),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP357_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP357_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP357_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP357_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP357_HELP,

(L2C_DUT_MAP358),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP358_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP358_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP358_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP358_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP358_HELP,

(L2C_DUT_MAP359),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP359_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP359_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP359_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP359_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP359_HELP,

(L2C_DUT_MAP360),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP360_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP360_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP360_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP360_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP360_HELP,

(L2C_DUT_MAP361),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP361_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP361_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP361_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP361_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP361_HELP,

(L2C_DUT_MAP362),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP362_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP362_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP362_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP362_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP362_HELP,

(L2C_DUT_MAP363),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP363_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP363_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP363_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP363_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP363_HELP,

(L2C_DUT_MAP364),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP364_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP364_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP364_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP364_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP364_HELP,

(L2C_DUT_MAP365),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP365_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP365_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP365_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP365_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP365_HELP,

(L2C_DUT_MAP366),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP366_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP366_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP366_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP366_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP366_HELP,

(L2C_DUT_MAP367),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP367_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP367_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP367_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP367_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP367_HELP,

(L2C_DUT_MAP368),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP368_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP368_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP368_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP368_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP368_HELP,

(L2C_DUT_MAP369),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP369_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP369_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP369_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP369_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP369_HELP,

(L2C_DUT_MAP370),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP370_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP370_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP370_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP370_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP370_HELP,

(L2C_DUT_MAP371),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP371_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP371_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP371_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP371_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP371_HELP,

(L2C_DUT_MAP372),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP372_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP372_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP372_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP372_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP372_HELP,

(L2C_DUT_MAP373),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP373_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP373_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP373_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP373_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP373_HELP,

(L2C_DUT_MAP374),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP374_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP374_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP374_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP374_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP374_HELP,

(L2C_DUT_MAP375),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP375_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP375_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP375_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP375_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP375_HELP,

(L2C_DUT_MAP376),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP376_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP376_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP376_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP376_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP376_HELP,

(L2C_DUT_MAP377),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP377_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP377_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP377_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP377_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP377_HELP,

(L2C_DUT_MAP378),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP378_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP378_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP378_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP378_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP378_HELP,

(L2C_DUT_MAP379),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP379_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP379_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP379_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP379_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP379_HELP,

(L2C_DUT_MAP380),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP380_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP380_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP380_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP380_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP380_HELP,

(L2C_DUT_MAP381),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP381_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP381_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP381_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP381_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP381_HELP,

(L2C_DUT_MAP382),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP382_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP382_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP382_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP382_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP382_HELP,

(L2C_DUT_MAP383),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP383_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP383_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP383_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP383_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP383_HELP,

(L2C_DUT_MAP384),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP384_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP384_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP384_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP384_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP384_HELP,

(L2C_DUT_MAP385),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP385_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP385_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP385_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP385_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP385_HELP,

(L2C_DUT_MAP386),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP386_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP386_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP386_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP386_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP386_HELP,

(L2C_DUT_MAP387),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP387_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP387_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP387_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP387_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP387_HELP,

(L2C_DUT_MAP388),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP388_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP388_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP388_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP388_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP388_HELP,

(L2C_DUT_MAP389),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP389_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP389_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP389_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP389_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP389_HELP,

(L2C_DUT_MAP390),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP390_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP390_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP390_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP390_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP390_HELP,

(L2C_DUT_MAP391),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP391_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP391_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP391_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP391_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP391_HELP,

(L2C_DUT_MAP392),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP392_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP392_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP392_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP392_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP392_HELP,

(L2C_DUT_MAP393),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP393_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP393_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP393_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP393_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP393_HELP,

(L2C_DUT_MAP394),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP394_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP394_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP394_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP394_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP394_HELP,

(L2C_DUT_MAP395),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP395_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP395_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP395_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP395_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP395_HELP,

(L2C_DUT_MAP396),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP396_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP396_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP396_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP396_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP396_HELP,

(L2C_DUT_MAP397),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP397_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP397_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP397_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP397_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP397_HELP,

(L2C_DUT_MAP398),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP398_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP398_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP398_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP398_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP398_HELP,

(L2C_DUT_MAP399),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP399_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP399_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP399_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP399_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP399_HELP,

(L2C_DUT_MAP400),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP400_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP400_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP400_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP400_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP400_HELP,

(L2C_DUT_MAP401),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP401_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP401_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP401_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP401_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP401_HELP,

(L2C_DUT_MAP402),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP402_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP402_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP402_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP402_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP402_HELP,

(L2C_DUT_MAP403),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP403_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP403_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP403_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP403_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP403_HELP,

(L2C_DUT_MAP404),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP404_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP404_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP404_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP404_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP404_HELP,

(L2C_DUT_MAP405),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP405_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP405_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP405_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP405_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP405_HELP,

(L2C_DUT_MAP406),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP406_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP406_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP406_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP406_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP406_HELP,

(L2C_DUT_MAP407),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP407_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP407_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP407_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP407_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP407_HELP,

(L2C_DUT_MAP408),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP408_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP408_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP408_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP408_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP408_HELP,

(L2C_DUT_MAP409),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP409_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP409_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP409_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP409_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP409_HELP,

(L2C_DUT_MAP410),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP410_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP410_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP410_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP410_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP410_HELP,

(L2C_DUT_MAP411),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP411_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP411_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP411_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP411_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP411_HELP,

(L2C_DUT_MAP412),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP412_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP412_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP412_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP412_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP412_HELP,

(L2C_DUT_MAP413),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP413_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP413_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP413_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP413_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP413_HELP,

(L2C_DUT_MAP414),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP414_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP414_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP414_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP414_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP414_HELP,

(L2C_DUT_MAP415),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP415_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP415_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP415_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP415_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP415_HELP,

(L2C_DUT_MAP416),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP416_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP416_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP416_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP416_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP416_HELP,

(L2C_DUT_MAP417),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP417_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP417_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP417_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP417_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP417_HELP,

(L2C_DUT_MAP418),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP418_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP418_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP418_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP418_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP418_HELP,

(L2C_DUT_MAP419),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP419_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP419_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP419_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP419_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP419_HELP,

(L2C_DUT_MAP420),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP420_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP420_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP420_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP420_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP420_HELP,

(L2C_DUT_MAP421),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP421_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP421_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP421_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP421_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP421_HELP,

(L2C_DUT_MAP422),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP422_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP422_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP422_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP422_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP422_HELP,

(L2C_DUT_MAP423),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP423_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP423_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP423_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP423_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP423_HELP,

(L2C_DUT_MAP424),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP424_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP424_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP424_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP424_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP424_HELP,

(L2C_DUT_MAP425),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP425_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP425_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP425_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP425_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP425_HELP,

(L2C_DUT_MAP426),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP426_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP426_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP426_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP426_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP426_HELP,

(L2C_DUT_MAP427),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP427_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP427_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP427_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP427_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP427_HELP,

(L2C_DUT_MAP428),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP428_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP428_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP428_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP428_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP428_HELP,

(L2C_DUT_MAP429),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP429_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP429_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP429_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP429_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP429_HELP,

(L2C_DUT_MAP430),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP430_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP430_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP430_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP430_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP430_HELP,

(L2C_DUT_MAP431),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP431_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP431_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP431_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP431_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP431_HELP,

(L2C_DUT_MAP432),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP432_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP432_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP432_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP432_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP432_HELP,

(L2C_DUT_MAP433),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP433_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP433_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP433_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP433_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP433_HELP,

(L2C_DUT_MAP434),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP434_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP434_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP434_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP434_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP434_HELP,

(L2C_DUT_MAP435),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP435_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP435_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP435_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP435_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP435_HELP,

(L2C_DUT_MAP436),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP436_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP436_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP436_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP436_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP436_HELP,

(L2C_DUT_MAP437),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP437_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP437_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP437_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP437_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP437_HELP,

(L2C_DUT_MAP438),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP438_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP438_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP438_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP438_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP438_HELP,

(L2C_DUT_MAP439),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP439_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP439_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP439_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP439_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP439_HELP,

(L2C_DUT_MAP440),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP440_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP440_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP440_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP440_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP440_HELP,

(L2C_DUT_MAP441),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP441_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP441_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP441_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP441_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP441_HELP,

(L2C_DUT_MAP442),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP442_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP442_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP442_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP442_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP442_HELP,

(L2C_DUT_MAP443),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP443_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP443_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP443_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP443_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP443_HELP,

(L2C_DUT_MAP444),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP444_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP444_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP444_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP444_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP444_HELP,

(L2C_DUT_MAP445),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP445_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP445_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP445_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP445_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP445_HELP,

(L2C_DUT_MAP446),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP446_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP446_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP446_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP446_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP446_HELP,

(L2C_DUT_MAP447),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP447_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP447_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP447_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP447_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP447_HELP,

(L2C_DUT_MAP448),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP448_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP448_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP448_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP448_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP448_HELP,

(L2C_DUT_MAP449),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP449_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP449_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP449_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP449_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP449_HELP,

(L2C_DUT_MAP450),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP450_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP450_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP450_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP450_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP450_HELP,

(L2C_DUT_MAP451),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP451_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP451_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP451_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP451_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP451_HELP,

(L2C_DUT_MAP452),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP452_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP452_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP452_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP452_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP452_HELP,

(L2C_DUT_MAP453),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP453_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP453_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP453_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP453_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP453_HELP,

(L2C_DUT_MAP454),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP454_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP454_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP454_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP454_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP454_HELP,

(L2C_DUT_MAP455),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP455_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP455_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP455_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP455_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP455_HELP,

(L2C_DUT_MAP456),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP456_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP456_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP456_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP456_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP456_HELP,

(L2C_DUT_MAP457),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP457_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP457_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP457_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP457_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP457_HELP,

(L2C_DUT_MAP458),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP458_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP458_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP458_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP458_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP458_HELP,

(L2C_DUT_MAP459),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP459_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP459_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP459_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP459_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP459_HELP,

(L2C_DUT_MAP460),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP460_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP460_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP460_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP460_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP460_HELP,

(L2C_DUT_MAP461),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP461_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP461_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP461_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP461_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP461_HELP,

(L2C_DUT_MAP462),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP462_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP462_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP462_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP462_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP462_HELP,

(L2C_DUT_MAP463),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP463_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP463_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP463_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP463_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP463_HELP,

(L2C_DUT_MAP464),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP464_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP464_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP464_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP464_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP464_HELP,

(L2C_DUT_MAP465),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP465_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP465_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP465_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP465_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP465_HELP,

(L2C_DUT_MAP466),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP466_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP466_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP466_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP466_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP466_HELP,

(L2C_DUT_MAP467),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP467_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP467_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP467_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP467_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP467_HELP,

(L2C_DUT_MAP468),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP468_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP468_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP468_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP468_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP468_HELP,

(L2C_DUT_MAP469),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP469_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP469_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP469_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP469_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP469_HELP,

(L2C_DUT_MAP470),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP470_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP470_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP470_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP470_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP470_HELP,

(L2C_DUT_MAP471),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP471_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP471_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP471_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP471_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP471_HELP,

(L2C_DUT_MAP472),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP472_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP472_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP472_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP472_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP472_HELP,

(L2C_DUT_MAP473),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP473_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP473_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP473_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP473_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP473_HELP,

(L2C_DUT_MAP474),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP474_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP474_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP474_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP474_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP474_HELP,

(L2C_DUT_MAP475),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP475_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP475_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP475_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP475_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP475_HELP,

(L2C_DUT_MAP476),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP476_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP476_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP476_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP476_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP476_HELP,

(L2C_DUT_MAP477),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP477_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP477_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP477_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP477_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP477_HELP,

(L2C_DUT_MAP478),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP478_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP478_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP478_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP478_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP478_HELP,

(L2C_DUT_MAP479),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP479_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP479_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP479_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP479_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP479_HELP,

(L2C_DUT_MAP480),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP480_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP480_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP480_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP480_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP480_HELP,

(L2C_DUT_MAP481),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP481_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP481_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP481_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP481_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP481_HELP,

(L2C_DUT_MAP482),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP482_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP482_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP482_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP482_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP482_HELP,

(L2C_DUT_MAP483),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP483_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP483_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP483_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP483_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP483_HELP,

(L2C_DUT_MAP484),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP484_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP484_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP484_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP484_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP484_HELP,

(L2C_DUT_MAP485),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP485_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP485_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP485_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP485_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP485_HELP,

(L2C_DUT_MAP486),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP486_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP486_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP486_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP486_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP486_HELP,

(L2C_DUT_MAP487),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP487_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP487_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP487_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP487_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP487_HELP,

(L2C_DUT_MAP488),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP488_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP488_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP488_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP488_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP488_HELP,

(L2C_DUT_MAP489),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP489_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP489_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP489_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP489_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP489_HELP,

(L2C_DUT_MAP490),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP490_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP490_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP490_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP490_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP490_HELP,

(L2C_DUT_MAP491),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP491_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP491_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP491_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP491_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP491_HELP,

(L2C_DUT_MAP492),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP492_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP492_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP492_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP492_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP492_HELP,

(L2C_DUT_MAP493),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP493_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP493_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP493_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP493_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP493_HELP,

(L2C_DUT_MAP494),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP494_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP494_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP494_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP494_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP494_HELP,

(L2C_DUT_MAP495),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP495_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP495_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP495_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP495_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP495_HELP,

(L2C_DUT_MAP496),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP496_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP496_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP496_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP496_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP496_HELP,

(L2C_DUT_MAP497),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP497_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP497_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP497_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP497_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP497_HELP,

(L2C_DUT_MAP498),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP498_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP498_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP498_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP498_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP498_HELP,

(L2C_DUT_MAP499),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP499_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP499_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP499_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP499_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP499_HELP,

(L2C_DUT_MAP500),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP500_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP500_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP500_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP500_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP500_HELP,

(L2C_DUT_MAP501),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP501_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP501_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP501_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP501_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP501_HELP,

(L2C_DUT_MAP502),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP502_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP502_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP502_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP502_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP502_HELP,

(L2C_DUT_MAP503),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP503_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP503_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP503_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP503_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP503_HELP,

(L2C_DUT_MAP504),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP504_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP504_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP504_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP504_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP504_HELP,

(L2C_DUT_MAP505),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP505_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP505_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP505_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP505_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP505_HELP,

(L2C_DUT_MAP506),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP506_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP506_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP506_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP506_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP506_HELP,

(L2C_DUT_MAP507),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP507_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP507_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP507_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP507_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP507_HELP,

(L2C_DUT_MAP508),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP508_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP508_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP508_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP508_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP508_HELP,

(L2C_DUT_MAP509),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP509_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP509_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP509_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP509_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP509_HELP,

(L2C_DUT_MAP510),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP510_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP510_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP510_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP510_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP510_HELP,

(L2C_DUT_MAP511),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP511_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP511_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP511_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP511_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP511_HELP,

(L2C_DUT_MAP512),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP512_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP512_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP512_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP512_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP512_HELP,

(L2C_DUT_MAP513),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP513_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP513_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP513_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP513_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP513_HELP,

(L2C_DUT_MAP514),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP514_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP514_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP514_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP514_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP514_HELP,

(L2C_DUT_MAP515),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP515_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP515_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP515_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP515_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP515_HELP,

(L2C_DUT_MAP516),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP516_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP516_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP516_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP516_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP516_HELP,

(L2C_DUT_MAP517),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP517_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP517_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP517_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP517_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP517_HELP,

(L2C_DUT_MAP518),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP518_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP518_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP518_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP518_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP518_HELP,

(L2C_DUT_MAP519),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP519_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP519_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP519_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP519_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP519_HELP,

(L2C_DUT_MAP520),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP520_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP520_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP520_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP520_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP520_HELP,

(L2C_DUT_MAP521),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP521_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP521_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP521_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP521_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP521_HELP,

(L2C_DUT_MAP522),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP522_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP522_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP522_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP522_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP522_HELP,

(L2C_DUT_MAP523),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP523_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP523_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP523_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP523_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP523_HELP,

(L2C_DUT_MAP524),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP524_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP524_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP524_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP524_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP524_HELP,

(L2C_DUT_MAP525),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP525_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP525_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP525_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP525_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP525_HELP,

(L2C_DUT_MAP526),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP526_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP526_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP526_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP526_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP526_HELP,

(L2C_DUT_MAP527),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP527_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP527_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP527_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP527_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP527_HELP,

(L2C_DUT_MAP528),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP528_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP528_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP528_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP528_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP528_HELP,

(L2C_DUT_MAP529),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP529_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP529_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP529_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP529_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP529_HELP,

(L2C_DUT_MAP530),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP530_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP530_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP530_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP530_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP530_HELP,

(L2C_DUT_MAP531),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP531_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP531_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP531_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP531_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP531_HELP,

(L2C_DUT_MAP532),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP532_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP532_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP532_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP532_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP532_HELP,

(L2C_DUT_MAP533),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP533_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP533_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP533_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP533_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP533_HELP,

(L2C_DUT_MAP534),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP534_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP534_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP534_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP534_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP534_HELP,

(L2C_DUT_MAP535),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP535_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP535_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP535_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP535_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP535_HELP,

(L2C_DUT_MAP536),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP536_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP536_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP536_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP536_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP536_HELP,

(L2C_DUT_MAP537),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP537_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP537_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP537_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP537_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP537_HELP,

(L2C_DUT_MAP538),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP538_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP538_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP538_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP538_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP538_HELP,

(L2C_DUT_MAP539),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP539_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP539_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP539_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP539_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP539_HELP,

(L2C_DUT_MAP540),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP540_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP540_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP540_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP540_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP540_HELP,

(L2C_DUT_MAP541),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP541_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP541_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP541_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP541_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP541_HELP,

(L2C_DUT_MAP542),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP542_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP542_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP542_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP542_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP542_HELP,

(L2C_DUT_MAP543),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP543_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP543_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP543_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP543_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP543_HELP,

(L2C_DUT_MAP544),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP544_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP544_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP544_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP544_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP544_HELP,

(L2C_DUT_MAP545),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP545_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP545_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP545_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP545_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP545_HELP,

(L2C_DUT_MAP546),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP546_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP546_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP546_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP546_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP546_HELP,

(L2C_DUT_MAP547),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP547_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP547_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP547_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP547_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP547_HELP,

(L2C_DUT_MAP548),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP548_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP548_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP548_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP548_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP548_HELP,

(L2C_DUT_MAP549),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP549_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP549_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP549_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP549_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP549_HELP,

(L2C_DUT_MAP550),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP550_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP550_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP550_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP550_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP550_HELP,

(L2C_DUT_MAP551),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP551_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP551_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP551_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP551_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP551_HELP,

(L2C_DUT_MAP552),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP552_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP552_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP552_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP552_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP552_HELP,

(L2C_DUT_MAP553),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP553_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP553_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP553_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP553_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP553_HELP,

(L2C_DUT_MAP554),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP554_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP554_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP554_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP554_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP554_HELP,

(L2C_DUT_MAP555),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP555_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP555_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP555_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP555_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP555_HELP,

(L2C_DUT_MAP556),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP556_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP556_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP556_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP556_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP556_HELP,

(L2C_DUT_MAP557),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP557_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP557_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP557_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP557_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP557_HELP,

(L2C_DUT_MAP558),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP558_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP558_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP558_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP558_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP558_HELP,

(L2C_DUT_MAP559),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP559_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP559_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP559_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP559_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP559_HELP,

(L2C_DUT_MAP560),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP560_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP560_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP560_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP560_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP560_HELP,

(L2C_DUT_MAP561),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP561_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP561_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP561_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP561_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP561_HELP,

(L2C_DUT_MAP562),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP562_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP562_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP562_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP562_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP562_HELP,

(L2C_DUT_MAP563),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP563_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP563_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP563_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP563_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP563_HELP,

(L2C_DUT_MAP564),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP564_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP564_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP564_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP564_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP564_HELP,

(L2C_DUT_MAP565),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP565_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP565_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP565_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP565_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP565_HELP,

(L2C_DUT_MAP566),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP566_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP566_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP566_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP566_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP566_HELP,

(L2C_DUT_MAP567),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP567_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP567_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP567_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP567_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP567_HELP,

(L2C_DUT_MAP568),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP568_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP568_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP568_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP568_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP568_HELP,

(L2C_DUT_MAP569),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP569_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP569_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP569_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP569_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP569_HELP,

(L2C_DUT_MAP570),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP570_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP570_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP570_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP570_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP570_HELP,

(L2C_DUT_MAP571),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP571_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP571_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP571_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP571_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP571_HELP,

(L2C_DUT_MAP572),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP572_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP572_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP572_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP572_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP572_HELP,

(L2C_DUT_MAP573),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP573_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP573_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP573_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP573_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP573_HELP,

(L2C_DUT_MAP574),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP574_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP574_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP574_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP574_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP574_HELP,

(L2C_DUT_MAP575),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP575_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP575_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP575_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP575_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP575_HELP,

(L2C_DUT_MAP576),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP576_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP576_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP576_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP576_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP576_HELP,

(L2C_DUT_MAP577),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP577_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP577_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP577_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP577_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP577_HELP,

(L2C_DUT_MAP578),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP578_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP578_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP578_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP578_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP578_HELP,

(L2C_DUT_MAP579),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP579_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP579_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP579_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP579_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP579_HELP,

(L2C_DUT_MAP580),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP580_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP580_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP580_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP580_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP580_HELP,

(L2C_DUT_MAP581),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP581_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP581_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP581_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP581_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP581_HELP,

(L2C_DUT_MAP582),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP582_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP582_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP582_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP582_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP582_HELP,

(L2C_DUT_MAP583),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP583_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP583_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP583_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP583_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP583_HELP,

(L2C_DUT_MAP584),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP584_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP584_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP584_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP584_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP584_HELP,

(L2C_DUT_MAP585),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP585_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP585_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP585_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP585_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP585_HELP,

(L2C_DUT_MAP586),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP586_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP586_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP586_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP586_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP586_HELP,

(L2C_DUT_MAP587),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP587_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP587_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP587_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP587_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP587_HELP,

(L2C_DUT_MAP588),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP588_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP588_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP588_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP588_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP588_HELP,

(L2C_DUT_MAP589),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP589_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP589_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP589_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP589_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP589_HELP,

(L2C_DUT_MAP590),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP590_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP590_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP590_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP590_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP590_HELP,

(L2C_DUT_MAP591),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP591_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP591_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP591_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP591_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP591_HELP,

(L2C_DUT_MAP592),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP592_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP592_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP592_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP592_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP592_HELP,

(L2C_DUT_MAP593),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP593_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP593_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP593_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP593_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP593_HELP,

(L2C_DUT_MAP594),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP594_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP594_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP594_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP594_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP594_HELP,

(L2C_DUT_MAP595),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP595_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP595_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP595_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP595_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP595_HELP,

(L2C_DUT_MAP596),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP596_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP596_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP596_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP596_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP596_HELP,

(L2C_DUT_MAP597),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP597_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP597_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP597_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP597_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP597_HELP,

(L2C_DUT_MAP598),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP598_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP598_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP598_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP598_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP598_HELP,

(L2C_DUT_MAP599),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP599_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP599_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP599_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP599_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP599_HELP,

(L2C_DUT_MAP600),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP600_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP600_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP600_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP600_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP600_HELP,

(L2C_DUT_MAP601),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP601_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP601_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP601_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP601_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP601_HELP,

(L2C_DUT_MAP602),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP602_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP602_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP602_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP602_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP602_HELP,

(L2C_DUT_MAP603),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP603_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP603_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP603_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP603_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP603_HELP,

(L2C_DUT_MAP604),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP604_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP604_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP604_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP604_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP604_HELP,

(L2C_DUT_MAP605),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP605_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP605_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP605_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP605_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP605_HELP,

(L2C_DUT_MAP606),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP606_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP606_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP606_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP606_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP606_HELP,

(L2C_DUT_MAP607),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP607_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP607_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP607_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP607_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP607_HELP,

(L2C_DUT_MAP608),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP608_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP608_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP608_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP608_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP608_HELP,

(L2C_DUT_MAP609),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP609_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP609_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP609_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP609_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP609_HELP,

(L2C_DUT_MAP610),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP610_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP610_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP610_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP610_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP610_HELP,

(L2C_DUT_MAP611),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP611_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP611_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP611_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP611_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP611_HELP,

(L2C_DUT_MAP612),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP612_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP612_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP612_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP612_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP612_HELP,

(L2C_DUT_MAP613),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP613_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP613_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP613_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP613_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP613_HELP,

(L2C_DUT_MAP614),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP614_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP614_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP614_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP614_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP614_HELP,

(L2C_DUT_MAP615),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP615_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP615_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP615_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP615_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP615_HELP,

(L2C_DUT_MAP616),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP616_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP616_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP616_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP616_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP616_HELP,

(L2C_DUT_MAP617),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP617_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP617_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP617_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP617_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP617_HELP,

(L2C_DUT_MAP618),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP618_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP618_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP618_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP618_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP618_HELP,

(L2C_DUT_MAP619),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP619_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP619_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP619_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP619_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP619_HELP,

(L2C_DUT_MAP620),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP620_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP620_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP620_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP620_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP620_HELP,

(L2C_DUT_MAP621),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP621_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP621_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP621_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP621_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP621_HELP,

(L2C_DUT_MAP622),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP622_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP622_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP622_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP622_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP622_HELP,

(L2C_DUT_MAP623),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP623_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP623_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP623_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP623_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP623_HELP,

(L2C_DUT_MAP624),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP624_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP624_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP624_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP624_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP624_HELP,

(L2C_DUT_MAP625),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP625_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP625_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP625_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP625_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP625_HELP,

(L2C_DUT_MAP626),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP626_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP626_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP626_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP626_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP626_HELP,

(L2C_DUT_MAP627),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP627_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP627_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP627_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP627_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP627_HELP,

(L2C_DUT_MAP628),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP628_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP628_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP628_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP628_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP628_HELP,

(L2C_DUT_MAP629),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP629_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP629_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP629_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP629_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP629_HELP,

(L2C_DUT_MAP630),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP630_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP630_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP630_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP630_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP630_HELP,

(L2C_DUT_MAP631),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP631_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP631_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP631_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP631_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP631_HELP,

(L2C_DUT_MAP632),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP632_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP632_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP632_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP632_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP632_HELP,

(L2C_DUT_MAP633),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP633_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP633_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP633_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP633_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP633_HELP,

(L2C_DUT_MAP634),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP634_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP634_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP634_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP634_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP634_HELP,

(L2C_DUT_MAP635),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP635_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP635_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP635_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP635_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP635_HELP,

(L2C_DUT_MAP636),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP636_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP636_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP636_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP636_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP636_HELP,

(L2C_DUT_MAP637),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP637_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP637_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP637_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP637_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP637_HELP,

(L2C_DUT_MAP638),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP638_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP638_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP638_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP638_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP638_HELP,

(L2C_DUT_MAP639),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP639_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP639_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP639_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP639_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP639_HELP,

(L2C_DUT_MAP640),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP640_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP640_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP640_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP640_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP640_HELP,

(L2C_DUT_MAP641),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP641_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP641_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP641_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP641_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP641_HELP,

(L2C_DUT_MAP642),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP642_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP642_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP642_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP642_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP642_HELP,

(L2C_DUT_MAP643),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP643_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP643_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP643_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP643_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP643_HELP,

(L2C_DUT_MAP644),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP644_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP644_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP644_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP644_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP644_HELP,

(L2C_DUT_MAP645),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP645_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP645_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP645_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP645_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP645_HELP,

(L2C_DUT_MAP646),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP646_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP646_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP646_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP646_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP646_HELP,

(L2C_DUT_MAP647),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP647_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP647_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP647_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP647_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP647_HELP,

(L2C_DUT_MAP648),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP648_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP648_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP648_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP648_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP648_HELP,

(L2C_DUT_MAP649),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP649_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP649_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP649_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP649_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP649_HELP,

(L2C_DUT_MAP650),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP650_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP650_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP650_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP650_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP650_HELP,

(L2C_DUT_MAP651),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP651_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP651_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP651_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP651_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP651_HELP,

(L2C_DUT_MAP652),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP652_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP652_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP652_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP652_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP652_HELP,

(L2C_DUT_MAP653),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP653_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP653_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP653_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP653_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP653_HELP,

(L2C_DUT_MAP654),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP654_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP654_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP654_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP654_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP654_HELP,

(L2C_DUT_MAP655),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP655_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP655_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP655_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP655_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP655_HELP,

(L2C_DUT_MAP656),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP656_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP656_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP656_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP656_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP656_HELP,

(L2C_DUT_MAP657),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP657_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP657_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP657_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP657_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP657_HELP,

(L2C_DUT_MAP658),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP658_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP658_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP658_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP658_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP658_HELP,

(L2C_DUT_MAP659),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP659_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP659_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP659_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP659_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP659_HELP,

(L2C_DUT_MAP660),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP660_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP660_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP660_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP660_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP660_HELP,

(L2C_DUT_MAP661),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP661_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP661_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP661_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP661_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP661_HELP,

(L2C_DUT_MAP662),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP662_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP662_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP662_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP662_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP662_HELP,

(L2C_DUT_MAP663),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP663_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP663_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP663_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP663_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP663_HELP,

(L2C_DUT_MAP664),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP664_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP664_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP664_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP664_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP664_HELP,

(L2C_DUT_MAP665),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP665_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP665_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP665_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP665_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP665_HELP,

(L2C_DUT_MAP666),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP666_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP666_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP666_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP666_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP666_HELP,

(L2C_DUT_MAP667),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP667_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP667_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP667_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP667_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP667_HELP,

(L2C_DUT_MAP668),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP668_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP668_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP668_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP668_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP668_HELP,

(L2C_DUT_MAP669),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP669_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP669_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP669_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP669_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP669_HELP,

(L2C_DUT_MAP670),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP670_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP670_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP670_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP670_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP670_HELP,

(L2C_DUT_MAP671),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP671_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP671_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP671_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP671_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP671_HELP,

(L2C_DUT_MAP672),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP672_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP672_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP672_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP672_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP672_HELP,

(L2C_DUT_MAP673),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP673_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP673_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP673_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP673_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP673_HELP,

(L2C_DUT_MAP674),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP674_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP674_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP674_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP674_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP674_HELP,

(L2C_DUT_MAP675),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP675_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP675_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP675_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP675_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP675_HELP,

(L2C_DUT_MAP676),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP676_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP676_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP676_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP676_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP676_HELP,

(L2C_DUT_MAP677),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP677_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP677_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP677_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP677_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP677_HELP,

(L2C_DUT_MAP678),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP678_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP678_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP678_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP678_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP678_HELP,

(L2C_DUT_MAP679),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP679_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP679_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP679_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP679_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP679_HELP,

(L2C_DUT_MAP680),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP680_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP680_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP680_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP680_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP680_HELP,

(L2C_DUT_MAP681),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP681_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP681_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP681_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP681_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP681_HELP,

(L2C_DUT_MAP682),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP682_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP682_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP682_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP682_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP682_HELP,

(L2C_DUT_MAP683),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP683_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP683_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP683_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP683_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP683_HELP,

(L2C_DUT_MAP684),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP684_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP684_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP684_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP684_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP684_HELP,

(L2C_DUT_MAP685),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP685_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP685_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP685_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP685_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP685_HELP,

(L2C_DUT_MAP686),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP686_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP686_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP686_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP686_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP686_HELP,

(L2C_DUT_MAP687),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP687_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP687_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP687_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP687_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP687_HELP,

(L2C_DUT_MAP688),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP688_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP688_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP688_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP688_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP688_HELP,

(L2C_DUT_MAP689),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP689_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP689_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP689_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP689_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP689_HELP,

(L2C_DUT_MAP690),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP690_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP690_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP690_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP690_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP690_HELP,

(L2C_DUT_MAP691),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP691_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP691_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP691_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP691_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP691_HELP,

(L2C_DUT_MAP692),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP692_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP692_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP692_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP692_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP692_HELP,

(L2C_DUT_MAP693),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP693_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP693_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP693_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP693_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP693_HELP,

(L2C_DUT_MAP694),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP694_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP694_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP694_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP694_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP694_HELP,

(L2C_DUT_MAP695),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP695_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP695_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP695_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP695_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP695_HELP,

(L2C_DUT_MAP696),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP696_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP696_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP696_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP696_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP696_HELP,

(L2C_DUT_MAP697),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP697_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP697_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP697_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP697_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP697_HELP,

(L2C_DUT_MAP698),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP698_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP698_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP698_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP698_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP698_HELP,

(L2C_DUT_MAP699),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP699_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP699_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP699_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP699_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP699_HELP,

(L2C_DUT_MAP700),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP700_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP700_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP700_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP700_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP700_HELP,

(L2C_DUT_MAP701),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP701_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP701_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP701_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP701_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP701_HELP,

(L2C_DUT_MAP702),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP702_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP702_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP702_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP702_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP702_HELP,

(L2C_DUT_MAP703),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP703_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP703_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP703_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP703_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP703_HELP,

(L2C_DUT_MAP704),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP704_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP704_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP704_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP704_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP704_HELP,

(L2C_DUT_MAP705),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP705_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP705_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP705_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP705_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP705_HELP,

(L2C_DUT_MAP706),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP706_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP706_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP706_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP706_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP706_HELP,

(L2C_DUT_MAP707),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP707_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP707_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP707_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP707_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP707_HELP,

(L2C_DUT_MAP708),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP708_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP708_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP708_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP708_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP708_HELP,

(L2C_DUT_MAP709),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP709_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP709_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP709_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP709_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP709_HELP,

(L2C_DUT_MAP710),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP710_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP710_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP710_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP710_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP710_HELP,

(L2C_DUT_MAP711),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP711_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP711_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP711_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP711_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP711_HELP,

(L2C_DUT_MAP712),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP712_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP712_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP712_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP712_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP712_HELP,

(L2C_DUT_MAP713),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP713_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP713_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP713_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP713_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP713_HELP,

(L2C_DUT_MAP714),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP714_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP714_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP714_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP714_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP714_HELP,

(L2C_DUT_MAP715),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP715_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP715_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP715_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP715_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP715_HELP,

(L2C_DUT_MAP716),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP716_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP716_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP716_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP716_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP716_HELP,

(L2C_DUT_MAP717),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP717_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP717_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP717_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP717_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP717_HELP,

(L2C_DUT_MAP718),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP718_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP718_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP718_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP718_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP718_HELP,

(L2C_DUT_MAP719),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP719_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP719_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP719_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP719_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP719_HELP,

(L2C_DUT_MAP720),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP720_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP720_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP720_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP720_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP720_HELP,

(L2C_DUT_MAP721),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP721_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP721_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP721_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP721_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP721_HELP,

(L2C_DUT_MAP722),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP722_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP722_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP722_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP722_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP722_HELP,

(L2C_DUT_MAP723),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP723_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP723_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP723_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP723_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP723_HELP,

(L2C_DUT_MAP724),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP724_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP724_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP724_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP724_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP724_HELP,

(L2C_DUT_MAP725),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP725_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP725_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP725_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP725_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP725_HELP,

(L2C_DUT_MAP726),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP726_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP726_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP726_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP726_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP726_HELP,

(L2C_DUT_MAP727),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP727_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP727_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP727_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP727_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP727_HELP,

(L2C_DUT_MAP728),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP728_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP728_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP728_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP728_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP728_HELP,

(L2C_DUT_MAP729),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP729_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP729_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP729_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP729_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP729_HELP,

(L2C_DUT_MAP730),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP730_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP730_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP730_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP730_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP730_HELP,

(L2C_DUT_MAP731),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP731_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP731_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP731_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP731_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP731_HELP,

(L2C_DUT_MAP732),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP732_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP732_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP732_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP732_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP732_HELP,

(L2C_DUT_MAP733),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP733_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP733_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP733_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP733_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP733_HELP,

(L2C_DUT_MAP734),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP734_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP734_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP734_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP734_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP734_HELP,

(L2C_DUT_MAP735),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP735_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP735_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP735_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP735_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP735_HELP,

(L2C_DUT_MAP736),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP736_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP736_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP736_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP736_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP736_HELP,

(L2C_DUT_MAP737),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP737_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP737_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP737_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP737_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP737_HELP,

(L2C_DUT_MAP738),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP738_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP738_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP738_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP738_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP738_HELP,

(L2C_DUT_MAP739),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP739_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP739_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP739_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP739_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP739_HELP,

(L2C_DUT_MAP740),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP740_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP740_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP740_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP740_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP740_HELP,

(L2C_DUT_MAP741),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP741_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP741_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP741_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP741_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP741_HELP,

(L2C_DUT_MAP742),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP742_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP742_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP742_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP742_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP742_HELP,

(L2C_DUT_MAP743),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP743_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP743_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP743_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP743_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP743_HELP,

(L2C_DUT_MAP744),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP744_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP744_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP744_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP744_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP744_HELP,

(L2C_DUT_MAP745),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP745_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP745_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP745_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP745_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP745_HELP,

(L2C_DUT_MAP746),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP746_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP746_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP746_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP746_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP746_HELP,

(L2C_DUT_MAP747),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP747_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP747_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP747_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP747_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP747_HELP,

(L2C_DUT_MAP748),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP748_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP748_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP748_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP748_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP748_HELP,

(L2C_DUT_MAP749),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP749_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP749_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP749_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP749_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP749_HELP,

(L2C_DUT_MAP750),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP750_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP750_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP750_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP750_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP750_HELP,

(L2C_DUT_MAP751),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP751_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP751_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP751_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP751_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP751_HELP,

(L2C_DUT_MAP752),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP752_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP752_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP752_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP752_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP752_HELP,

(L2C_DUT_MAP753),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP753_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP753_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP753_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP753_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP753_HELP,

(L2C_DUT_MAP754),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP754_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP754_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP754_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP754_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP754_HELP,

(L2C_DUT_MAP755),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP755_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP755_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP755_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP755_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP755_HELP,

(L2C_DUT_MAP756),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP756_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP756_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP756_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP756_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP756_HELP,

(L2C_DUT_MAP757),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP757_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP757_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP757_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP757_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP757_HELP,

(L2C_DUT_MAP758),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP758_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP758_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP758_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP758_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP758_HELP,

(L2C_DUT_MAP759),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP759_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP759_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP759_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP759_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP759_HELP,

(L2C_DUT_MAP760),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP760_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP760_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP760_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP760_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP760_HELP,

(L2C_DUT_MAP761),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP761_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP761_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP761_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP761_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP761_HELP,

(L2C_DUT_MAP762),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP762_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP762_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP762_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP762_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP762_HELP,

(L2C_DUT_MAP763),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP763_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP763_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP763_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP763_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP763_HELP,

(L2C_DUT_MAP764),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP764_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP764_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP764_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP764_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP764_HELP,

(L2C_DUT_MAP765),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP765_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP765_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP765_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP765_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP765_HELP,

(L2C_DUT_MAP766),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP766_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP766_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP766_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP766_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP766_HELP,

(L2C_DUT_MAP767),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP767_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP767_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP767_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP767_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP767_HELP,

(L2C_DUT_MAP768),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP768_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP768_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP768_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP768_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP768_HELP,

(L2C_DUT_MAP769),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP769_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP769_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP769_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP769_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP769_HELP,

(L2C_DUT_MAP770),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP770_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP770_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP770_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP770_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP770_HELP,

(L2C_DUT_MAP771),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP771_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP771_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP771_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP771_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP771_HELP,

(L2C_DUT_MAP772),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP772_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP772_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP772_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP772_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP772_HELP,

(L2C_DUT_MAP773),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP773_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP773_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP773_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP773_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP773_HELP,

(L2C_DUT_MAP774),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP774_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP774_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP774_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP774_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP774_HELP,

(L2C_DUT_MAP775),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP775_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP775_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP775_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP775_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP775_HELP,

(L2C_DUT_MAP776),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP776_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP776_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP776_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP776_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP776_HELP,

(L2C_DUT_MAP777),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP777_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP777_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP777_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP777_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP777_HELP,

(L2C_DUT_MAP778),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP778_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP778_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP778_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP778_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP778_HELP,

(L2C_DUT_MAP779),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP779_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP779_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP779_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP779_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP779_HELP,

(L2C_DUT_MAP780),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP780_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP780_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP780_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP780_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP780_HELP,

(L2C_DUT_MAP781),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP781_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP781_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP781_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP781_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP781_HELP,

(L2C_DUT_MAP782),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP782_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP782_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP782_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP782_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP782_HELP,

(L2C_DUT_MAP783),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP783_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP783_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP783_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP783_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP783_HELP,

(L2C_DUT_MAP784),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP784_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP784_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP784_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP784_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP784_HELP,

(L2C_DUT_MAP785),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP785_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP785_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP785_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP785_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP785_HELP,

(L2C_DUT_MAP786),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP786_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP786_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP786_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP786_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP786_HELP,

(L2C_DUT_MAP787),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP787_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP787_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP787_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP787_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP787_HELP,

(L2C_DUT_MAP788),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP788_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP788_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP788_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP788_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP788_HELP,

(L2C_DUT_MAP789),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP789_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP789_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP789_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP789_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP789_HELP,

(L2C_DUT_MAP790),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP790_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP790_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP790_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP790_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP790_HELP,

(L2C_DUT_MAP791),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP791_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP791_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP791_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP791_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP791_HELP,

(L2C_DUT_MAP792),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP792_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP792_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP792_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP792_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP792_HELP,

(L2C_DUT_MAP793),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP793_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP793_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP793_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP793_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP793_HELP,

(L2C_DUT_MAP794),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP794_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP794_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP794_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP794_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP794_HELP,

(L2C_DUT_MAP795),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP795_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP795_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP795_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP795_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP795_HELP,

(L2C_DUT_MAP796),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP796_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP796_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP796_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP796_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP796_HELP,

(L2C_DUT_MAP797),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP797_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP797_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP797_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP797_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP797_HELP,

(L2C_DUT_MAP798),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP798_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP798_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP798_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP798_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP798_HELP,

(L2C_DUT_MAP799),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP799_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP799_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP799_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP799_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP799_HELP,

(L2C_DUT_MAP800),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP800_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP800_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP800_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP800_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP800_HELP,

(L2C_DUT_MAP801),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP801_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP801_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP801_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP801_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP801_HELP,

(L2C_DUT_MAP802),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP802_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP802_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP802_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP802_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP802_HELP,

(L2C_DUT_MAP803),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP803_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP803_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP803_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP803_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP803_HELP,

(L2C_DUT_MAP804),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP804_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP804_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP804_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP804_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP804_HELP,

(L2C_DUT_MAP805),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP805_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP805_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP805_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP805_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP805_HELP,

(L2C_DUT_MAP806),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP806_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP806_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP806_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP806_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP806_HELP,

(L2C_DUT_MAP807),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP807_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP807_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP807_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP807_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP807_HELP,

(L2C_DUT_MAP808),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP808_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP808_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP808_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP808_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP808_HELP,

(L2C_DUT_MAP809),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP809_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP809_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP809_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP809_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP809_HELP,

(L2C_DUT_MAP810),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP810_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP810_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP810_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP810_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP810_HELP,

(L2C_DUT_MAP811),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP811_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP811_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP811_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP811_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP811_HELP,

(L2C_DUT_MAP812),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP812_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP812_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP812_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP812_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP812_HELP,

(L2C_DUT_MAP813),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP813_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP813_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP813_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP813_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP813_HELP,

(L2C_DUT_MAP814),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP814_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP814_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP814_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP814_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP814_HELP,

(L2C_DUT_MAP815),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP815_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP815_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP815_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP815_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP815_HELP,

(L2C_DUT_MAP816),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP816_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP816_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP816_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP816_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP816_HELP,

(L2C_DUT_MAP817),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP817_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP817_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP817_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP817_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP817_HELP,

(L2C_DUT_MAP818),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP818_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP818_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP818_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP818_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP818_HELP,

(L2C_DUT_MAP819),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP819_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP819_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP819_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP819_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP819_HELP,

(L2C_DUT_MAP820),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP820_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP820_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP820_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP820_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP820_HELP,

(L2C_DUT_MAP821),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP821_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP821_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP821_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP821_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP821_HELP,

(L2C_DUT_MAP822),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP822_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP822_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP822_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP822_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP822_HELP,

(L2C_DUT_MAP823),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP823_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP823_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP823_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP823_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP823_HELP,

(L2C_DUT_MAP824),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP824_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP824_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP824_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP824_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP824_HELP,

(L2C_DUT_MAP825),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP825_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP825_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP825_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP825_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP825_HELP,

(L2C_DUT_MAP826),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP826_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP826_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP826_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP826_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP826_HELP,

(L2C_DUT_MAP827),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP827_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP827_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP827_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP827_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP827_HELP,

(L2C_DUT_MAP828),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP828_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP828_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP828_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP828_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP828_HELP,

(L2C_DUT_MAP829),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP829_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP829_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP829_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP829_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP829_HELP,

(L2C_DUT_MAP830),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP830_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP830_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP830_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP830_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP830_HELP,

(L2C_DUT_MAP831),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP831_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP831_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP831_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP831_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP831_HELP,

(L2C_DUT_MAP832),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP832_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP832_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP832_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP832_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP832_HELP,

(L2C_DUT_MAP833),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP833_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP833_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP833_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP833_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP833_HELP,

(L2C_DUT_MAP834),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP834_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP834_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP834_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP834_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP834_HELP,

(L2C_DUT_MAP835),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP835_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP835_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP835_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP835_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP835_HELP,

(L2C_DUT_MAP836),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP836_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP836_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP836_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP836_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP836_HELP,

(L2C_DUT_MAP837),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP837_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP837_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP837_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP837_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP837_HELP,

(L2C_DUT_MAP838),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP838_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP838_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP838_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP838_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP838_HELP,

(L2C_DUT_MAP839),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP839_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP839_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP839_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP839_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP839_HELP,

(L2C_DUT_MAP840),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP840_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP840_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP840_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP840_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP840_HELP,

(L2C_DUT_MAP841),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP841_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP841_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP841_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP841_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP841_HELP,

(L2C_DUT_MAP842),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP842_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP842_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP842_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP842_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP842_HELP,

(L2C_DUT_MAP843),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP843_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP843_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP843_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP843_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP843_HELP,

(L2C_DUT_MAP844),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP844_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP844_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP844_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP844_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP844_HELP,

(L2C_DUT_MAP845),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP845_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP845_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP845_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP845_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP845_HELP,

(L2C_DUT_MAP846),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP846_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP846_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP846_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP846_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP846_HELP,

(L2C_DUT_MAP847),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP847_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP847_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP847_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP847_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP847_HELP,

(L2C_DUT_MAP848),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP848_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP848_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP848_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP848_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP848_HELP,

(L2C_DUT_MAP849),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP849_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP849_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP849_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP849_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP849_HELP,

(L2C_DUT_MAP850),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP850_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP850_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP850_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP850_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP850_HELP,

(L2C_DUT_MAP851),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP851_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP851_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP851_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP851_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP851_HELP,

(L2C_DUT_MAP852),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP852_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP852_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP852_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP852_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP852_HELP,

(L2C_DUT_MAP853),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP853_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP853_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP853_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP853_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP853_HELP,

(L2C_DUT_MAP854),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP854_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP854_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP854_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP854_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP854_HELP,

(L2C_DUT_MAP855),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP855_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP855_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP855_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP855_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP855_HELP,

(L2C_DUT_MAP856),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP856_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP856_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP856_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP856_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP856_HELP,

(L2C_DUT_MAP857),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP857_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP857_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP857_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP857_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP857_HELP,

(L2C_DUT_MAP858),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP858_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP858_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP858_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP858_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP858_HELP,

(L2C_DUT_MAP859),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP859_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP859_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP859_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP859_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP859_HELP,

(L2C_DUT_MAP860),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP860_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP860_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP860_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP860_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP860_HELP,

(L2C_DUT_MAP861),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP861_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP861_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP861_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP861_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP861_HELP,

(L2C_DUT_MAP862),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP862_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP862_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP862_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP862_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP862_HELP,

(L2C_DUT_MAP863),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP863_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP863_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP863_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP863_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP863_HELP,

(L2C_DUT_MAP864),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP864_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP864_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP864_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP864_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP864_HELP,

(L2C_DUT_MAP865),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP865_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP865_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP865_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP865_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP865_HELP,

(L2C_DUT_MAP866),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP866_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP866_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP866_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP866_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP866_HELP,

(L2C_DUT_MAP867),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP867_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP867_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP867_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP867_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP867_HELP,

(L2C_DUT_MAP868),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP868_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP868_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP868_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP868_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP868_HELP,

(L2C_DUT_MAP869),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP869_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP869_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP869_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP869_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP869_HELP,

(L2C_DUT_MAP870),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP870_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP870_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP870_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP870_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP870_HELP,

(L2C_DUT_MAP871),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP871_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP871_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP871_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP871_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP871_HELP,

(L2C_DUT_MAP872),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP872_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP872_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP872_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP872_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP872_HELP,

(L2C_DUT_MAP873),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP873_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP873_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP873_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP873_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP873_HELP,

(L2C_DUT_MAP874),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP874_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP874_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP874_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP874_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP874_HELP,

(L2C_DUT_MAP875),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP875_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP875_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP875_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP875_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP875_HELP,

(L2C_DUT_MAP876),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP876_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP876_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP876_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP876_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP876_HELP,

(L2C_DUT_MAP877),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP877_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP877_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP877_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP877_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP877_HELP,

(L2C_DUT_MAP878),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP878_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP878_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP878_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP878_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP878_HELP,

(L2C_DUT_MAP879),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP879_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP879_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP879_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP879_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP879_HELP,

(L2C_DUT_MAP880),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP880_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP880_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP880_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP880_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP880_HELP,

(L2C_DUT_MAP881),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP881_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP881_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP881_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP881_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP881_HELP,

(L2C_DUT_MAP882),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP882_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP882_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP882_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP882_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP882_HELP,

(L2C_DUT_MAP883),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP883_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP883_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP883_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP883_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP883_HELP,

(L2C_DUT_MAP884),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP884_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP884_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP884_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP884_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP884_HELP,

(L2C_DUT_MAP885),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP885_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP885_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP885_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP885_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP885_HELP,

(L2C_DUT_MAP886),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP886_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP886_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP886_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP886_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP886_HELP,

(L2C_DUT_MAP887),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP887_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP887_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP887_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP887_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP887_HELP,

(L2C_DUT_MAP888),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP888_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP888_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP888_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP888_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP888_HELP,

(L2C_DUT_MAP889),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP889_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP889_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP889_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP889_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP889_HELP,

(L2C_DUT_MAP890),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP890_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP890_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP890_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP890_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP890_HELP,

(L2C_DUT_MAP891),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP891_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP891_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP891_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP891_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP891_HELP,

(L2C_DUT_MAP892),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP892_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP892_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP892_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP892_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP892_HELP,

(L2C_DUT_MAP893),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP893_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP893_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP893_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP893_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP893_HELP,

(L2C_DUT_MAP894),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP894_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP894_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP894_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP894_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP894_HELP,

(L2C_DUT_MAP895),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP895_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP895_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP895_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP895_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP895_HELP,

(L2C_DUT_MAP896),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP896_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP896_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP896_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP896_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP896_HELP,

(L2C_DUT_MAP897),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP897_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP897_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP897_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP897_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP897_HELP,

(L2C_DUT_MAP898),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP898_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP898_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP898_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP898_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP898_HELP,

(L2C_DUT_MAP899),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP899_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP899_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP899_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP899_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP899_HELP,

(L2C_DUT_MAP900),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP900_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP900_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP900_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP900_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP900_HELP,

(L2C_DUT_MAP901),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP901_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP901_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP901_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP901_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP901_HELP,

(L2C_DUT_MAP902),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP902_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP902_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP902_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP902_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP902_HELP,

(L2C_DUT_MAP903),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP903_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP903_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP903_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP903_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP903_HELP,

(L2C_DUT_MAP904),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP904_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP904_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP904_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP904_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP904_HELP,

(L2C_DUT_MAP905),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP905_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP905_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP905_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP905_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP905_HELP,

(L2C_DUT_MAP906),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP906_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP906_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP906_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP906_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP906_HELP,

(L2C_DUT_MAP907),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP907_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP907_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP907_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP907_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP907_HELP,

(L2C_DUT_MAP908),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP908_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP908_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP908_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP908_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP908_HELP,

(L2C_DUT_MAP909),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP909_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP909_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP909_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP909_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP909_HELP,

(L2C_DUT_MAP910),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP910_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP910_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP910_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP910_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP910_HELP,

(L2C_DUT_MAP911),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP911_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP911_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP911_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP911_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP911_HELP,

(L2C_DUT_MAP912),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP912_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP912_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP912_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP912_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP912_HELP,

(L2C_DUT_MAP913),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP913_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP913_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP913_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP913_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP913_HELP,

(L2C_DUT_MAP914),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP914_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP914_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP914_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP914_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP914_HELP,

(L2C_DUT_MAP915),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP915_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP915_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP915_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP915_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP915_HELP,

(L2C_DUT_MAP916),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP916_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP916_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP916_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP916_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP916_HELP,

(L2C_DUT_MAP917),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP917_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP917_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP917_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP917_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP917_HELP,

(L2C_DUT_MAP918),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP918_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP918_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP918_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP918_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP918_HELP,

(L2C_DUT_MAP919),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP919_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP919_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP919_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP919_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP919_HELP,

(L2C_DUT_MAP920),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP920_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP920_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP920_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP920_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP920_HELP,

(L2C_DUT_MAP921),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP921_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP921_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP921_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP921_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP921_HELP,

(L2C_DUT_MAP922),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP922_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP922_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP922_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP922_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP922_HELP,

(L2C_DUT_MAP923),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP923_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP923_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP923_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP923_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP923_HELP,

(L2C_DUT_MAP924),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP924_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP924_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP924_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP924_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP924_HELP,

(L2C_DUT_MAP925),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP925_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP925_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP925_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP925_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP925_HELP,

(L2C_DUT_MAP926),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP926_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP926_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP926_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP926_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP926_HELP,

(L2C_DUT_MAP927),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP927_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP927_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP927_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP927_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP927_HELP,

(L2C_DUT_MAP928),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP928_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP928_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP928_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP928_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP928_HELP,

(L2C_DUT_MAP929),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP929_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP929_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP929_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP929_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP929_HELP,

(L2C_DUT_MAP930),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP930_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP930_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP930_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP930_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP930_HELP,

(L2C_DUT_MAP931),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP931_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP931_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP931_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP931_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP931_HELP,

(L2C_DUT_MAP932),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP932_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP932_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP932_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP932_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP932_HELP,

(L2C_DUT_MAP933),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP933_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP933_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP933_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP933_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP933_HELP,

(L2C_DUT_MAP934),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP934_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP934_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP934_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP934_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP934_HELP,

(L2C_DUT_MAP935),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP935_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP935_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP935_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP935_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP935_HELP,

(L2C_DUT_MAP936),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP936_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP936_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP936_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP936_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP936_HELP,

(L2C_DUT_MAP937),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP937_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP937_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP937_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP937_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP937_HELP,

(L2C_DUT_MAP938),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP938_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP938_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP938_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP938_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP938_HELP,

(L2C_DUT_MAP939),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP939_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP939_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP939_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP939_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP939_HELP,

(L2C_DUT_MAP940),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP940_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP940_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP940_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP940_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP940_HELP,

(L2C_DUT_MAP941),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP941_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP941_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP941_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP941_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP941_HELP,

(L2C_DUT_MAP942),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP942_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP942_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP942_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP942_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP942_HELP,

(L2C_DUT_MAP943),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP943_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP943_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP943_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP943_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP943_HELP,

(L2C_DUT_MAP944),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP944_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP944_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP944_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP944_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP944_HELP,

(L2C_DUT_MAP945),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP945_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP945_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP945_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP945_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP945_HELP,

(L2C_DUT_MAP946),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP946_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP946_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP946_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP946_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP946_HELP,

(L2C_DUT_MAP947),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP947_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP947_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP947_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP947_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP947_HELP,

(L2C_DUT_MAP948),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP948_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP948_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP948_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP948_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP948_HELP,

(L2C_DUT_MAP949),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP949_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP949_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP949_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP949_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP949_HELP,

(L2C_DUT_MAP950),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP950_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP950_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP950_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP950_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP950_HELP,

(L2C_DUT_MAP951),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP951_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP951_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP951_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP951_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP951_HELP,

(L2C_DUT_MAP952),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP952_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP952_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP952_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP952_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP952_HELP,

(L2C_DUT_MAP953),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP953_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP953_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP953_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP953_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP953_HELP,

(L2C_DUT_MAP954),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP954_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP954_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP954_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP954_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP954_HELP,

(L2C_DUT_MAP955),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP955_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP955_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP955_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP955_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP955_HELP,

(L2C_DUT_MAP956),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP956_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP956_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP956_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP956_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP956_HELP,

(L2C_DUT_MAP957),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP957_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP957_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP957_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP957_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP957_HELP,

(L2C_DUT_MAP958),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP958_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP958_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP958_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP958_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP958_HELP,

(L2C_DUT_MAP959),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP959_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP959_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP959_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP959_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP959_HELP,

(L2C_DUT_MAP960),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP960_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP960_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP960_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP960_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP960_HELP,

(L2C_DUT_MAP961),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP961_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP961_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP961_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP961_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP961_HELP,

(L2C_DUT_MAP962),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP962_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP962_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP962_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP962_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP962_HELP,

(L2C_DUT_MAP963),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP963_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP963_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP963_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP963_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP963_HELP,

(L2C_DUT_MAP964),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP964_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP964_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP964_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP964_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP964_HELP,

(L2C_DUT_MAP965),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP965_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP965_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP965_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP965_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP965_HELP,

(L2C_DUT_MAP966),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP966_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP966_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP966_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP966_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP966_HELP,

(L2C_DUT_MAP967),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP967_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP967_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP967_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP967_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP967_HELP,

(L2C_DUT_MAP968),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP968_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP968_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP968_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP968_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP968_HELP,

(L2C_DUT_MAP969),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP969_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP969_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP969_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP969_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP969_HELP,

(L2C_DUT_MAP970),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP970_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP970_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP970_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP970_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP970_HELP,

(L2C_DUT_MAP971),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP971_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP971_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP971_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP971_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP971_HELP,

(L2C_DUT_MAP972),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP972_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP972_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP972_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP972_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP972_HELP,

(L2C_DUT_MAP973),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP973_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP973_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP973_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP973_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP973_HELP,

(L2C_DUT_MAP974),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP974_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP974_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP974_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP974_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP974_HELP,

(L2C_DUT_MAP975),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP975_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP975_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP975_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP975_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP975_HELP,

(L2C_DUT_MAP976),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP976_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP976_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP976_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP976_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP976_HELP,

(L2C_DUT_MAP977),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP977_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP977_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP977_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP977_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP977_HELP,

(L2C_DUT_MAP978),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP978_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP978_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP978_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP978_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP978_HELP,

(L2C_DUT_MAP979),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP979_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP979_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP979_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP979_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP979_HELP,

(L2C_DUT_MAP980),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP980_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP980_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP980_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP980_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP980_HELP,

(L2C_DUT_MAP981),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP981_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP981_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP981_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP981_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP981_HELP,

(L2C_DUT_MAP982),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP982_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP982_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP982_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP982_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP982_HELP,

(L2C_DUT_MAP983),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP983_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP983_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP983_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP983_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP983_HELP,

(L2C_DUT_MAP984),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP984_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP984_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP984_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP984_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP984_HELP,

(L2C_DUT_MAP985),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP985_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP985_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP985_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP985_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP985_HELP,

(L2C_DUT_MAP986),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP986_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP986_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP986_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP986_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP986_HELP,

(L2C_DUT_MAP987),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP987_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP987_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP987_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP987_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP987_HELP,

(L2C_DUT_MAP988),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP988_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP988_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP988_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP988_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP988_HELP,

(L2C_DUT_MAP989),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP989_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP989_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP989_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP989_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP989_HELP,

(L2C_DUT_MAP990),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP990_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP990_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP990_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP990_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP990_HELP,

(L2C_DUT_MAP991),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP991_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP991_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP991_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP991_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP991_HELP,

(L2C_DUT_MAP992),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP992_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP992_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP992_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP992_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP992_HELP,

(L2C_DUT_MAP993),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP993_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP993_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP993_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP993_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP993_HELP,

(L2C_DUT_MAP994),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP994_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP994_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP994_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP994_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP994_HELP,

(L2C_DUT_MAP995),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP995_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP995_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP995_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP995_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP995_HELP,

(L2C_DUT_MAP996),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP996_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP996_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP996_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP996_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP996_HELP,

(L2C_DUT_MAP997),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP997_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP997_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP997_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP997_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP997_HELP,

(L2C_DUT_MAP998),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP998_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP998_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP998_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP998_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP998_HELP,

(L2C_DUT_MAP999),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP999_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP999_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP999_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP999_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP999_HELP,

(L2C_DUT_MAP1000),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1000_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1000_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1000_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1000_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1000_HELP,

(L2C_DUT_MAP1001),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1001_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1001_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1001_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1001_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1001_HELP,

(L2C_DUT_MAP1002),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1002_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1002_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1002_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1002_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1002_HELP,

(L2C_DUT_MAP1003),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1003_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1003_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1003_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1003_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1003_HELP,

(L2C_DUT_MAP1004),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1004_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1004_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1004_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1004_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1004_HELP,

(L2C_DUT_MAP1005),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1005_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1005_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1005_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1005_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1005_HELP,

(L2C_DUT_MAP1006),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1006_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1006_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1006_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1006_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1006_HELP,

(L2C_DUT_MAP1007),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1007_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1007_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1007_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1007_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1007_HELP,

(L2C_DUT_MAP1008),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1008_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1008_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1008_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1008_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1008_HELP,

(L2C_DUT_MAP1009),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1009_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1009_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1009_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1009_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1009_HELP,

(L2C_DUT_MAP1010),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1010_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1010_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1010_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1010_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1010_HELP,

(L2C_DUT_MAP1011),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1011_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1011_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1011_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1011_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1011_HELP,

(L2C_DUT_MAP1012),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1012_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1012_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1012_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1012_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1012_HELP,

(L2C_DUT_MAP1013),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1013_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1013_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1013_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1013_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1013_HELP,

(L2C_DUT_MAP1014),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1014_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1014_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1014_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1014_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1014_HELP,

(L2C_DUT_MAP1015),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1015_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1015_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1015_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1015_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1015_HELP,

(L2C_DUT_MAP1016),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1016_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1016_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1016_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1016_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1016_HELP,

(L2C_DUT_MAP1017),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1017_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1017_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1017_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1017_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1017_HELP,

(L2C_DUT_MAP1018),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1018_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1018_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1018_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1018_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1018_HELP,

(L2C_DUT_MAP1019),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1019_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1019_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1019_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1019_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1019_HELP,

(L2C_DUT_MAP1020),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1020_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1020_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1020_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1020_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1020_HELP,

(L2C_DUT_MAP1021),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1021_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1021_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1021_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1021_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1021_HELP,

(L2C_DUT_MAP1022),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1022_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1022_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1022_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1022_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1022_HELP,

(L2C_DUT_MAP1023),4,L2C DUT memory map region,L2C,L2C_L2C_DUT_MAP1023_HELP
T,Reserved-Reserved,1,26,Hex,7,L2C_L2C_DUT_MAP1023_HELP,
T,TAG-The tag value (see Note 1),27,28,Hex,7,L2C_L2C_DUT_MAP1023_HELP,
T,Reserved-Reserved,55,9,Hex,3,L2C_L2C_DUT_MAP1023_HELP,
O,VALID-The valid bit,Enable,Disable,64,1,L2C_L2C_DUT_MAP1023_HELP,

(L2C_ERR_TDT0),9,L2C TAD DaTa Error Info,L2C,L2C_L2C_ERR_TDT0_HELP
O,DBE-L2D Double=Bit error has occurred,Enable,Disable,1,1,L2C_L2C_ERR_TDT0_HELP,
O,SBE-L2D Single=Bit error has occurred,Enable,Disable,2,1,L2C_L2C_ERR_TDT0_HELP,
O,VDBE-VBF Double=Bit error has occurred,Enable,Disable,3,1,L2C_L2C_ERR_TDT0_HELP,
O,VSBE-VBF Single=Bit error has occurred,Enable,Disable,4,1,L2C_L2C_ERR_TDT0_HELP,
T,SYN-L2D syndrome (valid only for SBE/DBE not VSBE/VDBE),5,10,Hex,3,L2C_L2C_ERR_TDT0_HELP,
T,Reserved-Reserved,15,29,Hex,8,L2C_L2C_ERR_TDT0_HELP,
T,WAYIDX-Way index OW of the L2 block containing the error,44,17,Hex,5,L2C_L2C_ERR_TDT0_HELP,
T,Reserved-Reserved,61,2,Hex,1,L2C_L2C_ERR_TDT0_HELP,
T,TYPE-The type of error the WAYIDXSYN were latched for.,63,2,Hex,1,L2C_L2C_ERR_TDT0_HELP,

(L2C_ERR_TTG0),9,L2C TAD TaG Error Info,L2C,L2C_L2C_ERR_TTG0_HELP
O,DBE-Double=Bit ECC error,Enable,Disable,1,1,L2C_L2C_ERR_TTG0_HELP,
O,SBE-Single=Bit ECC error,Enable,Disable,2,1,L2C_L2C_ERR_TTG0_HELP,
O,NOWAY-No way was available for allocation.,Enable,Disable,3,1,L2C_L2C_ERR_TTG0_HELP,
T,Reserved-Reserved,4,5,Hex,2,L2C_L2C_ERR_TTG0_HELP,
T,SYN-Syndrome for the single=bit error,9,6,Hex,2,L2C_L2C_ERR_TTG0_HELP,
T,Reserved-Reserved,15,29,Hex,8,L2C_L2C_ERR_TTG0_HELP,
T,WAYIDX-Way and index of the L2 block containing the error,44,14,Hex,4,L2C_L2C_ERR_TTG0_HELP,
T,Reserved-Reserved,58,5,Hex,2,L2C_L2C_ERR_TTG0_HELP,
T,TYPE-The type of error the WAYIDXSYN were latched for.,63,2,Hex,1,L2C_L2C_ERR_TTG0_HELP,

(L2C_ERR_VBF0),6,L2C VBF Error Info,L2C,L2C_L2C_ERR_VBF0_HELP
T,Reserved-Reserved,1,2,Hex,1,L2C_L2C_ERR_VBF0_HELP,
O,VDBE-VBF Double=Bit error has occurred,Enable,Disable,3,1,L2C_L2C_ERR_VBF0_HELP,
O,VSBE-VBF Single=Bit error has occurred,Enable,Disable,4,1,L2C_L2C_ERR_VBF0_HELP,
T,VSYN-VBF syndrome (valid only if VSBE/VDBE is set),5,10,Hex,3,L2C_L2C_ERR_VBF0_HELP,
T,Reserved-Reserved,15,48,Hex,12,L2C_L2C_ERR_VBF0_HELP,
T,TYPE-The type of error the SYN were latched for.,63,2,Hex,1,L2C_L2C_ERR_VBF0_HELP,

(L2C_ERR_XMC),5,L2C XMC request error,L2C,L2C_L2C_ERR_XMC_HELP
T,CMD-XMC command or request causing error,1,6,Hex,2,L2C_L2C_ERR_XMC_HELP,
T,Reserved-Reserved,7,5,Hex,2,L2C_L2C_ERR_XMC_HELP,
T,SID-XMC sid of request causing error,12,5,Hex,2,L2C_L2C_ERR_XMC_HELP,
T,Reserved-Reserved,17,10,Hex,3,L2C_L2C_ERR_XMC_HELP,
T,ADDR-XMC address causing the error (see Notes 2 and 3),27,38,Hex,10,L2C_L2C_ERR_XMC_HELP,

(L2C_INT_ENA),9,L2C Interrupt Enable,L2C,L2C_L2C_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,L2C_L2C_INT_ENA_HELP,
O,BIGRD-Read reference past MAXDRAM enable,Enable,Disable,57,1,L2C_L2C_INT_ENA_HELP,
O,BIGWR-Write reference past MAXDRAM enable,Enable,Disable,58,1,L2C_L2C_INT_ENA_HELP,
O,VRTPE-Virtualization memory parity error,Enable,Disable,59,1,L2C_L2C_INT_ENA_HELP,
O,VRTADRNG-Address outside of virtualization range enable,Enable,Disable,60,1,L2C_L2C_INT_ENA_HELP,
O,VRTIDRNG-Virtualization ID out of range enable,Enable,Disable,61,1,L2C_L2C_INT_ENA_HELP,
O,VRTWR-Virtualization ID prevented a write enable,Enable,Disable,62,1,L2C_L2C_INT_ENA_HELP,
O,HOLEWR-Write reference to 256MB hole enable,Enable,Disable,63,1,L2C_L2C_INT_ENA_HELP,
O,HOLERD-Read reference to 256MB hole enable,Enable,Disable,64,1,L2C_L2C_INT_ENA_HELP,

(L2C_INT_REG),11,L2C Interrupt Register,L2C,L2C_L2C_INT_REG_HELP
T,Reserved-Reserved,1,47,Hex,12,L2C_L2C_INT_REG_HELP,
O,TAD0-When set the enabled interrupt is in,Enable,Disable,48,1,L2C_L2C_INT_REG_HELP,
T,Reserved-Reserved,49,8,Hex,2,L2C_L2C_INT_REG_HELP,
O,BIGRD-Read reference past L2C_BIG_CTL[MAXDRAM] occurred,Enable,Disable,57,1,L2C_L2C_INT_REG_HELP,
O,BIGWR-Write reference past L2C_BIG_CTL[MAXDRAM] occurred,Enable,Disable,58,1,L2C_L2C_INT_REG_HELP,
O,VRTPE-L2C_VRT_MEM read found a parity error,Enable,Disable,59,1,L2C_L2C_INT_REG_HELP,
O,VRTADRNG-Address outside of virtualization range,Enable,Disable,60,1,L2C_L2C_INT_REG_HELP,
O,VRTIDRNG-Virtualization ID out of range,Enable,Disable,61,1,L2C_L2C_INT_REG_HELP,
O,VRTWR-Virtualization ID prevented a write,Enable,Disable,62,1,L2C_L2C_INT_REG_HELP,
O,HOLEWR-Write reference to 256MB hole occurred,Enable,Disable,63,1,L2C_L2C_INT_REG_HELP,
O,HOLERD-Read reference to 256MB hole occurred,Enable,Disable,64,1,L2C_L2C_INT_REG_HELP,

(L2C_IOC0_PFC),1,L2C IOC Performance Counter(s),L2C,L2C_L2C_IOC0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_IOC0_PFC_HELP,

(L2C_IOR0_PFC),1,L2C IOR Performance Counter(s),L2C,L2C_L2C_IOR0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_IOR0_PFC_HELP,

(L2C_QOS_IOB0),4,L2C IOB QOS level,L2C,L2C_L2C_QOS_IOB0_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_QOS_IOB0_HELP,
T,DWBLVL-QOS level for DWB commands.,59,2,Hex,1,L2C_L2C_QOS_IOB0_HELP,
T,Reserved-Reserved,61,2,Hex,1,L2C_L2C_QOS_IOB0_HELP,
T,LVL-QOS level for non=DWB commands.,63,2,Hex,1,L2C_L2C_QOS_IOB0_HELP,

(L2C_QOS_PP0),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP0_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP0_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP0_HELP,

(L2C_QOS_PP1),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP1_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP1_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP1_HELP,

(L2C_QOS_PP2),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP2_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP2_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP2_HELP,

(L2C_QOS_PP3),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP3_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP3_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP3_HELP,

(L2C_QOS_PP4),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP4_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP4_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP4_HELP,

(L2C_QOS_PP5),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP5_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP5_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP5_HELP,

(L2C_QOS_PP6),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP6_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP6_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP6_HELP,

(L2C_QOS_PP7),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP7_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP7_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP7_HELP,

(L2C_QOS_PP8),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP8_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP8_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP8_HELP,

(L2C_QOS_PP9),2,L2C PP QOS level,L2C,L2C_L2C_QOS_PP9_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_QOS_PP9_HELP,
T,LVL-QOS level to use for this PP.,63,2,Hex,1,L2C_L2C_QOS_PP9_HELP,

(L2C_QOS_WGT),5,L2C QOS weights,L2C,L2C_L2C_QOS_WGT_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_QOS_WGT_HELP,
T,WGT3-Weight for QOS level 3,33,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT2-Weight for QOS level 2,41,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT1-Weight for QOS level 1,49,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT0-Weight for QOS level 0,57,8,Hex,2,L2C_L2C_QOS_WGT_HELP,

(L2C_RSC0_PFC),1,L2C RSC Performance Counter(s),L2C,L2C_L2C_RSC0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_RSC0_PFC_HELP,

(L2C_RSD0_PFC),1,L2C RSD Performance Counter(s),L2C,L2C_L2C_RSD0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_RSD0_PFC_HELP,

(L2C_TAD0_ECC0),8,L2C ECC logging,L2C,L2C_L2C_TAD0_ECC0_HELP
T,Reserved-Reserved,1,6,Hex,2,L2C_L2C_TAD0_ECC0_HELP,
T,OW3ECC-ECC for OW3 of cache block,7,10,Hex,3,L2C_L2C_TAD0_ECC0_HELP,
T,Reserved-Reserved,17,6,Hex,2,L2C_L2C_TAD0_ECC0_HELP,
T,OW2ECC-ECC for OW2 of cache block,23,10,Hex,3,L2C_L2C_TAD0_ECC0_HELP,
T,Reserved-Reserved,33,6,Hex,2,L2C_L2C_TAD0_ECC0_HELP,
T,OW1ECC-ECC for OW1 of cache block,39,10,Hex,3,L2C_L2C_TAD0_ECC0_HELP,
T,Reserved-Reserved,49,6,Hex,2,L2C_L2C_TAD0_ECC0_HELP,
T,OW0ECC-ECC for OW0 of cache block,55,10,Hex,3,L2C_L2C_TAD0_ECC0_HELP,

(L2C_TAD0_ECC1),8,L2C ECC logging,L2C,L2C_L2C_TAD0_ECC1_HELP
T,Reserved-Reserved,1,6,Hex,2,L2C_L2C_TAD0_ECC1_HELP,
T,OW7ECC-ECC for OW7 of cache block,7,10,Hex,3,L2C_L2C_TAD0_ECC1_HELP,
T,Reserved-Reserved,17,6,Hex,2,L2C_L2C_TAD0_ECC1_HELP,
T,OW6ECC-ECC for OW6 of cache block,23,10,Hex,3,L2C_L2C_TAD0_ECC1_HELP,
T,Reserved-Reserved,33,6,Hex,2,L2C_L2C_TAD0_ECC1_HELP,
T,OW5ECC-ECC for OW5 of cache block,39,10,Hex,3,L2C_L2C_TAD0_ECC1_HELP,
T,Reserved-Reserved,49,6,Hex,2,L2C_L2C_TAD0_ECC1_HELP,
T,OW4ECC-ECC for OW4 of cache block,55,10,Hex,3,L2C_L2C_TAD0_ECC1_HELP,

(L2C_TAD0_IEN),10,L2C TAD Interrupt Enable,L2C,L2C_L2C_TAD0_IEN_HELP
T,Reserved-Reserved,1,55,Hex,14,L2C_L2C_TAD0_IEN_HELP,
O,WRDISLMC-Illegal Write to Disabled LMC Error enable,Enable,Disable,56,1,L2C_L2C_TAD0_IEN_HELP,
O,RDDISLMC-Illegal Read  to Disabled LMC Error enable,Enable,Disable,57,1,L2C_L2C_TAD0_IEN_HELP,
O,NOWAY-No way available interrupt enable,Enable,Disable,58,1,L2C_L2C_TAD0_IEN_HELP,
O,VBFDBE-VBF Double=Bit Error enable,Enable,Disable,59,1,L2C_L2C_TAD0_IEN_HELP,
O,VBFSBE-VBF Single=Bit Error enable,Enable,Disable,60,1,L2C_L2C_TAD0_IEN_HELP,
O,TAGDBE-TAG Double=Bit Error enable,Enable,Disable,61,1,L2C_L2C_TAD0_IEN_HELP,
O,TAGSBE-TAG Single=Bit Error enable,Enable,Disable,62,1,L2C_L2C_TAD0_IEN_HELP,
O,L2DDBE-L2D Double=Bit Error enable,Enable,Disable,63,1,L2C_L2C_TAD0_IEN_HELP,
O,L2DSBE-L2D Single=Bit Error enable,Enable,Disable,64,1,L2C_L2C_TAD0_IEN_HELP,

(L2C_TAD0_INT),10,L2C TAD Interrupt Register (not present in pass 1 O63),L2C,L2C_L2C_TAD0_INT_HELP
T,Reserved-Reserved,1,55,Hex,14,L2C_L2C_TAD0_INT_HELP,
O,WRDISLMC-Illegal Write to Disabled LMC Error,Enable,Disable,56,1,L2C_L2C_TAD0_INT_HELP,
O,RDDISLMC-Illegal Read  to Disabled LMC Error,Enable,Disable,57,1,L2C_L2C_TAD0_INT_HELP,
O,NOWAY-No way available interrupt,Enable,Disable,58,1,L2C_L2C_TAD0_INT_HELP,
O,VBFDBE-VBF Double=Bit Error,Enable,Disable,59,1,L2C_L2C_TAD0_INT_HELP,
O,VBFSBE-VBF Single=Bit Error,Enable,Disable,60,1,L2C_L2C_TAD0_INT_HELP,
O,TAGDBE-TAG Double=Bit Error,Enable,Disable,61,1,L2C_L2C_TAD0_INT_HELP,
O,TAGSBE-TAG Single=Bit Error,Enable,Disable,62,1,L2C_L2C_TAD0_INT_HELP,
O,L2DDBE-L2D Double=Bit Error,Enable,Disable,63,1,L2C_L2C_TAD0_INT_HELP,
O,L2DSBE-L2D Single=Bit Error,Enable,Disable,64,1,L2C_L2C_TAD0_INT_HELP,

(L2C_TAD0_PFC0),1,L2C TAD Performance Counter 0,L2C,L2C_L2C_TAD0_PFC0_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC0_HELP,

(L2C_TAD0_PFC1),1,L2C TAD Performance Counter 1,L2C,L2C_L2C_TAD0_PFC1_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC1_HELP,

(L2C_TAD0_PFC2),1,L2C TAD Performance Counter 2,L2C,L2C_L2C_TAD0_PFC2_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC2_HELP,

(L2C_TAD0_PFC3),1,L2C TAD Performance Counter 3,L2C,L2C_L2C_TAD0_PFC3_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC3_HELP,

(L2C_TAD0_PRF),5,L2C TAD Performance Counter Control,L2C,L2C_L2C_TAD0_PRF_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_TAD0_PRF_HELP,
T,CNT3SEL-Selects event to count for L2C_TAD_PFC3,33,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,
T,CNT2SEL-Selects event to count for L2C_TAD_PFC2,41,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,
T,CNT1SEL-Selects event to count for L2C_TAD_PFC1,49,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,
T,CNT0SEL-Selects event to count for L2C_TAD_PFC0,57,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,

(L2C_TAD0_TAG),9,L2C tag data,L2C,L2C_L2C_TAD0_TAG_HELP
T,Reserved-Reserved,1,18,Hex,5,L2C_L2C_TAD0_TAG_HELP,
T,ECC-The tag ECC,19,6,Hex,2,L2C_L2C_TAD0_TAG_HELP,
T,Reserved-Reserved,25,4,Hex,1,L2C_L2C_TAD0_TAG_HELP,
T,TAG-The tag (see notes 1 and 3),29,19,Hex,5,L2C_L2C_TAD0_TAG_HELP,
T,Reserved-Reserved,48,13,Hex,4,L2C_L2C_TAD0_TAG_HELP,
O,USE-The LRU use bit,Enable,Disable,61,1,L2C_L2C_TAD0_TAG_HELP,
O,VALID-The valid bit,Enable,Disable,62,1,L2C_L2C_TAD0_TAG_HELP,
O,DIRTY-The dirty bit,Enable,Disable,63,1,L2C_L2C_TAD0_TAG_HELP,
O,LOCK-The lock bit,Enable,Disable,64,1,L2C_L2C_TAD0_TAG_HELP,

(L2C_VER_ID),1,L2C Virtualization ID Error Register,L2C,L2C_L2C_VER_ID_HELP
T,MASK-Mask of virtualization IDs which had a,1,64,Hex,16,L2C_L2C_VER_ID_HELP,

(L2C_VER_IOB),2,L2C Virtualization ID IOB Error Register,L2C,L2C_L2C_VER_IOB_HELP
T,Reserved-Reserved,1,63,Hex,16,L2C_L2C_VER_IOB_HELP,
O,MASK-Mask of IOBs which had a HOLEWR/BIGWR/VRTWR error,Enable,Disable,64,1,L2C_L2C_VER_IOB_HELP,

(L2C_VER_MSC),3,L2C Virtualization Miscellaneous Error Register (not in 63xx pass 1.x),L2C,L2C_L2C_VER_MSC_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_VER_MSC_HELP,
O,INVL2-If set a INVL2 caused HOLEWR/BIGWR/VRT* to set,Enable,Disable,63,1,L2C_L2C_VER_MSC_HELP,
O,DWB-If set a DWB caused HOLEWR/BIGWR/VRT* to set,Enable,Disable,64,1,L2C_L2C_VER_MSC_HELP,

(L2C_VER_PP),2,L2C Virtualization ID PP Error Register,L2C,L2C_L2C_VER_PP_HELP
T,Reserved-Reserved,1,54,Hex,14,L2C_L2C_VER_PP_HELP,
T,MASK-Mask of PPs which had a HOLEWR/BIGWR/VRTWR error,55,10,Hex,3,L2C_L2C_VER_PP_HELP,

(L2C_VIRTID_IOB0),4,L2C IOB virtualization ID,L2C,L2C_L2C_VIRTID_IOB0_HELP
T,Reserved-Reserved,1,50,Hex,13,L2C_L2C_VIRTID_IOB0_HELP,
T,DWBID-Virtualization ID to use for DWB commands,51,6,Hex,2,L2C_L2C_VIRTID_IOB0_HELP,
T,Reserved-Reserved,57,2,Hex,1,L2C_L2C_VIRTID_IOB0_HELP,
T,ID-Virtualization ID to use for non=DWB commands,59,6,Hex,2,L2C_L2C_VIRTID_IOB0_HELP,

(L2C_VIRTID_PP0),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP0_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP0_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP0_HELP,

(L2C_VIRTID_PP1),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP1_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP1_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP1_HELP,

(L2C_VIRTID_PP2),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP2_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP2_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP2_HELP,

(L2C_VIRTID_PP3),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP3_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP3_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP3_HELP,

(L2C_VIRTID_PP4),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP4_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP4_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP4_HELP,

(L2C_VIRTID_PP5),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP5_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP5_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP5_HELP,

(L2C_VIRTID_PP6),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP6_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP6_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP6_HELP,

(L2C_VIRTID_PP7),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP7_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP7_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP7_HELP,

(L2C_VIRTID_PP8),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP8_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP8_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP8_HELP,

(L2C_VIRTID_PP9),2,L2C PP virtualization ID,L2C,L2C_L2C_VIRTID_PP9_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2C_VIRTID_PP9_HELP,
T,ID-Virtualization ID to use for this PP.,59,6,Hex,2,L2C_L2C_VIRTID_PP9_HELP,

(L2C_VRT_CTL),6,L2C Virtualization control register,L2C,L2C_L2C_VRT_CTL_HELP
T,Reserved-Reserved,1,55,Hex,14,L2C_L2C_VRT_CTL_HELP,
O,OOBERR-Whether out of bounds writes are an error,Enable,Disable,56,1,L2C_L2C_VRT_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,L2C_L2C_VRT_CTL_HELP,
T,MEMSZ-Memory space coverage of L2C_VRT_MEM (encoded),58,3,Hex,1,L2C_L2C_VRT_CTL_HELP,
T,NUMID-Number of allowed virtualization IDs (encoded),61,3,Hex,1,L2C_L2C_VRT_CTL_HELP,
O,ENABLE-Global virtualization enable,Enable,Disable,64,1,L2C_L2C_VRT_CTL_HELP,

(L2C_VRT_MEM0),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM0_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM0_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM0_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM0_HELP,

(L2C_VRT_MEM1),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1_HELP,

(L2C_VRT_MEM2),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM2_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM2_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM2_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM2_HELP,

(L2C_VRT_MEM3),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM3_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM3_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM3_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM3_HELP,

(L2C_VRT_MEM4),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM4_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM4_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM4_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM4_HELP,

(L2C_VRT_MEM5),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM5_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM5_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM5_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM5_HELP,

(L2C_VRT_MEM6),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM6_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM6_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM6_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM6_HELP,

(L2C_VRT_MEM7),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM7_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM7_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM7_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM7_HELP,

(L2C_VRT_MEM8),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM8_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM8_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM8_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM8_HELP,

(L2C_VRT_MEM9),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM9_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM9_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM9_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM9_HELP,

(L2C_VRT_MEM10),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM10_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM10_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM10_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM10_HELP,

(L2C_VRT_MEM11),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM11_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM11_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM11_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM11_HELP,

(L2C_VRT_MEM12),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM12_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM12_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM12_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM12_HELP,

(L2C_VRT_MEM13),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM13_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM13_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM13_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM13_HELP,

(L2C_VRT_MEM14),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM14_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM14_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM14_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM14_HELP,

(L2C_VRT_MEM15),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM15_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM15_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM15_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM15_HELP,

(L2C_VRT_MEM16),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM16_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM16_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM16_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM16_HELP,

(L2C_VRT_MEM17),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM17_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM17_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM17_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM17_HELP,

(L2C_VRT_MEM18),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM18_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM18_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM18_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM18_HELP,

(L2C_VRT_MEM19),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM19_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM19_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM19_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM19_HELP,

(L2C_VRT_MEM20),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM20_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM20_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM20_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM20_HELP,

(L2C_VRT_MEM21),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM21_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM21_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM21_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM21_HELP,

(L2C_VRT_MEM22),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM22_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM22_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM22_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM22_HELP,

(L2C_VRT_MEM23),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM23_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM23_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM23_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM23_HELP,

(L2C_VRT_MEM24),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM24_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM24_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM24_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM24_HELP,

(L2C_VRT_MEM25),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM25_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM25_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM25_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM25_HELP,

(L2C_VRT_MEM26),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM26_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM26_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM26_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM26_HELP,

(L2C_VRT_MEM27),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM27_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM27_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM27_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM27_HELP,

(L2C_VRT_MEM28),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM28_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM28_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM28_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM28_HELP,

(L2C_VRT_MEM29),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM29_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM29_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM29_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM29_HELP,

(L2C_VRT_MEM30),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM30_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM30_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM30_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM30_HELP,

(L2C_VRT_MEM31),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM31_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM31_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM31_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM31_HELP,

(L2C_VRT_MEM32),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM32_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM32_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM32_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM32_HELP,

(L2C_VRT_MEM33),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM33_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM33_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM33_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM33_HELP,

(L2C_VRT_MEM34),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM34_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM34_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM34_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM34_HELP,

(L2C_VRT_MEM35),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM35_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM35_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM35_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM35_HELP,

(L2C_VRT_MEM36),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM36_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM36_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM36_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM36_HELP,

(L2C_VRT_MEM37),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM37_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM37_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM37_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM37_HELP,

(L2C_VRT_MEM38),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM38_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM38_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM38_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM38_HELP,

(L2C_VRT_MEM39),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM39_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM39_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM39_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM39_HELP,

(L2C_VRT_MEM40),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM40_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM40_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM40_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM40_HELP,

(L2C_VRT_MEM41),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM41_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM41_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM41_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM41_HELP,

(L2C_VRT_MEM42),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM42_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM42_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM42_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM42_HELP,

(L2C_VRT_MEM43),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM43_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM43_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM43_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM43_HELP,

(L2C_VRT_MEM44),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM44_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM44_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM44_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM44_HELP,

(L2C_VRT_MEM45),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM45_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM45_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM45_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM45_HELP,

(L2C_VRT_MEM46),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM46_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM46_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM46_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM46_HELP,

(L2C_VRT_MEM47),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM47_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM47_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM47_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM47_HELP,

(L2C_VRT_MEM48),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM48_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM48_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM48_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM48_HELP,

(L2C_VRT_MEM49),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM49_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM49_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM49_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM49_HELP,

(L2C_VRT_MEM50),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM50_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM50_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM50_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM50_HELP,

(L2C_VRT_MEM51),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM51_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM51_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM51_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM51_HELP,

(L2C_VRT_MEM52),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM52_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM52_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM52_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM52_HELP,

(L2C_VRT_MEM53),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM53_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM53_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM53_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM53_HELP,

(L2C_VRT_MEM54),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM54_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM54_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM54_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM54_HELP,

(L2C_VRT_MEM55),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM55_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM55_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM55_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM55_HELP,

(L2C_VRT_MEM56),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM56_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM56_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM56_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM56_HELP,

(L2C_VRT_MEM57),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM57_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM57_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM57_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM57_HELP,

(L2C_VRT_MEM58),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM58_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM58_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM58_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM58_HELP,

(L2C_VRT_MEM59),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM59_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM59_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM59_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM59_HELP,

(L2C_VRT_MEM60),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM60_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM60_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM60_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM60_HELP,

(L2C_VRT_MEM61),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM61_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM61_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM61_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM61_HELP,

(L2C_VRT_MEM62),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM62_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM62_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM62_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM62_HELP,

(L2C_VRT_MEM63),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM63_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM63_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM63_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM63_HELP,

(L2C_VRT_MEM64),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM64_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM64_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM64_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM64_HELP,

(L2C_VRT_MEM65),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM65_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM65_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM65_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM65_HELP,

(L2C_VRT_MEM66),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM66_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM66_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM66_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM66_HELP,

(L2C_VRT_MEM67),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM67_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM67_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM67_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM67_HELP,

(L2C_VRT_MEM68),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM68_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM68_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM68_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM68_HELP,

(L2C_VRT_MEM69),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM69_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM69_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM69_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM69_HELP,

(L2C_VRT_MEM70),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM70_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM70_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM70_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM70_HELP,

(L2C_VRT_MEM71),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM71_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM71_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM71_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM71_HELP,

(L2C_VRT_MEM72),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM72_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM72_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM72_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM72_HELP,

(L2C_VRT_MEM73),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM73_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM73_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM73_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM73_HELP,

(L2C_VRT_MEM74),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM74_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM74_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM74_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM74_HELP,

(L2C_VRT_MEM75),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM75_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM75_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM75_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM75_HELP,

(L2C_VRT_MEM76),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM76_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM76_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM76_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM76_HELP,

(L2C_VRT_MEM77),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM77_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM77_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM77_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM77_HELP,

(L2C_VRT_MEM78),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM78_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM78_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM78_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM78_HELP,

(L2C_VRT_MEM79),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM79_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM79_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM79_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM79_HELP,

(L2C_VRT_MEM80),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM80_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM80_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM80_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM80_HELP,

(L2C_VRT_MEM81),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM81_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM81_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM81_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM81_HELP,

(L2C_VRT_MEM82),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM82_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM82_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM82_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM82_HELP,

(L2C_VRT_MEM83),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM83_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM83_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM83_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM83_HELP,

(L2C_VRT_MEM84),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM84_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM84_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM84_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM84_HELP,

(L2C_VRT_MEM85),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM85_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM85_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM85_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM85_HELP,

(L2C_VRT_MEM86),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM86_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM86_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM86_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM86_HELP,

(L2C_VRT_MEM87),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM87_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM87_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM87_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM87_HELP,

(L2C_VRT_MEM88),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM88_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM88_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM88_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM88_HELP,

(L2C_VRT_MEM89),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM89_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM89_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM89_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM89_HELP,

(L2C_VRT_MEM90),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM90_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM90_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM90_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM90_HELP,

(L2C_VRT_MEM91),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM91_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM91_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM91_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM91_HELP,

(L2C_VRT_MEM92),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM92_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM92_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM92_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM92_HELP,

(L2C_VRT_MEM93),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM93_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM93_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM93_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM93_HELP,

(L2C_VRT_MEM94),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM94_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM94_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM94_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM94_HELP,

(L2C_VRT_MEM95),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM95_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM95_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM95_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM95_HELP,

(L2C_VRT_MEM96),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM96_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM96_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM96_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM96_HELP,

(L2C_VRT_MEM97),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM97_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM97_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM97_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM97_HELP,

(L2C_VRT_MEM98),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM98_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM98_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM98_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM98_HELP,

(L2C_VRT_MEM99),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM99_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM99_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM99_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM99_HELP,

(L2C_VRT_MEM100),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM100_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM100_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM100_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM100_HELP,

(L2C_VRT_MEM101),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM101_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM101_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM101_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM101_HELP,

(L2C_VRT_MEM102),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM102_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM102_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM102_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM102_HELP,

(L2C_VRT_MEM103),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM103_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM103_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM103_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM103_HELP,

(L2C_VRT_MEM104),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM104_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM104_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM104_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM104_HELP,

(L2C_VRT_MEM105),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM105_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM105_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM105_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM105_HELP,

(L2C_VRT_MEM106),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM106_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM106_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM106_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM106_HELP,

(L2C_VRT_MEM107),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM107_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM107_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM107_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM107_HELP,

(L2C_VRT_MEM108),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM108_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM108_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM108_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM108_HELP,

(L2C_VRT_MEM109),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM109_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM109_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM109_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM109_HELP,

(L2C_VRT_MEM110),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM110_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM110_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM110_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM110_HELP,

(L2C_VRT_MEM111),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM111_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM111_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM111_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM111_HELP,

(L2C_VRT_MEM112),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM112_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM112_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM112_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM112_HELP,

(L2C_VRT_MEM113),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM113_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM113_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM113_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM113_HELP,

(L2C_VRT_MEM114),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM114_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM114_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM114_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM114_HELP,

(L2C_VRT_MEM115),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM115_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM115_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM115_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM115_HELP,

(L2C_VRT_MEM116),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM116_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM116_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM116_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM116_HELP,

(L2C_VRT_MEM117),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM117_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM117_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM117_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM117_HELP,

(L2C_VRT_MEM118),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM118_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM118_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM118_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM118_HELP,

(L2C_VRT_MEM119),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM119_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM119_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM119_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM119_HELP,

(L2C_VRT_MEM120),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM120_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM120_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM120_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM120_HELP,

(L2C_VRT_MEM121),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM121_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM121_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM121_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM121_HELP,

(L2C_VRT_MEM122),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM122_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM122_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM122_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM122_HELP,

(L2C_VRT_MEM123),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM123_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM123_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM123_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM123_HELP,

(L2C_VRT_MEM124),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM124_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM124_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM124_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM124_HELP,

(L2C_VRT_MEM125),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM125_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM125_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM125_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM125_HELP,

(L2C_VRT_MEM126),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM126_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM126_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM126_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM126_HELP,

(L2C_VRT_MEM127),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM127_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM127_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM127_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM127_HELP,

(L2C_VRT_MEM128),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM128_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM128_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM128_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM128_HELP,

(L2C_VRT_MEM129),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM129_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM129_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM129_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM129_HELP,

(L2C_VRT_MEM130),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM130_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM130_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM130_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM130_HELP,

(L2C_VRT_MEM131),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM131_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM131_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM131_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM131_HELP,

(L2C_VRT_MEM132),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM132_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM132_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM132_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM132_HELP,

(L2C_VRT_MEM133),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM133_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM133_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM133_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM133_HELP,

(L2C_VRT_MEM134),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM134_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM134_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM134_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM134_HELP,

(L2C_VRT_MEM135),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM135_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM135_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM135_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM135_HELP,

(L2C_VRT_MEM136),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM136_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM136_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM136_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM136_HELP,

(L2C_VRT_MEM137),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM137_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM137_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM137_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM137_HELP,

(L2C_VRT_MEM138),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM138_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM138_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM138_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM138_HELP,

(L2C_VRT_MEM139),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM139_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM139_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM139_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM139_HELP,

(L2C_VRT_MEM140),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM140_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM140_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM140_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM140_HELP,

(L2C_VRT_MEM141),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM141_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM141_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM141_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM141_HELP,

(L2C_VRT_MEM142),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM142_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM142_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM142_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM142_HELP,

(L2C_VRT_MEM143),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM143_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM143_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM143_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM143_HELP,

(L2C_VRT_MEM144),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM144_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM144_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM144_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM144_HELP,

(L2C_VRT_MEM145),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM145_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM145_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM145_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM145_HELP,

(L2C_VRT_MEM146),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM146_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM146_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM146_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM146_HELP,

(L2C_VRT_MEM147),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM147_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM147_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM147_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM147_HELP,

(L2C_VRT_MEM148),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM148_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM148_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM148_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM148_HELP,

(L2C_VRT_MEM149),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM149_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM149_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM149_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM149_HELP,

(L2C_VRT_MEM150),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM150_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM150_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM150_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM150_HELP,

(L2C_VRT_MEM151),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM151_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM151_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM151_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM151_HELP,

(L2C_VRT_MEM152),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM152_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM152_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM152_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM152_HELP,

(L2C_VRT_MEM153),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM153_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM153_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM153_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM153_HELP,

(L2C_VRT_MEM154),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM154_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM154_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM154_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM154_HELP,

(L2C_VRT_MEM155),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM155_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM155_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM155_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM155_HELP,

(L2C_VRT_MEM156),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM156_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM156_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM156_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM156_HELP,

(L2C_VRT_MEM157),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM157_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM157_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM157_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM157_HELP,

(L2C_VRT_MEM158),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM158_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM158_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM158_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM158_HELP,

(L2C_VRT_MEM159),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM159_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM159_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM159_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM159_HELP,

(L2C_VRT_MEM160),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM160_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM160_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM160_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM160_HELP,

(L2C_VRT_MEM161),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM161_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM161_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM161_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM161_HELP,

(L2C_VRT_MEM162),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM162_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM162_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM162_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM162_HELP,

(L2C_VRT_MEM163),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM163_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM163_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM163_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM163_HELP,

(L2C_VRT_MEM164),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM164_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM164_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM164_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM164_HELP,

(L2C_VRT_MEM165),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM165_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM165_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM165_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM165_HELP,

(L2C_VRT_MEM166),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM166_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM166_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM166_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM166_HELP,

(L2C_VRT_MEM167),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM167_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM167_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM167_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM167_HELP,

(L2C_VRT_MEM168),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM168_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM168_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM168_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM168_HELP,

(L2C_VRT_MEM169),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM169_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM169_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM169_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM169_HELP,

(L2C_VRT_MEM170),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM170_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM170_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM170_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM170_HELP,

(L2C_VRT_MEM171),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM171_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM171_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM171_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM171_HELP,

(L2C_VRT_MEM172),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM172_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM172_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM172_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM172_HELP,

(L2C_VRT_MEM173),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM173_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM173_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM173_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM173_HELP,

(L2C_VRT_MEM174),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM174_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM174_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM174_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM174_HELP,

(L2C_VRT_MEM175),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM175_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM175_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM175_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM175_HELP,

(L2C_VRT_MEM176),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM176_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM176_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM176_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM176_HELP,

(L2C_VRT_MEM177),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM177_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM177_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM177_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM177_HELP,

(L2C_VRT_MEM178),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM178_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM178_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM178_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM178_HELP,

(L2C_VRT_MEM179),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM179_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM179_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM179_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM179_HELP,

(L2C_VRT_MEM180),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM180_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM180_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM180_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM180_HELP,

(L2C_VRT_MEM181),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM181_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM181_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM181_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM181_HELP,

(L2C_VRT_MEM182),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM182_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM182_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM182_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM182_HELP,

(L2C_VRT_MEM183),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM183_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM183_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM183_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM183_HELP,

(L2C_VRT_MEM184),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM184_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM184_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM184_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM184_HELP,

(L2C_VRT_MEM185),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM185_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM185_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM185_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM185_HELP,

(L2C_VRT_MEM186),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM186_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM186_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM186_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM186_HELP,

(L2C_VRT_MEM187),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM187_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM187_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM187_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM187_HELP,

(L2C_VRT_MEM188),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM188_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM188_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM188_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM188_HELP,

(L2C_VRT_MEM189),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM189_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM189_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM189_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM189_HELP,

(L2C_VRT_MEM190),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM190_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM190_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM190_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM190_HELP,

(L2C_VRT_MEM191),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM191_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM191_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM191_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM191_HELP,

(L2C_VRT_MEM192),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM192_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM192_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM192_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM192_HELP,

(L2C_VRT_MEM193),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM193_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM193_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM193_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM193_HELP,

(L2C_VRT_MEM194),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM194_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM194_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM194_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM194_HELP,

(L2C_VRT_MEM195),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM195_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM195_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM195_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM195_HELP,

(L2C_VRT_MEM196),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM196_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM196_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM196_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM196_HELP,

(L2C_VRT_MEM197),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM197_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM197_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM197_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM197_HELP,

(L2C_VRT_MEM198),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM198_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM198_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM198_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM198_HELP,

(L2C_VRT_MEM199),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM199_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM199_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM199_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM199_HELP,

(L2C_VRT_MEM200),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM200_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM200_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM200_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM200_HELP,

(L2C_VRT_MEM201),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM201_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM201_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM201_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM201_HELP,

(L2C_VRT_MEM202),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM202_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM202_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM202_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM202_HELP,

(L2C_VRT_MEM203),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM203_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM203_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM203_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM203_HELP,

(L2C_VRT_MEM204),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM204_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM204_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM204_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM204_HELP,

(L2C_VRT_MEM205),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM205_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM205_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM205_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM205_HELP,

(L2C_VRT_MEM206),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM206_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM206_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM206_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM206_HELP,

(L2C_VRT_MEM207),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM207_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM207_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM207_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM207_HELP,

(L2C_VRT_MEM208),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM208_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM208_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM208_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM208_HELP,

(L2C_VRT_MEM209),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM209_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM209_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM209_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM209_HELP,

(L2C_VRT_MEM210),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM210_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM210_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM210_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM210_HELP,

(L2C_VRT_MEM211),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM211_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM211_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM211_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM211_HELP,

(L2C_VRT_MEM212),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM212_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM212_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM212_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM212_HELP,

(L2C_VRT_MEM213),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM213_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM213_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM213_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM213_HELP,

(L2C_VRT_MEM214),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM214_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM214_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM214_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM214_HELP,

(L2C_VRT_MEM215),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM215_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM215_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM215_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM215_HELP,

(L2C_VRT_MEM216),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM216_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM216_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM216_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM216_HELP,

(L2C_VRT_MEM217),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM217_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM217_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM217_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM217_HELP,

(L2C_VRT_MEM218),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM218_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM218_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM218_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM218_HELP,

(L2C_VRT_MEM219),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM219_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM219_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM219_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM219_HELP,

(L2C_VRT_MEM220),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM220_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM220_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM220_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM220_HELP,

(L2C_VRT_MEM221),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM221_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM221_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM221_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM221_HELP,

(L2C_VRT_MEM222),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM222_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM222_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM222_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM222_HELP,

(L2C_VRT_MEM223),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM223_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM223_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM223_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM223_HELP,

(L2C_VRT_MEM224),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM224_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM224_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM224_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM224_HELP,

(L2C_VRT_MEM225),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM225_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM225_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM225_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM225_HELP,

(L2C_VRT_MEM226),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM226_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM226_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM226_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM226_HELP,

(L2C_VRT_MEM227),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM227_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM227_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM227_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM227_HELP,

(L2C_VRT_MEM228),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM228_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM228_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM228_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM228_HELP,

(L2C_VRT_MEM229),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM229_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM229_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM229_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM229_HELP,

(L2C_VRT_MEM230),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM230_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM230_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM230_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM230_HELP,

(L2C_VRT_MEM231),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM231_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM231_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM231_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM231_HELP,

(L2C_VRT_MEM232),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM232_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM232_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM232_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM232_HELP,

(L2C_VRT_MEM233),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM233_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM233_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM233_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM233_HELP,

(L2C_VRT_MEM234),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM234_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM234_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM234_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM234_HELP,

(L2C_VRT_MEM235),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM235_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM235_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM235_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM235_HELP,

(L2C_VRT_MEM236),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM236_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM236_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM236_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM236_HELP,

(L2C_VRT_MEM237),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM237_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM237_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM237_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM237_HELP,

(L2C_VRT_MEM238),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM238_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM238_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM238_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM238_HELP,

(L2C_VRT_MEM239),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM239_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM239_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM239_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM239_HELP,

(L2C_VRT_MEM240),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM240_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM240_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM240_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM240_HELP,

(L2C_VRT_MEM241),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM241_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM241_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM241_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM241_HELP,

(L2C_VRT_MEM242),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM242_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM242_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM242_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM242_HELP,

(L2C_VRT_MEM243),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM243_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM243_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM243_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM243_HELP,

(L2C_VRT_MEM244),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM244_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM244_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM244_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM244_HELP,

(L2C_VRT_MEM245),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM245_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM245_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM245_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM245_HELP,

(L2C_VRT_MEM246),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM246_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM246_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM246_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM246_HELP,

(L2C_VRT_MEM247),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM247_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM247_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM247_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM247_HELP,

(L2C_VRT_MEM248),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM248_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM248_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM248_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM248_HELP,

(L2C_VRT_MEM249),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM249_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM249_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM249_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM249_HELP,

(L2C_VRT_MEM250),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM250_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM250_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM250_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM250_HELP,

(L2C_VRT_MEM251),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM251_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM251_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM251_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM251_HELP,

(L2C_VRT_MEM252),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM252_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM252_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM252_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM252_HELP,

(L2C_VRT_MEM253),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM253_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM253_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM253_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM253_HELP,

(L2C_VRT_MEM254),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM254_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM254_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM254_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM254_HELP,

(L2C_VRT_MEM255),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM255_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM255_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM255_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM255_HELP,

(L2C_VRT_MEM256),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM256_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM256_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM256_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM256_HELP,

(L2C_VRT_MEM257),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM257_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM257_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM257_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM257_HELP,

(L2C_VRT_MEM258),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM258_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM258_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM258_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM258_HELP,

(L2C_VRT_MEM259),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM259_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM259_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM259_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM259_HELP,

(L2C_VRT_MEM260),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM260_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM260_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM260_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM260_HELP,

(L2C_VRT_MEM261),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM261_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM261_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM261_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM261_HELP,

(L2C_VRT_MEM262),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM262_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM262_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM262_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM262_HELP,

(L2C_VRT_MEM263),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM263_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM263_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM263_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM263_HELP,

(L2C_VRT_MEM264),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM264_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM264_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM264_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM264_HELP,

(L2C_VRT_MEM265),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM265_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM265_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM265_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM265_HELP,

(L2C_VRT_MEM266),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM266_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM266_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM266_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM266_HELP,

(L2C_VRT_MEM267),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM267_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM267_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM267_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM267_HELP,

(L2C_VRT_MEM268),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM268_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM268_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM268_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM268_HELP,

(L2C_VRT_MEM269),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM269_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM269_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM269_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM269_HELP,

(L2C_VRT_MEM270),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM270_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM270_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM270_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM270_HELP,

(L2C_VRT_MEM271),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM271_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM271_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM271_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM271_HELP,

(L2C_VRT_MEM272),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM272_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM272_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM272_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM272_HELP,

(L2C_VRT_MEM273),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM273_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM273_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM273_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM273_HELP,

(L2C_VRT_MEM274),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM274_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM274_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM274_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM274_HELP,

(L2C_VRT_MEM275),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM275_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM275_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM275_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM275_HELP,

(L2C_VRT_MEM276),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM276_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM276_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM276_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM276_HELP,

(L2C_VRT_MEM277),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM277_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM277_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM277_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM277_HELP,

(L2C_VRT_MEM278),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM278_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM278_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM278_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM278_HELP,

(L2C_VRT_MEM279),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM279_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM279_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM279_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM279_HELP,

(L2C_VRT_MEM280),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM280_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM280_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM280_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM280_HELP,

(L2C_VRT_MEM281),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM281_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM281_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM281_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM281_HELP,

(L2C_VRT_MEM282),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM282_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM282_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM282_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM282_HELP,

(L2C_VRT_MEM283),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM283_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM283_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM283_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM283_HELP,

(L2C_VRT_MEM284),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM284_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM284_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM284_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM284_HELP,

(L2C_VRT_MEM285),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM285_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM285_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM285_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM285_HELP,

(L2C_VRT_MEM286),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM286_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM286_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM286_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM286_HELP,

(L2C_VRT_MEM287),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM287_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM287_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM287_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM287_HELP,

(L2C_VRT_MEM288),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM288_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM288_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM288_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM288_HELP,

(L2C_VRT_MEM289),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM289_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM289_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM289_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM289_HELP,

(L2C_VRT_MEM290),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM290_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM290_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM290_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM290_HELP,

(L2C_VRT_MEM291),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM291_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM291_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM291_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM291_HELP,

(L2C_VRT_MEM292),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM292_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM292_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM292_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM292_HELP,

(L2C_VRT_MEM293),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM293_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM293_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM293_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM293_HELP,

(L2C_VRT_MEM294),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM294_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM294_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM294_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM294_HELP,

(L2C_VRT_MEM295),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM295_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM295_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM295_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM295_HELP,

(L2C_VRT_MEM296),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM296_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM296_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM296_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM296_HELP,

(L2C_VRT_MEM297),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM297_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM297_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM297_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM297_HELP,

(L2C_VRT_MEM298),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM298_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM298_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM298_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM298_HELP,

(L2C_VRT_MEM299),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM299_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM299_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM299_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM299_HELP,

(L2C_VRT_MEM300),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM300_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM300_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM300_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM300_HELP,

(L2C_VRT_MEM301),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM301_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM301_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM301_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM301_HELP,

(L2C_VRT_MEM302),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM302_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM302_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM302_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM302_HELP,

(L2C_VRT_MEM303),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM303_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM303_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM303_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM303_HELP,

(L2C_VRT_MEM304),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM304_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM304_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM304_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM304_HELP,

(L2C_VRT_MEM305),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM305_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM305_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM305_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM305_HELP,

(L2C_VRT_MEM306),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM306_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM306_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM306_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM306_HELP,

(L2C_VRT_MEM307),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM307_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM307_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM307_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM307_HELP,

(L2C_VRT_MEM308),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM308_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM308_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM308_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM308_HELP,

(L2C_VRT_MEM309),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM309_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM309_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM309_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM309_HELP,

(L2C_VRT_MEM310),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM310_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM310_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM310_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM310_HELP,

(L2C_VRT_MEM311),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM311_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM311_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM311_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM311_HELP,

(L2C_VRT_MEM312),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM312_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM312_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM312_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM312_HELP,

(L2C_VRT_MEM313),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM313_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM313_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM313_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM313_HELP,

(L2C_VRT_MEM314),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM314_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM314_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM314_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM314_HELP,

(L2C_VRT_MEM315),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM315_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM315_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM315_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM315_HELP,

(L2C_VRT_MEM316),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM316_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM316_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM316_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM316_HELP,

(L2C_VRT_MEM317),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM317_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM317_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM317_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM317_HELP,

(L2C_VRT_MEM318),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM318_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM318_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM318_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM318_HELP,

(L2C_VRT_MEM319),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM319_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM319_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM319_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM319_HELP,

(L2C_VRT_MEM320),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM320_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM320_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM320_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM320_HELP,

(L2C_VRT_MEM321),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM321_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM321_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM321_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM321_HELP,

(L2C_VRT_MEM322),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM322_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM322_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM322_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM322_HELP,

(L2C_VRT_MEM323),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM323_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM323_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM323_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM323_HELP,

(L2C_VRT_MEM324),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM324_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM324_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM324_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM324_HELP,

(L2C_VRT_MEM325),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM325_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM325_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM325_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM325_HELP,

(L2C_VRT_MEM326),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM326_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM326_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM326_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM326_HELP,

(L2C_VRT_MEM327),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM327_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM327_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM327_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM327_HELP,

(L2C_VRT_MEM328),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM328_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM328_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM328_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM328_HELP,

(L2C_VRT_MEM329),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM329_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM329_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM329_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM329_HELP,

(L2C_VRT_MEM330),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM330_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM330_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM330_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM330_HELP,

(L2C_VRT_MEM331),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM331_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM331_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM331_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM331_HELP,

(L2C_VRT_MEM332),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM332_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM332_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM332_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM332_HELP,

(L2C_VRT_MEM333),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM333_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM333_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM333_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM333_HELP,

(L2C_VRT_MEM334),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM334_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM334_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM334_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM334_HELP,

(L2C_VRT_MEM335),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM335_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM335_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM335_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM335_HELP,

(L2C_VRT_MEM336),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM336_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM336_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM336_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM336_HELP,

(L2C_VRT_MEM337),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM337_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM337_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM337_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM337_HELP,

(L2C_VRT_MEM338),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM338_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM338_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM338_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM338_HELP,

(L2C_VRT_MEM339),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM339_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM339_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM339_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM339_HELP,

(L2C_VRT_MEM340),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM340_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM340_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM340_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM340_HELP,

(L2C_VRT_MEM341),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM341_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM341_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM341_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM341_HELP,

(L2C_VRT_MEM342),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM342_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM342_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM342_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM342_HELP,

(L2C_VRT_MEM343),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM343_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM343_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM343_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM343_HELP,

(L2C_VRT_MEM344),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM344_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM344_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM344_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM344_HELP,

(L2C_VRT_MEM345),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM345_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM345_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM345_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM345_HELP,

(L2C_VRT_MEM346),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM346_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM346_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM346_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM346_HELP,

(L2C_VRT_MEM347),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM347_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM347_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM347_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM347_HELP,

(L2C_VRT_MEM348),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM348_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM348_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM348_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM348_HELP,

(L2C_VRT_MEM349),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM349_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM349_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM349_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM349_HELP,

(L2C_VRT_MEM350),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM350_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM350_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM350_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM350_HELP,

(L2C_VRT_MEM351),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM351_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM351_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM351_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM351_HELP,

(L2C_VRT_MEM352),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM352_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM352_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM352_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM352_HELP,

(L2C_VRT_MEM353),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM353_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM353_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM353_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM353_HELP,

(L2C_VRT_MEM354),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM354_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM354_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM354_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM354_HELP,

(L2C_VRT_MEM355),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM355_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM355_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM355_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM355_HELP,

(L2C_VRT_MEM356),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM356_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM356_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM356_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM356_HELP,

(L2C_VRT_MEM357),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM357_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM357_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM357_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM357_HELP,

(L2C_VRT_MEM358),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM358_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM358_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM358_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM358_HELP,

(L2C_VRT_MEM359),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM359_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM359_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM359_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM359_HELP,

(L2C_VRT_MEM360),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM360_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM360_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM360_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM360_HELP,

(L2C_VRT_MEM361),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM361_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM361_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM361_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM361_HELP,

(L2C_VRT_MEM362),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM362_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM362_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM362_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM362_HELP,

(L2C_VRT_MEM363),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM363_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM363_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM363_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM363_HELP,

(L2C_VRT_MEM364),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM364_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM364_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM364_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM364_HELP,

(L2C_VRT_MEM365),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM365_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM365_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM365_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM365_HELP,

(L2C_VRT_MEM366),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM366_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM366_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM366_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM366_HELP,

(L2C_VRT_MEM367),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM367_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM367_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM367_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM367_HELP,

(L2C_VRT_MEM368),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM368_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM368_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM368_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM368_HELP,

(L2C_VRT_MEM369),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM369_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM369_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM369_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM369_HELP,

(L2C_VRT_MEM370),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM370_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM370_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM370_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM370_HELP,

(L2C_VRT_MEM371),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM371_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM371_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM371_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM371_HELP,

(L2C_VRT_MEM372),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM372_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM372_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM372_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM372_HELP,

(L2C_VRT_MEM373),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM373_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM373_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM373_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM373_HELP,

(L2C_VRT_MEM374),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM374_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM374_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM374_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM374_HELP,

(L2C_VRT_MEM375),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM375_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM375_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM375_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM375_HELP,

(L2C_VRT_MEM376),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM376_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM376_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM376_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM376_HELP,

(L2C_VRT_MEM377),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM377_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM377_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM377_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM377_HELP,

(L2C_VRT_MEM378),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM378_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM378_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM378_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM378_HELP,

(L2C_VRT_MEM379),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM379_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM379_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM379_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM379_HELP,

(L2C_VRT_MEM380),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM380_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM380_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM380_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM380_HELP,

(L2C_VRT_MEM381),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM381_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM381_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM381_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM381_HELP,

(L2C_VRT_MEM382),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM382_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM382_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM382_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM382_HELP,

(L2C_VRT_MEM383),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM383_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM383_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM383_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM383_HELP,

(L2C_VRT_MEM384),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM384_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM384_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM384_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM384_HELP,

(L2C_VRT_MEM385),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM385_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM385_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM385_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM385_HELP,

(L2C_VRT_MEM386),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM386_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM386_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM386_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM386_HELP,

(L2C_VRT_MEM387),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM387_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM387_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM387_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM387_HELP,

(L2C_VRT_MEM388),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM388_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM388_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM388_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM388_HELP,

(L2C_VRT_MEM389),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM389_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM389_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM389_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM389_HELP,

(L2C_VRT_MEM390),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM390_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM390_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM390_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM390_HELP,

(L2C_VRT_MEM391),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM391_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM391_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM391_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM391_HELP,

(L2C_VRT_MEM392),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM392_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM392_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM392_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM392_HELP,

(L2C_VRT_MEM393),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM393_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM393_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM393_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM393_HELP,

(L2C_VRT_MEM394),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM394_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM394_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM394_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM394_HELP,

(L2C_VRT_MEM395),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM395_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM395_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM395_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM395_HELP,

(L2C_VRT_MEM396),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM396_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM396_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM396_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM396_HELP,

(L2C_VRT_MEM397),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM397_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM397_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM397_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM397_HELP,

(L2C_VRT_MEM398),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM398_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM398_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM398_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM398_HELP,

(L2C_VRT_MEM399),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM399_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM399_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM399_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM399_HELP,

(L2C_VRT_MEM400),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM400_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM400_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM400_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM400_HELP,

(L2C_VRT_MEM401),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM401_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM401_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM401_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM401_HELP,

(L2C_VRT_MEM402),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM402_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM402_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM402_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM402_HELP,

(L2C_VRT_MEM403),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM403_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM403_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM403_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM403_HELP,

(L2C_VRT_MEM404),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM404_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM404_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM404_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM404_HELP,

(L2C_VRT_MEM405),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM405_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM405_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM405_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM405_HELP,

(L2C_VRT_MEM406),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM406_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM406_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM406_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM406_HELP,

(L2C_VRT_MEM407),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM407_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM407_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM407_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM407_HELP,

(L2C_VRT_MEM408),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM408_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM408_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM408_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM408_HELP,

(L2C_VRT_MEM409),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM409_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM409_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM409_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM409_HELP,

(L2C_VRT_MEM410),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM410_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM410_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM410_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM410_HELP,

(L2C_VRT_MEM411),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM411_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM411_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM411_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM411_HELP,

(L2C_VRT_MEM412),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM412_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM412_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM412_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM412_HELP,

(L2C_VRT_MEM413),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM413_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM413_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM413_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM413_HELP,

(L2C_VRT_MEM414),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM414_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM414_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM414_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM414_HELP,

(L2C_VRT_MEM415),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM415_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM415_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM415_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM415_HELP,

(L2C_VRT_MEM416),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM416_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM416_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM416_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM416_HELP,

(L2C_VRT_MEM417),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM417_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM417_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM417_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM417_HELP,

(L2C_VRT_MEM418),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM418_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM418_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM418_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM418_HELP,

(L2C_VRT_MEM419),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM419_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM419_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM419_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM419_HELP,

(L2C_VRT_MEM420),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM420_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM420_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM420_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM420_HELP,

(L2C_VRT_MEM421),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM421_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM421_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM421_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM421_HELP,

(L2C_VRT_MEM422),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM422_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM422_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM422_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM422_HELP,

(L2C_VRT_MEM423),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM423_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM423_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM423_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM423_HELP,

(L2C_VRT_MEM424),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM424_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM424_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM424_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM424_HELP,

(L2C_VRT_MEM425),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM425_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM425_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM425_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM425_HELP,

(L2C_VRT_MEM426),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM426_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM426_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM426_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM426_HELP,

(L2C_VRT_MEM427),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM427_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM427_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM427_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM427_HELP,

(L2C_VRT_MEM428),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM428_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM428_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM428_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM428_HELP,

(L2C_VRT_MEM429),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM429_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM429_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM429_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM429_HELP,

(L2C_VRT_MEM430),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM430_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM430_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM430_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM430_HELP,

(L2C_VRT_MEM431),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM431_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM431_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM431_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM431_HELP,

(L2C_VRT_MEM432),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM432_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM432_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM432_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM432_HELP,

(L2C_VRT_MEM433),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM433_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM433_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM433_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM433_HELP,

(L2C_VRT_MEM434),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM434_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM434_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM434_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM434_HELP,

(L2C_VRT_MEM435),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM435_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM435_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM435_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM435_HELP,

(L2C_VRT_MEM436),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM436_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM436_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM436_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM436_HELP,

(L2C_VRT_MEM437),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM437_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM437_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM437_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM437_HELP,

(L2C_VRT_MEM438),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM438_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM438_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM438_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM438_HELP,

(L2C_VRT_MEM439),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM439_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM439_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM439_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM439_HELP,

(L2C_VRT_MEM440),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM440_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM440_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM440_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM440_HELP,

(L2C_VRT_MEM441),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM441_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM441_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM441_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM441_HELP,

(L2C_VRT_MEM442),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM442_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM442_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM442_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM442_HELP,

(L2C_VRT_MEM443),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM443_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM443_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM443_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM443_HELP,

(L2C_VRT_MEM444),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM444_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM444_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM444_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM444_HELP,

(L2C_VRT_MEM445),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM445_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM445_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM445_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM445_HELP,

(L2C_VRT_MEM446),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM446_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM446_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM446_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM446_HELP,

(L2C_VRT_MEM447),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM447_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM447_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM447_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM447_HELP,

(L2C_VRT_MEM448),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM448_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM448_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM448_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM448_HELP,

(L2C_VRT_MEM449),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM449_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM449_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM449_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM449_HELP,

(L2C_VRT_MEM450),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM450_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM450_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM450_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM450_HELP,

(L2C_VRT_MEM451),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM451_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM451_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM451_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM451_HELP,

(L2C_VRT_MEM452),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM452_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM452_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM452_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM452_HELP,

(L2C_VRT_MEM453),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM453_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM453_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM453_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM453_HELP,

(L2C_VRT_MEM454),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM454_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM454_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM454_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM454_HELP,

(L2C_VRT_MEM455),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM455_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM455_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM455_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM455_HELP,

(L2C_VRT_MEM456),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM456_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM456_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM456_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM456_HELP,

(L2C_VRT_MEM457),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM457_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM457_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM457_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM457_HELP,

(L2C_VRT_MEM458),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM458_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM458_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM458_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM458_HELP,

(L2C_VRT_MEM459),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM459_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM459_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM459_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM459_HELP,

(L2C_VRT_MEM460),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM460_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM460_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM460_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM460_HELP,

(L2C_VRT_MEM461),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM461_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM461_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM461_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM461_HELP,

(L2C_VRT_MEM462),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM462_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM462_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM462_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM462_HELP,

(L2C_VRT_MEM463),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM463_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM463_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM463_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM463_HELP,

(L2C_VRT_MEM464),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM464_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM464_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM464_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM464_HELP,

(L2C_VRT_MEM465),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM465_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM465_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM465_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM465_HELP,

(L2C_VRT_MEM466),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM466_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM466_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM466_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM466_HELP,

(L2C_VRT_MEM467),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM467_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM467_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM467_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM467_HELP,

(L2C_VRT_MEM468),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM468_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM468_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM468_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM468_HELP,

(L2C_VRT_MEM469),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM469_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM469_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM469_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM469_HELP,

(L2C_VRT_MEM470),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM470_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM470_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM470_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM470_HELP,

(L2C_VRT_MEM471),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM471_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM471_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM471_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM471_HELP,

(L2C_VRT_MEM472),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM472_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM472_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM472_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM472_HELP,

(L2C_VRT_MEM473),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM473_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM473_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM473_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM473_HELP,

(L2C_VRT_MEM474),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM474_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM474_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM474_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM474_HELP,

(L2C_VRT_MEM475),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM475_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM475_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM475_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM475_HELP,

(L2C_VRT_MEM476),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM476_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM476_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM476_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM476_HELP,

(L2C_VRT_MEM477),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM477_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM477_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM477_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM477_HELP,

(L2C_VRT_MEM478),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM478_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM478_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM478_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM478_HELP,

(L2C_VRT_MEM479),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM479_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM479_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM479_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM479_HELP,

(L2C_VRT_MEM480),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM480_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM480_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM480_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM480_HELP,

(L2C_VRT_MEM481),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM481_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM481_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM481_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM481_HELP,

(L2C_VRT_MEM482),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM482_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM482_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM482_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM482_HELP,

(L2C_VRT_MEM483),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM483_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM483_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM483_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM483_HELP,

(L2C_VRT_MEM484),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM484_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM484_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM484_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM484_HELP,

(L2C_VRT_MEM485),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM485_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM485_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM485_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM485_HELP,

(L2C_VRT_MEM486),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM486_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM486_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM486_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM486_HELP,

(L2C_VRT_MEM487),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM487_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM487_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM487_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM487_HELP,

(L2C_VRT_MEM488),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM488_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM488_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM488_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM488_HELP,

(L2C_VRT_MEM489),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM489_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM489_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM489_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM489_HELP,

(L2C_VRT_MEM490),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM490_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM490_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM490_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM490_HELP,

(L2C_VRT_MEM491),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM491_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM491_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM491_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM491_HELP,

(L2C_VRT_MEM492),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM492_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM492_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM492_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM492_HELP,

(L2C_VRT_MEM493),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM493_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM493_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM493_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM493_HELP,

(L2C_VRT_MEM494),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM494_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM494_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM494_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM494_HELP,

(L2C_VRT_MEM495),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM495_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM495_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM495_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM495_HELP,

(L2C_VRT_MEM496),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM496_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM496_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM496_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM496_HELP,

(L2C_VRT_MEM497),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM497_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM497_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM497_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM497_HELP,

(L2C_VRT_MEM498),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM498_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM498_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM498_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM498_HELP,

(L2C_VRT_MEM499),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM499_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM499_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM499_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM499_HELP,

(L2C_VRT_MEM500),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM500_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM500_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM500_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM500_HELP,

(L2C_VRT_MEM501),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM501_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM501_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM501_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM501_HELP,

(L2C_VRT_MEM502),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM502_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM502_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM502_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM502_HELP,

(L2C_VRT_MEM503),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM503_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM503_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM503_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM503_HELP,

(L2C_VRT_MEM504),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM504_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM504_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM504_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM504_HELP,

(L2C_VRT_MEM505),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM505_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM505_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM505_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM505_HELP,

(L2C_VRT_MEM506),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM506_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM506_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM506_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM506_HELP,

(L2C_VRT_MEM507),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM507_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM507_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM507_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM507_HELP,

(L2C_VRT_MEM508),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM508_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM508_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM508_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM508_HELP,

(L2C_VRT_MEM509),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM509_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM509_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM509_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM509_HELP,

(L2C_VRT_MEM510),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM510_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM510_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM510_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM510_HELP,

(L2C_VRT_MEM511),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM511_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM511_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM511_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM511_HELP,

(L2C_VRT_MEM512),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM512_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM512_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM512_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM512_HELP,

(L2C_VRT_MEM513),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM513_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM513_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM513_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM513_HELP,

(L2C_VRT_MEM514),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM514_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM514_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM514_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM514_HELP,

(L2C_VRT_MEM515),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM515_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM515_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM515_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM515_HELP,

(L2C_VRT_MEM516),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM516_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM516_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM516_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM516_HELP,

(L2C_VRT_MEM517),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM517_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM517_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM517_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM517_HELP,

(L2C_VRT_MEM518),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM518_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM518_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM518_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM518_HELP,

(L2C_VRT_MEM519),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM519_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM519_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM519_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM519_HELP,

(L2C_VRT_MEM520),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM520_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM520_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM520_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM520_HELP,

(L2C_VRT_MEM521),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM521_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM521_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM521_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM521_HELP,

(L2C_VRT_MEM522),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM522_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM522_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM522_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM522_HELP,

(L2C_VRT_MEM523),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM523_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM523_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM523_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM523_HELP,

(L2C_VRT_MEM524),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM524_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM524_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM524_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM524_HELP,

(L2C_VRT_MEM525),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM525_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM525_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM525_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM525_HELP,

(L2C_VRT_MEM526),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM526_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM526_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM526_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM526_HELP,

(L2C_VRT_MEM527),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM527_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM527_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM527_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM527_HELP,

(L2C_VRT_MEM528),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM528_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM528_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM528_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM528_HELP,

(L2C_VRT_MEM529),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM529_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM529_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM529_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM529_HELP,

(L2C_VRT_MEM530),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM530_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM530_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM530_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM530_HELP,

(L2C_VRT_MEM531),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM531_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM531_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM531_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM531_HELP,

(L2C_VRT_MEM532),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM532_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM532_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM532_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM532_HELP,

(L2C_VRT_MEM533),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM533_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM533_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM533_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM533_HELP,

(L2C_VRT_MEM534),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM534_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM534_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM534_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM534_HELP,

(L2C_VRT_MEM535),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM535_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM535_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM535_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM535_HELP,

(L2C_VRT_MEM536),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM536_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM536_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM536_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM536_HELP,

(L2C_VRT_MEM537),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM537_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM537_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM537_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM537_HELP,

(L2C_VRT_MEM538),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM538_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM538_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM538_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM538_HELP,

(L2C_VRT_MEM539),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM539_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM539_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM539_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM539_HELP,

(L2C_VRT_MEM540),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM540_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM540_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM540_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM540_HELP,

(L2C_VRT_MEM541),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM541_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM541_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM541_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM541_HELP,

(L2C_VRT_MEM542),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM542_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM542_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM542_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM542_HELP,

(L2C_VRT_MEM543),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM543_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM543_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM543_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM543_HELP,

(L2C_VRT_MEM544),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM544_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM544_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM544_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM544_HELP,

(L2C_VRT_MEM545),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM545_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM545_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM545_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM545_HELP,

(L2C_VRT_MEM546),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM546_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM546_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM546_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM546_HELP,

(L2C_VRT_MEM547),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM547_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM547_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM547_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM547_HELP,

(L2C_VRT_MEM548),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM548_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM548_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM548_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM548_HELP,

(L2C_VRT_MEM549),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM549_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM549_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM549_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM549_HELP,

(L2C_VRT_MEM550),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM550_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM550_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM550_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM550_HELP,

(L2C_VRT_MEM551),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM551_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM551_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM551_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM551_HELP,

(L2C_VRT_MEM552),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM552_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM552_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM552_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM552_HELP,

(L2C_VRT_MEM553),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM553_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM553_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM553_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM553_HELP,

(L2C_VRT_MEM554),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM554_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM554_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM554_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM554_HELP,

(L2C_VRT_MEM555),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM555_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM555_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM555_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM555_HELP,

(L2C_VRT_MEM556),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM556_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM556_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM556_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM556_HELP,

(L2C_VRT_MEM557),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM557_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM557_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM557_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM557_HELP,

(L2C_VRT_MEM558),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM558_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM558_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM558_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM558_HELP,

(L2C_VRT_MEM559),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM559_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM559_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM559_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM559_HELP,

(L2C_VRT_MEM560),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM560_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM560_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM560_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM560_HELP,

(L2C_VRT_MEM561),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM561_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM561_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM561_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM561_HELP,

(L2C_VRT_MEM562),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM562_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM562_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM562_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM562_HELP,

(L2C_VRT_MEM563),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM563_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM563_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM563_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM563_HELP,

(L2C_VRT_MEM564),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM564_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM564_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM564_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM564_HELP,

(L2C_VRT_MEM565),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM565_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM565_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM565_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM565_HELP,

(L2C_VRT_MEM566),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM566_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM566_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM566_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM566_HELP,

(L2C_VRT_MEM567),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM567_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM567_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM567_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM567_HELP,

(L2C_VRT_MEM568),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM568_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM568_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM568_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM568_HELP,

(L2C_VRT_MEM569),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM569_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM569_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM569_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM569_HELP,

(L2C_VRT_MEM570),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM570_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM570_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM570_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM570_HELP,

(L2C_VRT_MEM571),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM571_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM571_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM571_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM571_HELP,

(L2C_VRT_MEM572),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM572_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM572_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM572_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM572_HELP,

(L2C_VRT_MEM573),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM573_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM573_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM573_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM573_HELP,

(L2C_VRT_MEM574),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM574_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM574_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM574_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM574_HELP,

(L2C_VRT_MEM575),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM575_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM575_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM575_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM575_HELP,

(L2C_VRT_MEM576),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM576_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM576_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM576_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM576_HELP,

(L2C_VRT_MEM577),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM577_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM577_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM577_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM577_HELP,

(L2C_VRT_MEM578),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM578_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM578_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM578_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM578_HELP,

(L2C_VRT_MEM579),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM579_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM579_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM579_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM579_HELP,

(L2C_VRT_MEM580),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM580_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM580_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM580_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM580_HELP,

(L2C_VRT_MEM581),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM581_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM581_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM581_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM581_HELP,

(L2C_VRT_MEM582),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM582_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM582_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM582_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM582_HELP,

(L2C_VRT_MEM583),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM583_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM583_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM583_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM583_HELP,

(L2C_VRT_MEM584),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM584_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM584_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM584_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM584_HELP,

(L2C_VRT_MEM585),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM585_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM585_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM585_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM585_HELP,

(L2C_VRT_MEM586),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM586_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM586_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM586_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM586_HELP,

(L2C_VRT_MEM587),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM587_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM587_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM587_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM587_HELP,

(L2C_VRT_MEM588),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM588_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM588_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM588_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM588_HELP,

(L2C_VRT_MEM589),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM589_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM589_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM589_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM589_HELP,

(L2C_VRT_MEM590),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM590_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM590_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM590_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM590_HELP,

(L2C_VRT_MEM591),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM591_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM591_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM591_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM591_HELP,

(L2C_VRT_MEM592),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM592_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM592_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM592_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM592_HELP,

(L2C_VRT_MEM593),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM593_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM593_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM593_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM593_HELP,

(L2C_VRT_MEM594),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM594_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM594_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM594_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM594_HELP,

(L2C_VRT_MEM595),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM595_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM595_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM595_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM595_HELP,

(L2C_VRT_MEM596),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM596_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM596_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM596_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM596_HELP,

(L2C_VRT_MEM597),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM597_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM597_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM597_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM597_HELP,

(L2C_VRT_MEM598),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM598_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM598_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM598_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM598_HELP,

(L2C_VRT_MEM599),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM599_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM599_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM599_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM599_HELP,

(L2C_VRT_MEM600),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM600_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM600_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM600_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM600_HELP,

(L2C_VRT_MEM601),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM601_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM601_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM601_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM601_HELP,

(L2C_VRT_MEM602),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM602_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM602_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM602_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM602_HELP,

(L2C_VRT_MEM603),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM603_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM603_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM603_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM603_HELP,

(L2C_VRT_MEM604),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM604_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM604_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM604_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM604_HELP,

(L2C_VRT_MEM605),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM605_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM605_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM605_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM605_HELP,

(L2C_VRT_MEM606),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM606_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM606_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM606_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM606_HELP,

(L2C_VRT_MEM607),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM607_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM607_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM607_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM607_HELP,

(L2C_VRT_MEM608),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM608_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM608_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM608_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM608_HELP,

(L2C_VRT_MEM609),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM609_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM609_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM609_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM609_HELP,

(L2C_VRT_MEM610),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM610_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM610_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM610_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM610_HELP,

(L2C_VRT_MEM611),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM611_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM611_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM611_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM611_HELP,

(L2C_VRT_MEM612),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM612_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM612_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM612_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM612_HELP,

(L2C_VRT_MEM613),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM613_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM613_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM613_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM613_HELP,

(L2C_VRT_MEM614),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM614_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM614_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM614_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM614_HELP,

(L2C_VRT_MEM615),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM615_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM615_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM615_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM615_HELP,

(L2C_VRT_MEM616),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM616_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM616_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM616_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM616_HELP,

(L2C_VRT_MEM617),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM617_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM617_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM617_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM617_HELP,

(L2C_VRT_MEM618),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM618_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM618_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM618_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM618_HELP,

(L2C_VRT_MEM619),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM619_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM619_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM619_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM619_HELP,

(L2C_VRT_MEM620),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM620_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM620_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM620_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM620_HELP,

(L2C_VRT_MEM621),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM621_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM621_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM621_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM621_HELP,

(L2C_VRT_MEM622),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM622_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM622_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM622_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM622_HELP,

(L2C_VRT_MEM623),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM623_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM623_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM623_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM623_HELP,

(L2C_VRT_MEM624),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM624_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM624_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM624_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM624_HELP,

(L2C_VRT_MEM625),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM625_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM625_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM625_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM625_HELP,

(L2C_VRT_MEM626),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM626_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM626_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM626_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM626_HELP,

(L2C_VRT_MEM627),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM627_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM627_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM627_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM627_HELP,

(L2C_VRT_MEM628),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM628_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM628_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM628_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM628_HELP,

(L2C_VRT_MEM629),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM629_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM629_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM629_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM629_HELP,

(L2C_VRT_MEM630),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM630_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM630_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM630_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM630_HELP,

(L2C_VRT_MEM631),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM631_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM631_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM631_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM631_HELP,

(L2C_VRT_MEM632),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM632_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM632_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM632_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM632_HELP,

(L2C_VRT_MEM633),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM633_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM633_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM633_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM633_HELP,

(L2C_VRT_MEM634),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM634_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM634_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM634_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM634_HELP,

(L2C_VRT_MEM635),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM635_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM635_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM635_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM635_HELP,

(L2C_VRT_MEM636),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM636_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM636_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM636_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM636_HELP,

(L2C_VRT_MEM637),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM637_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM637_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM637_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM637_HELP,

(L2C_VRT_MEM638),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM638_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM638_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM638_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM638_HELP,

(L2C_VRT_MEM639),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM639_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM639_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM639_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM639_HELP,

(L2C_VRT_MEM640),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM640_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM640_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM640_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM640_HELP,

(L2C_VRT_MEM641),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM641_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM641_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM641_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM641_HELP,

(L2C_VRT_MEM642),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM642_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM642_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM642_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM642_HELP,

(L2C_VRT_MEM643),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM643_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM643_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM643_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM643_HELP,

(L2C_VRT_MEM644),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM644_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM644_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM644_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM644_HELP,

(L2C_VRT_MEM645),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM645_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM645_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM645_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM645_HELP,

(L2C_VRT_MEM646),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM646_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM646_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM646_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM646_HELP,

(L2C_VRT_MEM647),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM647_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM647_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM647_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM647_HELP,

(L2C_VRT_MEM648),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM648_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM648_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM648_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM648_HELP,

(L2C_VRT_MEM649),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM649_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM649_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM649_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM649_HELP,

(L2C_VRT_MEM650),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM650_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM650_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM650_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM650_HELP,

(L2C_VRT_MEM651),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM651_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM651_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM651_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM651_HELP,

(L2C_VRT_MEM652),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM652_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM652_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM652_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM652_HELP,

(L2C_VRT_MEM653),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM653_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM653_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM653_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM653_HELP,

(L2C_VRT_MEM654),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM654_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM654_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM654_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM654_HELP,

(L2C_VRT_MEM655),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM655_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM655_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM655_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM655_HELP,

(L2C_VRT_MEM656),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM656_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM656_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM656_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM656_HELP,

(L2C_VRT_MEM657),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM657_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM657_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM657_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM657_HELP,

(L2C_VRT_MEM658),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM658_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM658_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM658_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM658_HELP,

(L2C_VRT_MEM659),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM659_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM659_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM659_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM659_HELP,

(L2C_VRT_MEM660),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM660_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM660_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM660_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM660_HELP,

(L2C_VRT_MEM661),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM661_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM661_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM661_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM661_HELP,

(L2C_VRT_MEM662),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM662_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM662_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM662_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM662_HELP,

(L2C_VRT_MEM663),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM663_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM663_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM663_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM663_HELP,

(L2C_VRT_MEM664),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM664_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM664_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM664_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM664_HELP,

(L2C_VRT_MEM665),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM665_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM665_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM665_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM665_HELP,

(L2C_VRT_MEM666),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM666_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM666_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM666_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM666_HELP,

(L2C_VRT_MEM667),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM667_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM667_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM667_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM667_HELP,

(L2C_VRT_MEM668),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM668_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM668_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM668_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM668_HELP,

(L2C_VRT_MEM669),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM669_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM669_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM669_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM669_HELP,

(L2C_VRT_MEM670),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM670_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM670_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM670_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM670_HELP,

(L2C_VRT_MEM671),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM671_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM671_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM671_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM671_HELP,

(L2C_VRT_MEM672),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM672_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM672_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM672_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM672_HELP,

(L2C_VRT_MEM673),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM673_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM673_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM673_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM673_HELP,

(L2C_VRT_MEM674),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM674_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM674_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM674_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM674_HELP,

(L2C_VRT_MEM675),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM675_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM675_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM675_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM675_HELP,

(L2C_VRT_MEM676),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM676_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM676_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM676_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM676_HELP,

(L2C_VRT_MEM677),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM677_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM677_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM677_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM677_HELP,

(L2C_VRT_MEM678),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM678_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM678_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM678_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM678_HELP,

(L2C_VRT_MEM679),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM679_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM679_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM679_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM679_HELP,

(L2C_VRT_MEM680),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM680_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM680_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM680_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM680_HELP,

(L2C_VRT_MEM681),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM681_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM681_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM681_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM681_HELP,

(L2C_VRT_MEM682),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM682_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM682_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM682_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM682_HELP,

(L2C_VRT_MEM683),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM683_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM683_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM683_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM683_HELP,

(L2C_VRT_MEM684),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM684_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM684_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM684_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM684_HELP,

(L2C_VRT_MEM685),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM685_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM685_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM685_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM685_HELP,

(L2C_VRT_MEM686),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM686_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM686_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM686_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM686_HELP,

(L2C_VRT_MEM687),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM687_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM687_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM687_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM687_HELP,

(L2C_VRT_MEM688),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM688_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM688_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM688_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM688_HELP,

(L2C_VRT_MEM689),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM689_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM689_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM689_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM689_HELP,

(L2C_VRT_MEM690),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM690_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM690_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM690_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM690_HELP,

(L2C_VRT_MEM691),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM691_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM691_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM691_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM691_HELP,

(L2C_VRT_MEM692),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM692_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM692_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM692_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM692_HELP,

(L2C_VRT_MEM693),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM693_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM693_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM693_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM693_HELP,

(L2C_VRT_MEM694),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM694_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM694_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM694_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM694_HELP,

(L2C_VRT_MEM695),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM695_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM695_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM695_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM695_HELP,

(L2C_VRT_MEM696),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM696_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM696_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM696_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM696_HELP,

(L2C_VRT_MEM697),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM697_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM697_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM697_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM697_HELP,

(L2C_VRT_MEM698),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM698_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM698_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM698_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM698_HELP,

(L2C_VRT_MEM699),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM699_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM699_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM699_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM699_HELP,

(L2C_VRT_MEM700),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM700_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM700_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM700_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM700_HELP,

(L2C_VRT_MEM701),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM701_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM701_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM701_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM701_HELP,

(L2C_VRT_MEM702),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM702_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM702_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM702_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM702_HELP,

(L2C_VRT_MEM703),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM703_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM703_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM703_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM703_HELP,

(L2C_VRT_MEM704),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM704_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM704_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM704_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM704_HELP,

(L2C_VRT_MEM705),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM705_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM705_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM705_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM705_HELP,

(L2C_VRT_MEM706),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM706_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM706_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM706_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM706_HELP,

(L2C_VRT_MEM707),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM707_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM707_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM707_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM707_HELP,

(L2C_VRT_MEM708),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM708_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM708_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM708_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM708_HELP,

(L2C_VRT_MEM709),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM709_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM709_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM709_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM709_HELP,

(L2C_VRT_MEM710),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM710_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM710_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM710_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM710_HELP,

(L2C_VRT_MEM711),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM711_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM711_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM711_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM711_HELP,

(L2C_VRT_MEM712),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM712_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM712_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM712_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM712_HELP,

(L2C_VRT_MEM713),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM713_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM713_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM713_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM713_HELP,

(L2C_VRT_MEM714),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM714_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM714_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM714_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM714_HELP,

(L2C_VRT_MEM715),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM715_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM715_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM715_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM715_HELP,

(L2C_VRT_MEM716),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM716_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM716_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM716_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM716_HELP,

(L2C_VRT_MEM717),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM717_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM717_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM717_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM717_HELP,

(L2C_VRT_MEM718),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM718_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM718_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM718_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM718_HELP,

(L2C_VRT_MEM719),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM719_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM719_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM719_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM719_HELP,

(L2C_VRT_MEM720),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM720_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM720_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM720_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM720_HELP,

(L2C_VRT_MEM721),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM721_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM721_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM721_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM721_HELP,

(L2C_VRT_MEM722),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM722_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM722_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM722_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM722_HELP,

(L2C_VRT_MEM723),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM723_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM723_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM723_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM723_HELP,

(L2C_VRT_MEM724),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM724_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM724_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM724_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM724_HELP,

(L2C_VRT_MEM725),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM725_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM725_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM725_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM725_HELP,

(L2C_VRT_MEM726),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM726_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM726_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM726_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM726_HELP,

(L2C_VRT_MEM727),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM727_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM727_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM727_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM727_HELP,

(L2C_VRT_MEM728),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM728_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM728_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM728_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM728_HELP,

(L2C_VRT_MEM729),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM729_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM729_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM729_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM729_HELP,

(L2C_VRT_MEM730),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM730_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM730_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM730_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM730_HELP,

(L2C_VRT_MEM731),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM731_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM731_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM731_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM731_HELP,

(L2C_VRT_MEM732),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM732_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM732_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM732_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM732_HELP,

(L2C_VRT_MEM733),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM733_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM733_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM733_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM733_HELP,

(L2C_VRT_MEM734),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM734_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM734_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM734_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM734_HELP,

(L2C_VRT_MEM735),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM735_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM735_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM735_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM735_HELP,

(L2C_VRT_MEM736),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM736_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM736_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM736_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM736_HELP,

(L2C_VRT_MEM737),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM737_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM737_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM737_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM737_HELP,

(L2C_VRT_MEM738),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM738_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM738_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM738_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM738_HELP,

(L2C_VRT_MEM739),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM739_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM739_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM739_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM739_HELP,

(L2C_VRT_MEM740),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM740_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM740_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM740_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM740_HELP,

(L2C_VRT_MEM741),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM741_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM741_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM741_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM741_HELP,

(L2C_VRT_MEM742),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM742_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM742_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM742_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM742_HELP,

(L2C_VRT_MEM743),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM743_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM743_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM743_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM743_HELP,

(L2C_VRT_MEM744),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM744_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM744_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM744_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM744_HELP,

(L2C_VRT_MEM745),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM745_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM745_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM745_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM745_HELP,

(L2C_VRT_MEM746),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM746_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM746_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM746_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM746_HELP,

(L2C_VRT_MEM747),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM747_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM747_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM747_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM747_HELP,

(L2C_VRT_MEM748),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM748_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM748_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM748_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM748_HELP,

(L2C_VRT_MEM749),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM749_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM749_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM749_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM749_HELP,

(L2C_VRT_MEM750),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM750_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM750_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM750_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM750_HELP,

(L2C_VRT_MEM751),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM751_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM751_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM751_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM751_HELP,

(L2C_VRT_MEM752),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM752_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM752_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM752_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM752_HELP,

(L2C_VRT_MEM753),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM753_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM753_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM753_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM753_HELP,

(L2C_VRT_MEM754),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM754_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM754_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM754_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM754_HELP,

(L2C_VRT_MEM755),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM755_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM755_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM755_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM755_HELP,

(L2C_VRT_MEM756),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM756_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM756_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM756_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM756_HELP,

(L2C_VRT_MEM757),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM757_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM757_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM757_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM757_HELP,

(L2C_VRT_MEM758),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM758_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM758_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM758_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM758_HELP,

(L2C_VRT_MEM759),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM759_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM759_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM759_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM759_HELP,

(L2C_VRT_MEM760),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM760_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM760_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM760_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM760_HELP,

(L2C_VRT_MEM761),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM761_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM761_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM761_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM761_HELP,

(L2C_VRT_MEM762),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM762_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM762_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM762_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM762_HELP,

(L2C_VRT_MEM763),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM763_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM763_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM763_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM763_HELP,

(L2C_VRT_MEM764),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM764_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM764_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM764_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM764_HELP,

(L2C_VRT_MEM765),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM765_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM765_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM765_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM765_HELP,

(L2C_VRT_MEM766),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM766_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM766_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM766_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM766_HELP,

(L2C_VRT_MEM767),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM767_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM767_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM767_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM767_HELP,

(L2C_VRT_MEM768),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM768_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM768_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM768_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM768_HELP,

(L2C_VRT_MEM769),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM769_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM769_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM769_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM769_HELP,

(L2C_VRT_MEM770),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM770_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM770_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM770_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM770_HELP,

(L2C_VRT_MEM771),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM771_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM771_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM771_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM771_HELP,

(L2C_VRT_MEM772),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM772_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM772_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM772_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM772_HELP,

(L2C_VRT_MEM773),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM773_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM773_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM773_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM773_HELP,

(L2C_VRT_MEM774),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM774_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM774_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM774_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM774_HELP,

(L2C_VRT_MEM775),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM775_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM775_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM775_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM775_HELP,

(L2C_VRT_MEM776),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM776_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM776_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM776_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM776_HELP,

(L2C_VRT_MEM777),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM777_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM777_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM777_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM777_HELP,

(L2C_VRT_MEM778),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM778_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM778_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM778_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM778_HELP,

(L2C_VRT_MEM779),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM779_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM779_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM779_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM779_HELP,

(L2C_VRT_MEM780),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM780_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM780_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM780_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM780_HELP,

(L2C_VRT_MEM781),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM781_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM781_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM781_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM781_HELP,

(L2C_VRT_MEM782),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM782_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM782_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM782_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM782_HELP,

(L2C_VRT_MEM783),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM783_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM783_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM783_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM783_HELP,

(L2C_VRT_MEM784),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM784_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM784_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM784_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM784_HELP,

(L2C_VRT_MEM785),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM785_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM785_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM785_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM785_HELP,

(L2C_VRT_MEM786),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM786_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM786_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM786_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM786_HELP,

(L2C_VRT_MEM787),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM787_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM787_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM787_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM787_HELP,

(L2C_VRT_MEM788),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM788_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM788_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM788_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM788_HELP,

(L2C_VRT_MEM789),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM789_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM789_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM789_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM789_HELP,

(L2C_VRT_MEM790),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM790_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM790_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM790_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM790_HELP,

(L2C_VRT_MEM791),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM791_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM791_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM791_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM791_HELP,

(L2C_VRT_MEM792),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM792_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM792_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM792_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM792_HELP,

(L2C_VRT_MEM793),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM793_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM793_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM793_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM793_HELP,

(L2C_VRT_MEM794),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM794_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM794_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM794_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM794_HELP,

(L2C_VRT_MEM795),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM795_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM795_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM795_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM795_HELP,

(L2C_VRT_MEM796),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM796_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM796_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM796_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM796_HELP,

(L2C_VRT_MEM797),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM797_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM797_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM797_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM797_HELP,

(L2C_VRT_MEM798),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM798_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM798_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM798_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM798_HELP,

(L2C_VRT_MEM799),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM799_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM799_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM799_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM799_HELP,

(L2C_VRT_MEM800),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM800_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM800_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM800_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM800_HELP,

(L2C_VRT_MEM801),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM801_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM801_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM801_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM801_HELP,

(L2C_VRT_MEM802),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM802_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM802_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM802_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM802_HELP,

(L2C_VRT_MEM803),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM803_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM803_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM803_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM803_HELP,

(L2C_VRT_MEM804),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM804_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM804_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM804_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM804_HELP,

(L2C_VRT_MEM805),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM805_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM805_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM805_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM805_HELP,

(L2C_VRT_MEM806),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM806_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM806_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM806_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM806_HELP,

(L2C_VRT_MEM807),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM807_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM807_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM807_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM807_HELP,

(L2C_VRT_MEM808),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM808_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM808_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM808_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM808_HELP,

(L2C_VRT_MEM809),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM809_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM809_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM809_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM809_HELP,

(L2C_VRT_MEM810),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM810_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM810_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM810_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM810_HELP,

(L2C_VRT_MEM811),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM811_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM811_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM811_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM811_HELP,

(L2C_VRT_MEM812),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM812_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM812_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM812_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM812_HELP,

(L2C_VRT_MEM813),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM813_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM813_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM813_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM813_HELP,

(L2C_VRT_MEM814),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM814_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM814_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM814_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM814_HELP,

(L2C_VRT_MEM815),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM815_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM815_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM815_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM815_HELP,

(L2C_VRT_MEM816),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM816_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM816_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM816_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM816_HELP,

(L2C_VRT_MEM817),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM817_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM817_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM817_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM817_HELP,

(L2C_VRT_MEM818),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM818_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM818_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM818_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM818_HELP,

(L2C_VRT_MEM819),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM819_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM819_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM819_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM819_HELP,

(L2C_VRT_MEM820),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM820_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM820_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM820_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM820_HELP,

(L2C_VRT_MEM821),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM821_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM821_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM821_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM821_HELP,

(L2C_VRT_MEM822),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM822_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM822_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM822_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM822_HELP,

(L2C_VRT_MEM823),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM823_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM823_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM823_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM823_HELP,

(L2C_VRT_MEM824),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM824_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM824_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM824_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM824_HELP,

(L2C_VRT_MEM825),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM825_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM825_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM825_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM825_HELP,

(L2C_VRT_MEM826),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM826_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM826_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM826_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM826_HELP,

(L2C_VRT_MEM827),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM827_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM827_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM827_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM827_HELP,

(L2C_VRT_MEM828),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM828_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM828_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM828_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM828_HELP,

(L2C_VRT_MEM829),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM829_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM829_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM829_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM829_HELP,

(L2C_VRT_MEM830),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM830_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM830_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM830_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM830_HELP,

(L2C_VRT_MEM831),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM831_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM831_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM831_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM831_HELP,

(L2C_VRT_MEM832),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM832_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM832_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM832_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM832_HELP,

(L2C_VRT_MEM833),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM833_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM833_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM833_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM833_HELP,

(L2C_VRT_MEM834),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM834_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM834_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM834_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM834_HELP,

(L2C_VRT_MEM835),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM835_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM835_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM835_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM835_HELP,

(L2C_VRT_MEM836),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM836_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM836_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM836_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM836_HELP,

(L2C_VRT_MEM837),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM837_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM837_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM837_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM837_HELP,

(L2C_VRT_MEM838),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM838_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM838_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM838_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM838_HELP,

(L2C_VRT_MEM839),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM839_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM839_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM839_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM839_HELP,

(L2C_VRT_MEM840),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM840_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM840_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM840_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM840_HELP,

(L2C_VRT_MEM841),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM841_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM841_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM841_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM841_HELP,

(L2C_VRT_MEM842),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM842_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM842_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM842_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM842_HELP,

(L2C_VRT_MEM843),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM843_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM843_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM843_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM843_HELP,

(L2C_VRT_MEM844),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM844_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM844_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM844_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM844_HELP,

(L2C_VRT_MEM845),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM845_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM845_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM845_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM845_HELP,

(L2C_VRT_MEM846),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM846_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM846_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM846_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM846_HELP,

(L2C_VRT_MEM847),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM847_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM847_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM847_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM847_HELP,

(L2C_VRT_MEM848),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM848_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM848_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM848_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM848_HELP,

(L2C_VRT_MEM849),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM849_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM849_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM849_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM849_HELP,

(L2C_VRT_MEM850),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM850_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM850_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM850_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM850_HELP,

(L2C_VRT_MEM851),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM851_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM851_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM851_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM851_HELP,

(L2C_VRT_MEM852),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM852_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM852_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM852_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM852_HELP,

(L2C_VRT_MEM853),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM853_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM853_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM853_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM853_HELP,

(L2C_VRT_MEM854),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM854_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM854_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM854_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM854_HELP,

(L2C_VRT_MEM855),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM855_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM855_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM855_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM855_HELP,

(L2C_VRT_MEM856),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM856_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM856_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM856_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM856_HELP,

(L2C_VRT_MEM857),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM857_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM857_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM857_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM857_HELP,

(L2C_VRT_MEM858),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM858_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM858_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM858_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM858_HELP,

(L2C_VRT_MEM859),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM859_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM859_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM859_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM859_HELP,

(L2C_VRT_MEM860),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM860_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM860_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM860_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM860_HELP,

(L2C_VRT_MEM861),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM861_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM861_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM861_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM861_HELP,

(L2C_VRT_MEM862),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM862_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM862_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM862_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM862_HELP,

(L2C_VRT_MEM863),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM863_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM863_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM863_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM863_HELP,

(L2C_VRT_MEM864),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM864_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM864_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM864_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM864_HELP,

(L2C_VRT_MEM865),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM865_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM865_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM865_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM865_HELP,

(L2C_VRT_MEM866),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM866_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM866_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM866_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM866_HELP,

(L2C_VRT_MEM867),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM867_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM867_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM867_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM867_HELP,

(L2C_VRT_MEM868),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM868_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM868_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM868_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM868_HELP,

(L2C_VRT_MEM869),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM869_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM869_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM869_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM869_HELP,

(L2C_VRT_MEM870),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM870_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM870_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM870_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM870_HELP,

(L2C_VRT_MEM871),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM871_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM871_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM871_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM871_HELP,

(L2C_VRT_MEM872),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM872_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM872_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM872_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM872_HELP,

(L2C_VRT_MEM873),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM873_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM873_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM873_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM873_HELP,

(L2C_VRT_MEM874),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM874_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM874_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM874_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM874_HELP,

(L2C_VRT_MEM875),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM875_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM875_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM875_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM875_HELP,

(L2C_VRT_MEM876),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM876_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM876_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM876_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM876_HELP,

(L2C_VRT_MEM877),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM877_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM877_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM877_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM877_HELP,

(L2C_VRT_MEM878),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM878_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM878_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM878_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM878_HELP,

(L2C_VRT_MEM879),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM879_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM879_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM879_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM879_HELP,

(L2C_VRT_MEM880),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM880_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM880_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM880_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM880_HELP,

(L2C_VRT_MEM881),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM881_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM881_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM881_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM881_HELP,

(L2C_VRT_MEM882),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM882_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM882_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM882_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM882_HELP,

(L2C_VRT_MEM883),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM883_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM883_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM883_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM883_HELP,

(L2C_VRT_MEM884),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM884_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM884_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM884_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM884_HELP,

(L2C_VRT_MEM885),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM885_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM885_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM885_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM885_HELP,

(L2C_VRT_MEM886),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM886_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM886_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM886_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM886_HELP,

(L2C_VRT_MEM887),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM887_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM887_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM887_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM887_HELP,

(L2C_VRT_MEM888),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM888_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM888_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM888_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM888_HELP,

(L2C_VRT_MEM889),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM889_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM889_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM889_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM889_HELP,

(L2C_VRT_MEM890),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM890_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM890_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM890_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM890_HELP,

(L2C_VRT_MEM891),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM891_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM891_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM891_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM891_HELP,

(L2C_VRT_MEM892),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM892_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM892_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM892_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM892_HELP,

(L2C_VRT_MEM893),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM893_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM893_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM893_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM893_HELP,

(L2C_VRT_MEM894),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM894_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM894_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM894_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM894_HELP,

(L2C_VRT_MEM895),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM895_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM895_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM895_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM895_HELP,

(L2C_VRT_MEM896),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM896_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM896_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM896_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM896_HELP,

(L2C_VRT_MEM897),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM897_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM897_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM897_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM897_HELP,

(L2C_VRT_MEM898),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM898_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM898_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM898_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM898_HELP,

(L2C_VRT_MEM899),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM899_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM899_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM899_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM899_HELP,

(L2C_VRT_MEM900),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM900_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM900_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM900_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM900_HELP,

(L2C_VRT_MEM901),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM901_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM901_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM901_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM901_HELP,

(L2C_VRT_MEM902),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM902_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM902_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM902_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM902_HELP,

(L2C_VRT_MEM903),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM903_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM903_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM903_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM903_HELP,

(L2C_VRT_MEM904),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM904_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM904_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM904_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM904_HELP,

(L2C_VRT_MEM905),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM905_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM905_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM905_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM905_HELP,

(L2C_VRT_MEM906),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM906_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM906_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM906_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM906_HELP,

(L2C_VRT_MEM907),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM907_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM907_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM907_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM907_HELP,

(L2C_VRT_MEM908),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM908_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM908_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM908_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM908_HELP,

(L2C_VRT_MEM909),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM909_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM909_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM909_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM909_HELP,

(L2C_VRT_MEM910),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM910_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM910_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM910_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM910_HELP,

(L2C_VRT_MEM911),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM911_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM911_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM911_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM911_HELP,

(L2C_VRT_MEM912),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM912_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM912_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM912_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM912_HELP,

(L2C_VRT_MEM913),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM913_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM913_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM913_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM913_HELP,

(L2C_VRT_MEM914),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM914_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM914_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM914_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM914_HELP,

(L2C_VRT_MEM915),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM915_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM915_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM915_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM915_HELP,

(L2C_VRT_MEM916),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM916_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM916_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM916_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM916_HELP,

(L2C_VRT_MEM917),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM917_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM917_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM917_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM917_HELP,

(L2C_VRT_MEM918),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM918_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM918_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM918_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM918_HELP,

(L2C_VRT_MEM919),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM919_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM919_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM919_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM919_HELP,

(L2C_VRT_MEM920),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM920_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM920_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM920_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM920_HELP,

(L2C_VRT_MEM921),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM921_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM921_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM921_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM921_HELP,

(L2C_VRT_MEM922),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM922_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM922_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM922_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM922_HELP,

(L2C_VRT_MEM923),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM923_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM923_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM923_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM923_HELP,

(L2C_VRT_MEM924),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM924_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM924_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM924_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM924_HELP,

(L2C_VRT_MEM925),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM925_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM925_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM925_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM925_HELP,

(L2C_VRT_MEM926),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM926_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM926_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM926_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM926_HELP,

(L2C_VRT_MEM927),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM927_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM927_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM927_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM927_HELP,

(L2C_VRT_MEM928),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM928_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM928_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM928_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM928_HELP,

(L2C_VRT_MEM929),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM929_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM929_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM929_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM929_HELP,

(L2C_VRT_MEM930),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM930_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM930_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM930_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM930_HELP,

(L2C_VRT_MEM931),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM931_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM931_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM931_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM931_HELP,

(L2C_VRT_MEM932),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM932_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM932_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM932_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM932_HELP,

(L2C_VRT_MEM933),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM933_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM933_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM933_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM933_HELP,

(L2C_VRT_MEM934),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM934_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM934_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM934_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM934_HELP,

(L2C_VRT_MEM935),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM935_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM935_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM935_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM935_HELP,

(L2C_VRT_MEM936),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM936_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM936_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM936_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM936_HELP,

(L2C_VRT_MEM937),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM937_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM937_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM937_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM937_HELP,

(L2C_VRT_MEM938),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM938_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM938_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM938_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM938_HELP,

(L2C_VRT_MEM939),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM939_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM939_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM939_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM939_HELP,

(L2C_VRT_MEM940),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM940_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM940_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM940_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM940_HELP,

(L2C_VRT_MEM941),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM941_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM941_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM941_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM941_HELP,

(L2C_VRT_MEM942),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM942_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM942_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM942_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM942_HELP,

(L2C_VRT_MEM943),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM943_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM943_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM943_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM943_HELP,

(L2C_VRT_MEM944),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM944_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM944_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM944_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM944_HELP,

(L2C_VRT_MEM945),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM945_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM945_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM945_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM945_HELP,

(L2C_VRT_MEM946),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM946_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM946_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM946_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM946_HELP,

(L2C_VRT_MEM947),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM947_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM947_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM947_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM947_HELP,

(L2C_VRT_MEM948),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM948_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM948_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM948_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM948_HELP,

(L2C_VRT_MEM949),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM949_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM949_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM949_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM949_HELP,

(L2C_VRT_MEM950),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM950_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM950_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM950_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM950_HELP,

(L2C_VRT_MEM951),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM951_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM951_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM951_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM951_HELP,

(L2C_VRT_MEM952),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM952_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM952_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM952_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM952_HELP,

(L2C_VRT_MEM953),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM953_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM953_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM953_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM953_HELP,

(L2C_VRT_MEM954),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM954_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM954_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM954_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM954_HELP,

(L2C_VRT_MEM955),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM955_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM955_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM955_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM955_HELP,

(L2C_VRT_MEM956),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM956_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM956_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM956_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM956_HELP,

(L2C_VRT_MEM957),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM957_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM957_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM957_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM957_HELP,

(L2C_VRT_MEM958),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM958_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM958_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM958_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM958_HELP,

(L2C_VRT_MEM959),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM959_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM959_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM959_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM959_HELP,

(L2C_VRT_MEM960),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM960_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM960_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM960_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM960_HELP,

(L2C_VRT_MEM961),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM961_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM961_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM961_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM961_HELP,

(L2C_VRT_MEM962),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM962_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM962_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM962_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM962_HELP,

(L2C_VRT_MEM963),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM963_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM963_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM963_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM963_HELP,

(L2C_VRT_MEM964),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM964_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM964_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM964_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM964_HELP,

(L2C_VRT_MEM965),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM965_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM965_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM965_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM965_HELP,

(L2C_VRT_MEM966),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM966_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM966_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM966_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM966_HELP,

(L2C_VRT_MEM967),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM967_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM967_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM967_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM967_HELP,

(L2C_VRT_MEM968),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM968_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM968_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM968_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM968_HELP,

(L2C_VRT_MEM969),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM969_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM969_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM969_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM969_HELP,

(L2C_VRT_MEM970),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM970_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM970_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM970_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM970_HELP,

(L2C_VRT_MEM971),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM971_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM971_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM971_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM971_HELP,

(L2C_VRT_MEM972),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM972_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM972_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM972_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM972_HELP,

(L2C_VRT_MEM973),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM973_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM973_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM973_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM973_HELP,

(L2C_VRT_MEM974),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM974_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM974_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM974_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM974_HELP,

(L2C_VRT_MEM975),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM975_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM975_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM975_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM975_HELP,

(L2C_VRT_MEM976),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM976_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM976_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM976_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM976_HELP,

(L2C_VRT_MEM977),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM977_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM977_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM977_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM977_HELP,

(L2C_VRT_MEM978),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM978_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM978_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM978_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM978_HELP,

(L2C_VRT_MEM979),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM979_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM979_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM979_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM979_HELP,

(L2C_VRT_MEM980),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM980_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM980_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM980_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM980_HELP,

(L2C_VRT_MEM981),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM981_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM981_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM981_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM981_HELP,

(L2C_VRT_MEM982),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM982_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM982_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM982_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM982_HELP,

(L2C_VRT_MEM983),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM983_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM983_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM983_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM983_HELP,

(L2C_VRT_MEM984),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM984_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM984_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM984_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM984_HELP,

(L2C_VRT_MEM985),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM985_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM985_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM985_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM985_HELP,

(L2C_VRT_MEM986),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM986_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM986_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM986_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM986_HELP,

(L2C_VRT_MEM987),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM987_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM987_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM987_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM987_HELP,

(L2C_VRT_MEM988),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM988_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM988_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM988_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM988_HELP,

(L2C_VRT_MEM989),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM989_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM989_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM989_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM989_HELP,

(L2C_VRT_MEM990),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM990_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM990_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM990_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM990_HELP,

(L2C_VRT_MEM991),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM991_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM991_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM991_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM991_HELP,

(L2C_VRT_MEM992),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM992_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM992_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM992_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM992_HELP,

(L2C_VRT_MEM993),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM993_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM993_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM993_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM993_HELP,

(L2C_VRT_MEM994),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM994_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM994_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM994_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM994_HELP,

(L2C_VRT_MEM995),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM995_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM995_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM995_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM995_HELP,

(L2C_VRT_MEM996),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM996_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM996_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM996_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM996_HELP,

(L2C_VRT_MEM997),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM997_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM997_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM997_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM997_HELP,

(L2C_VRT_MEM998),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM998_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM998_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM998_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM998_HELP,

(L2C_VRT_MEM999),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM999_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM999_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM999_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM999_HELP,

(L2C_VRT_MEM1000),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1000_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1000_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1000_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1000_HELP,

(L2C_VRT_MEM1001),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1001_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1001_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1001_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1001_HELP,

(L2C_VRT_MEM1002),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1002_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1002_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1002_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1002_HELP,

(L2C_VRT_MEM1003),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1003_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1003_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1003_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1003_HELP,

(L2C_VRT_MEM1004),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1004_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1004_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1004_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1004_HELP,

(L2C_VRT_MEM1005),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1005_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1005_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1005_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1005_HELP,

(L2C_VRT_MEM1006),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1006_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1006_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1006_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1006_HELP,

(L2C_VRT_MEM1007),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1007_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1007_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1007_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1007_HELP,

(L2C_VRT_MEM1008),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1008_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1008_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1008_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1008_HELP,

(L2C_VRT_MEM1009),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1009_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1009_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1009_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1009_HELP,

(L2C_VRT_MEM1010),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1010_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1010_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1010_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1010_HELP,

(L2C_VRT_MEM1011),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1011_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1011_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1011_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1011_HELP,

(L2C_VRT_MEM1012),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1012_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1012_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1012_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1012_HELP,

(L2C_VRT_MEM1013),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1013_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1013_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1013_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1013_HELP,

(L2C_VRT_MEM1014),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1014_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1014_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1014_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1014_HELP,

(L2C_VRT_MEM1015),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1015_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1015_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1015_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1015_HELP,

(L2C_VRT_MEM1016),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1016_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1016_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1016_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1016_HELP,

(L2C_VRT_MEM1017),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1017_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1017_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1017_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1017_HELP,

(L2C_VRT_MEM1018),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1018_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1018_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1018_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1018_HELP,

(L2C_VRT_MEM1019),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1019_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1019_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1019_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1019_HELP,

(L2C_VRT_MEM1020),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1020_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1020_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1020_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1020_HELP,

(L2C_VRT_MEM1021),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1021_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1021_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1021_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1021_HELP,

(L2C_VRT_MEM1022),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1022_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1022_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1022_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1022_HELP,

(L2C_VRT_MEM1023),3,L2C Virtualization Memory,L2C,L2C_L2C_VRT_MEM1023_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_VRT_MEM1023_HELP,
T,PARITY-Parity to write into (or read from) the,29,4,Hex,1,L2C_L2C_VRT_MEM1023_HELP,
T,DATA-Data to write into (or read from) the,33,32,Hex,8,L2C_L2C_VRT_MEM1023_HELP,

(L2C_WPAR_IOB0),2,L2C IOB way partitioning,L2C,L2C_L2C_WPAR_IOB0_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_IOB0_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_IOB0_HELP,

(L2C_WPAR_PP0),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP0_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP0_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP0_HELP,

(L2C_WPAR_PP1),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP1_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP1_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP1_HELP,

(L2C_WPAR_PP2),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP2_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP2_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP2_HELP,

(L2C_WPAR_PP3),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP3_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP3_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP3_HELP,

(L2C_WPAR_PP4),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP4_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP4_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP4_HELP,

(L2C_WPAR_PP5),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP5_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP5_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP5_HELP,

(L2C_WPAR_PP6),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP6_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP6_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP6_HELP,

(L2C_WPAR_PP7),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP7_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP7_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP7_HELP,

(L2C_WPAR_PP8),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP8_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP8_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP8_HELP,

(L2C_WPAR_PP9),2,L2C PP way partitioning,L2C,L2C_L2C_WPAR_PP9_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_WPAR_PP9_HELP,
T,MASK-Way partitioning mask. (1 means do not use),49,16,Hex,4,L2C_L2C_WPAR_PP9_HELP,

(L2C_XMC0_PFC),1,L2C XMC Performance Counter(s),L2C,L2C_L2C_XMC0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_XMC0_PFC_HELP,

(L2C_XMC_CMD),4,L2C XMC command register,L2C,L2C_L2C_XMC_CMD_HELP
O,INUSE-Set to 1 by HW upon receiving a write cleared when,Enable,Disable,1,1,L2C_L2C_XMC_CMD_HELP,
T,CMD-Command to use for simulated XMC request,2,6,Hex,2,L2C_L2C_XMC_CMD_HELP,
T,Reserved-Reserved,8,19,Hex,5,L2C_L2C_XMC_CMD_HELP,
T,ADDR-Address to use for simulated XMC request (see Note 6),27,38,Hex,10,L2C_L2C_XMC_CMD_HELP,

(L2C_XMD0_PFC),1,L2C XMD Performance Counter(s),L2C,L2C_L2C_XMD0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_XMD0_PFC_HELP,

(LMC0_CHAR_CTL),7,LMC Characterization Control,LMC,LMC_LMC0_CHAR_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,LMC_LMC0_CHAR_CTL_HELP,
O,DR-Pattern at Data Rate (not Clock Rate),Enable,Disable,21,1,LMC_LMC0_CHAR_CTL_HELP,
O,SKEW_ON-Skew adjacent bits,Enable,Disable,22,1,LMC_LMC0_CHAR_CTL_HELP,
O,EN-Enable characterization,Enable,Disable,23,1,LMC_LMC0_CHAR_CTL_HELP,
O,SEL-Pattern select,Enable,Disable,24,1,LMC_LMC0_CHAR_CTL_HELP,
T,PROG-Programmable pattern,25,8,Hex,2,LMC_LMC0_CHAR_CTL_HELP,
T,PRBS-PRBS Polynomial,33,32,Hex,8,LMC_LMC0_CHAR_CTL_HELP,

(LMC0_CHAR_MASK0),1,LMC Characterization Mask0,LMC,LMC_LMC0_CHAR_MASK0_HELP
T,MASK-Mask for DQ0[63:0],1,64,Hex,16,LMC_LMC0_CHAR_MASK0_HELP,

(LMC0_CHAR_MASK1),2,LMC Characterization Mask1,LMC,LMC_LMC0_CHAR_MASK1_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_CHAR_MASK1_HELP,
T,MASK-Mask for DQ0[71:64],57,8,Hex,2,LMC_LMC0_CHAR_MASK1_HELP,

(LMC0_CHAR_MASK2),1,LMC Characterization Mask2,LMC,LMC_LMC0_CHAR_MASK2_HELP
T,MASK-Mask for DQ1[63:0],1,64,Hex,16,LMC_LMC0_CHAR_MASK2_HELP,

(LMC0_CHAR_MASK3),2,LMC Characterization Mask3,LMC,LMC_LMC0_CHAR_MASK3_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_CHAR_MASK3_HELP,
T,MASK-Mask for DQ1[71:64],57,8,Hex,2,LMC_LMC0_CHAR_MASK3_HELP,

(LMC0_CHAR_MASK4),12,LMC Characterization Mask4,LMC,LMC_LMC0_CHAR_MASK4_HELP
T,Reserved-Reserved,1,31,Hex,8,LMC_LMC0_CHAR_MASK4_HELP,
O,RESET_N_MASK-Mask for RESET_L,Enable,Disable,32,1,LMC_LMC0_CHAR_MASK4_HELP,
T,A_MASK-Mask for A[15:0],33,16,Hex,4,LMC_LMC0_CHAR_MASK4_HELP,
T,BA_MASK-Mask for BA[2:0],49,3,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
O,WE_N_MASK-Mask for WE_N,Enable,Disable,52,1,LMC_LMC0_CHAR_MASK4_HELP,
O,CAS_N_MASK-Mask for CAS_N,Enable,Disable,53,1,LMC_LMC0_CHAR_MASK4_HELP,
O,RAS_N_MASK-Mask for RAS_N,Enable,Disable,54,1,LMC_LMC0_CHAR_MASK4_HELP,
T,ODT1_MASK-Mask for ODT1,55,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,ODT0_MASK-Mask for ODT0,57,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,CS1_N_MASK-Mask for CS1_N,59,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,CS0_N_MASK-Mask for CS0_N,61,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,CKE_MASK-Mask for CKE*,63,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,

(LMC0_COMP_CTL2),11,LMC Compensation control,LMC,LMC_LMC0_COMP_CTL2_HELP
T,Reserved-Reserved,1,30,Hex,8,LMC_LMC0_COMP_CTL2_HELP,
T,DDR__PTUNE-DDR PCTL from compensation circuit,31,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,DDR__NTUNE-DDR NCTL from compensation circuit,35,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
O,M180-Cap impedance at 180 Ohm (instead of 240 Ohm),Enable,Disable,39,1,LMC_LMC0_COMP_CTL2_HELP,
O,BYP-Bypass mode,Enable,Disable,40,1,LMC_LMC0_COMP_CTL2_HELP,
T,PTUNE-PCTL impedance control in bypass mode,41,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,NTUNE-NCTL impedance control in bypass mode,45,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,RODT_CTL-NCTL RODT impedance control bits,49,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,CMD_CTL-Drive strength control for CMD/A/RESET_L/CKE* drivers,53,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,CK_CTL-Drive strength control for CK/CS*_L/ODT drivers,57,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,DQX_CTL-Drive strength control for DQ/DQS drivers,61,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,

(LMC0_CONFIG),22,LMC Configuration Register,LMC,LMC_LMC0_CONFIG_HELP
T,Reserved-Reserved,1,4,Hex,1,LMC_LMC0_CONFIG_HELP,
O,SCRZ-Hide LMC*_SCRAMBLE_CFG0 and LMC*_SCRAMBLE_CFG1 when set,Enable,Disable,5,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D1_R1-When set unload the PHY silo one cycle early for Rank 3,Enable,Disable,6,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D1_R0-When set unload the PHY silo one cycle early for Rank 2,Enable,Disable,7,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D0_R1-When set unload the PHY silo one cycle early for Rank 1,Enable,Disable,8,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D0_R0-When set unload the PHY silo one cycle early for Rank 0,Enable,Disable,9,1,LMC_LMC0_CONFIG_HELP,
T,INIT_STATUS-Indicates status of initialization,10,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,MIRRMASK-Mask determining which ranks are address=mirrored.,14,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,RANKMASK-Mask to select rank to be leveled/initialized.,18,4,Hex,1,LMC_LMC0_CONFIG_HELP,
O,RANK_ENA-RANK ena (for use with dual=rank DIMMs),Enable,Disable,22,1,LMC_LMC0_CONFIG_HELP,
O,SREF_WITH_DLL-Self=refresh entry/exit write MR1 and MR2,Enable,Disable,23,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_DQX-Send DQx signals one CK cycle earlier for the case when,Enable,Disable,24,1,LMC_LMC0_CONFIG_HELP,
T,SEQUENCE-Selects the sequence that LMC runs after a 0=>1,25,3,Hex,1,LMC_LMC0_CONFIG_HELP,
T,REF_ZQCS_INT-Refresh & ZQCS interval represented in \#of 512 CK cycle,28,19,Hex,5,LMC_LMC0_CONFIG_HELP,
O,RESET-Reset oneshot pulse for refresh counter,Enable,Disable,47,1,LMC_LMC0_CONFIG_HELP,
O,ECC_ADR-Include memory reference address in the ECC calculation,Enable,Disable,48,1,LMC_LMC0_CONFIG_HELP,
T,FORCEWRITE-Force the oldest outstanding write to complete after,49,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,IDLEPOWER-Enter precharge power=down mode after the memory,53,3,Hex,1,LMC_LMC0_CONFIG_HELP,
T,PBANK_LSB-DIMM address bit select,56,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,ROW_LSB-Row Address bit select,60,3,Hex,1,LMC_LMC0_CONFIG_HELP,
O,ECC_ENA-ECC Enable: When set will enable the 8b ECC,Enable,Disable,63,1,LMC_LMC0_CONFIG_HELP,
O,INIT_START-A 0=>1 transition starts the DDR memory sequence that is,Enable,Disable,64,1,LMC_LMC0_CONFIG_HELP,

(LMC0_CONTROL),21,LMC Control,LMC,LMC_LMC0_CONTROL_HELP
O,SCRAMBLE_ENA-When set will enable the scramble/descramble logic,Enable,Disable,1,1,LMC_LMC0_CONTROL_HELP,
T,Reserved-Reserved,2,39,Hex,10,LMC_LMC0_CONTROL_HELP,
O,RODT_BPRCH-When set the turn=off time for the ODT pin during a,Enable,Disable,41,1,LMC_LMC0_CONTROL_HELP,
O,WODT_BPRCH-When set the turn=off time for the ODT pin during a,Enable,Disable,42,1,LMC_LMC0_CONTROL_HELP,
T,BPRCH-Back Porch Enable: When set the turn=on time for,43,2,Hex,1,LMC_LMC0_CONTROL_HELP,
O,EXT_ZQCS_DIS-Disable (external) auto=zqcs calibration,Enable,Disable,45,1,LMC_LMC0_CONTROL_HELP,
O,INT_ZQCS_DIS-Disable (internal) auto=zqcs calibration,Enable,Disable,46,1,LMC_LMC0_CONTROL_HELP,
O,AUTO_DCLKDIS-When 1 LMC will automatically shut off its internal,Enable,Disable,47,1,LMC_LMC0_CONTROL_HELP,
O,XOR_BANK-If (XOR_BANK == 1) then,Enable,Disable,48,1,LMC_LMC0_CONTROL_HELP,
T,MAX_WRITE_BATCH-Maximum number of consecutive writes to service before,49,4,Hex,1,LMC_LMC0_CONTROL_HELP,
O,NXM_WRITE_EN-NXM Write mode,Enable,Disable,53,1,LMC_LMC0_CONTROL_HELP,
O,ELEV_PRIO_DIS-Disable elevate priority logic.,Enable,Disable,54,1,LMC_LMC0_CONTROL_HELP,
O,INORDER_WR-Send writes in order(regardless of priority),Enable,Disable,55,1,LMC_LMC0_CONTROL_HELP,
O,INORDER_RD-Send reads in order (regardless of priority),Enable,Disable,56,1,LMC_LMC0_CONTROL_HELP,
O,THROTTLE_WR-When set use at most one IFB for writes,Enable,Disable,57,1,LMC_LMC0_CONTROL_HELP,
O,THROTTLE_RD-When set use at most one IFB for reads,Enable,Disable,58,1,LMC_LMC0_CONTROL_HELP,
T,FPRCH2-Front Porch Enable: When set the turn=off,59,2,Hex,1,LMC_LMC0_CONTROL_HELP,
O,POCAS-Enable the Posted CAS feature of DDR3.,Enable,Disable,61,1,LMC_LMC0_CONTROL_HELP,
O,DDR2T-Turn on the DDR 2T mode. 2 CK cycle window for CMD and,Enable,Disable,62,1,LMC_LMC0_CONTROL_HELP,
O,BWCNT-Bus utilization counter Clear.,Enable,Disable,63,1,LMC_LMC0_CONTROL_HELP,
O,RDIMM_ENA-Registered DIMM Enable = When set allows the use,Enable,Disable,64,1,LMC_LMC0_CONTROL_HELP,

(LMC0_DCLK_CNT),1,Performance Counters,LMC,LMC_LMC0_DCLK_CNT_HELP
T,DCLKCNT-Performance Counter,1,64,Hex,16,LMC_LMC0_DCLK_CNT_HELP,

(LMC0_DDR_PLL_CTL),11,LMC DDR PLL control,LMC,LMC_LMC0_DDR_PLL_CTL_HELP
T,Reserved-Reserved,1,37,Hex,10,LMC_LMC0_DDR_PLL_CTL_HELP,
O,JTG_TEST_MODE-JTAG Test Mode,Enable,Disable,38,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,DFM_DIV_RESET-DFM postscalar divider reset,Enable,Disable,39,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,DFM_PS_EN-DFM postscalar divide ratio,40,3,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,DDR_DIV_RESET-DDR postscalar divider reset,Enable,Disable,43,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,DDR_PS_EN-DDR postscalar divide ratio,44,3,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,DIFFAMP-PLL diffamp input transconductance,47,4,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,CPS-PLL charge=pump current,51,3,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,CPB-PLL charge=pump current,54,3,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,RESET_N-PLL reset,Enable,Disable,57,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,CLKF-Multiply reference by CLKF,58,7,Hex,2,LMC_LMC0_DDR_PLL_CTL_HELP,

(LMC0_DIMM000_PARAMS),16,LMC_DIMMX_PARAMS = LMC DIMMX Params,LMC,LMC_LMC0_DIMM000_PARAMS_HELP
T,RC15-RC15 Reserved,1,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC14-RC14 Reserved,5,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC13-RC13 Reserved,9,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC12-RC12 Reserved,13,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC11-RC11 Encoding for RDIMM Operating VDD,17,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC10-RC10 Encoding for RDIMM Operating Speed,21,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC9-RC9  Power Savings Settings Control Word,25,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC8-RC8  Additional IBT Settings Control Word,29,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC7-RC7  Reserved,33,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC6-RC6  Reserved,37,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC5-RC5  CK Driver Characterstics Control Word,41,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC4-RC4  Control Signals Driver Characteristics Control Word,45,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC3-RC3  CA Signals Driver Characterstics Control Word,49,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC2-RC2  Timing Control Word,53,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC1-RC1  Clock Driver Enable Control Word,57,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC0-RC0  Global Features Control Word,61,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,

(LMC0_DIMM001_PARAMS),16,LMC_DIMMX_PARAMS = LMC DIMMX Params,LMC,LMC_LMC0_DIMM001_PARAMS_HELP
T,RC15-RC15 Reserved,1,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC14-RC14 Reserved,5,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC13-RC13 Reserved,9,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC12-RC12 Reserved,13,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC11-RC11 Encoding for RDIMM Operating VDD,17,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC10-RC10 Encoding for RDIMM Operating Speed,21,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC9-RC9  Power Savings Settings Control Word,25,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC8-RC8  Additional IBT Settings Control Word,29,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC7-RC7  Reserved,33,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC6-RC6  Reserved,37,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC5-RC5  CK Driver Characterstics Control Word,41,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC4-RC4  Control Signals Driver Characteristics Control Word,45,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC3-RC3  CA Signals Driver Characterstics Control Word,49,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC2-RC2  Timing Control Word,53,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC1-RC1  Clock Driver Enable Control Word,57,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC0-RC0  Global Features Control Word,61,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,

(LMC0_DIMM_CTL),5,LMC DIMM Control,LMC,LMC_LMC0_DIMM_CTL_HELP
T,Reserved-Reserved,1,18,Hex,5,LMC_LMC0_DIMM_CTL_HELP,
O,PARITY-Parity,Enable,Disable,19,1,LMC_LMC0_DIMM_CTL_HELP,
T,TCWS-LMC waits for this time period before and after a RDIMM,20,13,Hex,4,LMC_LMC0_DIMM_CTL_HELP,
T,DIMM1_WMASK-DIMM1 Write Mask,33,16,Hex,4,LMC_LMC0_DIMM_CTL_HELP,
T,DIMM0_WMASK-DIMM0 Write Mask,49,16,Hex,4,LMC_LMC0_DIMM_CTL_HELP,

(LMC0_DLL_CTL2),6,LMC (Octeon) DLL control and DCLK reset,LMC,LMC_LMC0_DLL_CTL2_HELP
T,Reserved-Reserved,1,49,Hex,13,LMC_LMC0_DLL_CTL2_HELP,
O,DLL_BRINGUP-DLL Bringup,Enable,Disable,50,1,LMC_LMC0_DLL_CTL2_HELP,
O,DRESET-Dclk domain reset.  The reset signal that is used by the,Enable,Disable,51,1,LMC_LMC0_DLL_CTL2_HELP,
O,QUAD_DLL_ENA-DLL Enable,Enable,Disable,52,1,LMC_LMC0_DLL_CTL2_HELP,
T,BYP_SEL-Bypass select,53,4,Hex,1,LMC_LMC0_DLL_CTL2_HELP,
T,BYP_SETTING-Bypass setting,57,8,Hex,2,LMC_LMC0_DLL_CTL2_HELP,

(LMC0_DLL_CTL3),11,LMC DLL control and DCLK reset,LMC,LMC_LMC0_DLL_CTL3_HELP
T,Reserved-Reserved,1,35,Hex,9,LMC_LMC0_DLL_CTL3_HELP,
O,DLL_FAST-DLL lock,Enable,Disable,36,1,LMC_LMC0_DLL_CTL3_HELP,
T,DLL90_SETTING-Encoded DLL settings. Works in conjuction with,37,8,Hex,2,LMC_LMC0_DLL_CTL3_HELP,
O,FINE_TUNE_MODE-DLL Fine Tune Mode,Enable,Disable,45,1,LMC_LMC0_DLL_CTL3_HELP,
O,DLL_MODE-DLL Mode,Enable,Disable,46,1,LMC_LMC0_DLL_CTL3_HELP,
T,DLL90_BYTE_SEL-Observe DLL settings for selected byte,47,4,Hex,1,LMC_LMC0_DLL_CTL3_HELP,
O,OFFSET_ENA-Offset enable,Enable,Disable,51,1,LMC_LMC0_DLL_CTL3_HELP,
O,LOAD_OFFSET-Load offset,Enable,Disable,52,1,LMC_LMC0_DLL_CTL3_HELP,
T,MODE_SEL-Mode select,53,2,Hex,1,LMC_LMC0_DLL_CTL3_HELP,
T,BYTE_SEL-Byte select,55,4,Hex,1,LMC_LMC0_DLL_CTL3_HELP,
T,OFFSET-Write/read offset setting,59,6,Hex,2,LMC_LMC0_DLL_CTL3_HELP,

(LMC0_DUAL_MEMCFG),4,LMC Dual Memory Configuration Register,LMC,LMC_LMC0_DUAL_MEMCFG_HELP
T,Reserved-Reserved,1,45,Hex,12,LMC_LMC0_DUAL_MEMCFG_HELP,
T,ROW_LSB-See LMC*_CONFIG[ROW_LSB],46,3,Hex,1,LMC_LMC0_DUAL_MEMCFG_HELP,
T,Reserved-Reserved,49,8,Hex,2,LMC_LMC0_DUAL_MEMCFG_HELP,
T,CS_MASK-Chip select mask.,57,8,Hex,2,LMC_LMC0_DUAL_MEMCFG_HELP,

(LMC0_ECC_SYND),5,MRD ECC Syndromes,LMC,LMC_LMC0_ECC_SYND_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN3-MRD ECC Syndrome Quad3,33,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN2-MRD ECC Syndrome Quad2,41,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN1-MRD ECC Syndrome Quad1,49,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN0-MRD ECC Syndrome Quad0,57,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,

(LMC0_FADR),6,LMC Failing Address Register (SEC/DED/NXM),LMC,LMC_LMC0_FADR_HELP
T,Reserved-Reserved,1,28,Hex,7,LMC_LMC0_FADR_HELP,
T,FDIMM-Failing DIMM#,29,2,Hex,1,LMC_LMC0_FADR_HELP,
O,FBUNK-Failing Rank,Enable,Disable,31,1,LMC_LMC0_FADR_HELP,
T,FBANK-Failing Bank[2:0],32,3,Hex,1,LMC_LMC0_FADR_HELP,
T,FROW-Failing Row Address[15:0],35,16,Hex,4,LMC_LMC0_FADR_HELP,
T,FCOL-Failing Column Address[13:0],51,14,Hex,4,LMC_LMC0_FADR_HELP,

(LMC0_IFB_CNT),1,Performance Counters,LMC,LMC_LMC0_IFB_CNT_HELP
T,IFBCNT-Performance Counter,1,64,Hex,16,LMC_LMC0_IFB_CNT_HELP,

(LMC0_INT),4,LMC Interrupt Register,LMC,LMC_LMC0_INT_HELP
T,Reserved-Reserved,1,55,Hex,14,LMC_LMC0_INT_HELP,
T,DED_ERR-Double Error detected (DED) of Rd Data,56,4,Hex,1,LMC_LMC0_INT_HELP,
T,SEC_ERR-Single Error (corrected) of Rd Data,60,4,Hex,1,LMC_LMC0_INT_HELP,
O,NXM_WR_ERR-Write to non=existent memory,Enable,Disable,64,1,LMC_LMC0_INT_HELP,

(LMC0_INT_EN),4,LMC Interrupt Enable Register,LMC,LMC_LMC0_INT_EN_HELP
T,Reserved-Reserved,1,61,Hex,16,LMC_LMC0_INT_EN_HELP,
O,INTR_DED_ENA-ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,62,1,LMC_LMC0_INT_EN_HELP,
O,INTR_SEC_ENA-ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,63,1,LMC_LMC0_INT_EN_HELP,
O,INTR_NXM_WR_ENA-Non Write Error Interrupt Enable bit,Enable,Disable,64,1,LMC_LMC0_INT_EN_HELP,

(LMC0_MODEREG_PARAMS0),16,Type=RSL,LMC,LMC_LMC0_MODEREG_PARAMS0_HELP
T,Reserved-Reserved,1,39,Hex,10,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,PPD-DLL Control for precharge powerdown,Enable,Disable,40,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,WRP-Write recovery for auto precharge,41,3,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,DLLR-DLL Reset,Enable,Disable,44,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,TM-Test Mode,Enable,Disable,45,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,RBT-Read Burst Type,Enable,Disable,46,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,CL-CAS Latency,47,4,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,BL-Burst Length,51,2,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,QOFF-Qoff Enable,Enable,Disable,53,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,TDQS-TDQS Enable,Enable,Disable,54,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,WLEV-Write Leveling Enable,Enable,Disable,55,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,AL-Additive Latency,56,2,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,DLL-DLL Enable,Enable,Disable,58,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,MPR-MPR,Enable,Disable,59,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,MPRLOC-MPR Location,60,2,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,CWL-CAS Write Latency,62,3,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,

(LMC0_MODEREG_PARAMS1),25,Type=RSL,LMC,LMC_LMC0_MODEREG_PARAMS1_HELP
T,Reserved-Reserved,1,16,Hex,4,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_11-RTT_NOM Rank 3,17,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_11-Output Driver Impedance Control Rank 3,20,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_11-RTT_WR Rank 3,22,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_11-Self=refresh temperature range Rank 3,Enable,Disable,24,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_11-Auto self=refresh Rank 3,Enable,Disable,25,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_11-Partial array self=refresh Rank 3,26,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_10-RTT_NOM Rank 2,29,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_10-Output Driver Impedance Control Rank 2,32,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_10-RTT_WR Rank 2,34,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_10-Self=refresh temperature range Rank 2,Enable,Disable,36,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_10-Auto self=refresh Rank 2,Enable,Disable,37,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_10-Partial array self=refresh Rank 2,38,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_01-RTT_NOM Rank 1,41,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_01-Output Driver Impedance Control Rank 1,44,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_01-RTT_WR Rank 1,46,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_01-Self=refresh temperature range Rank 1,Enable,Disable,48,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_01-Auto self=refresh Rank 1,Enable,Disable,49,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_01-Partial array self=refresh Rank 1,50,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_00-RTT_NOM Rank 0,53,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_00-Output Driver Impedance Control Rank 0,56,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_00-RTT_WR Rank 0,58,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_00-Self=refresh temperature range Rank 0,Enable,Disable,60,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_00-Auto self=refresh Rank 0,Enable,Disable,61,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_00-Partial array self=refresh Rank 0,62,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,

(LMC0_NXM),10,LMC non-existent memory,LMC,LMC_LMC0_NXM_HELP
T,Reserved-Reserved,1,24,Hex,6,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D3_R1-Max Row MSB for DIMM3 RANK1/DIMM3 in Single Ranked,25,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D3_R0-Max Row MSB for DIMM3 RANK0,29,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D2_R1-Max Row MSB for DIMM2 RANK1/DIMM2 in Single Ranked,33,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D2_R0-Max Row MSB for DIMM2 RANK0,37,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D1_R1-Max Row MSB for DIMM1 RANK1/DIMM1 in Single Ranked,41,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D1_R0-Max Row MSB for DIMM1 RANK0,45,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D0_R1-Max Row MSB for DIMM0 RANK1/DIMM0 in Single Ranked,49,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D0_R0-Max Row MSB for DIMM0 RANK0,53,4,Hex,1,LMC_LMC0_NXM_HELP,
T,CS_MASK-Chip select mask.,57,8,Hex,2,LMC_LMC0_NXM_HELP,

(LMC0_OPS_CNT),1,Performance Counters,LMC,LMC_LMC0_OPS_CNT_HELP
T,OPSCNT-Performance Counter,1,64,Hex,16,LMC_LMC0_OPS_CNT_HELP,

(LMC0_PHY_CTL),10,LMC PHY Control,LMC,LMC_LMC0_PHY_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,LMC_LMC0_PHY_CTL_HELP,
O,RX_ALWAYS_ON-Disable dynamic DDR3 IO Rx power gating,Enable,Disable,50,1,LMC_LMC0_PHY_CTL_HELP,
O,LV_MODE-Low Voltage Mode (1.35V),Enable,Disable,51,1,LMC_LMC0_PHY_CTL_HELP,
O,CK_TUNE1-Clock Tune,Enable,Disable,52,1,LMC_LMC0_PHY_CTL_HELP,
T,CK_DLYOUT1-Clock delay out setting,53,4,Hex,1,LMC_LMC0_PHY_CTL_HELP,
O,CK_TUNE0-Clock Tune,Enable,Disable,57,1,LMC_LMC0_PHY_CTL_HELP,
T,CK_DLYOUT0-Clock delay out setting,58,4,Hex,1,LMC_LMC0_PHY_CTL_HELP,
O,LOOPBACK-Loopback enable,Enable,Disable,62,1,LMC_LMC0_PHY_CTL_HELP,
O,LOOPBACK_POS-Loopback pos mode,Enable,Disable,63,1,LMC_LMC0_PHY_CTL_HELP,
O,TS_STAGGER-TS Staggermode,Enable,Disable,64,1,LMC_LMC0_PHY_CTL_HELP,

(LMC0_RESET_CTL),5,Specify the RSL base addresses for the block,LMC,LMC_LMC0_RESET_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,LMC_LMC0_RESET_CTL_HELP,
O,DDR3PSV-Memory Reset,Enable,Disable,61,1,LMC_LMC0_RESET_CTL_HELP,
O,DDR3PSOFT-Memory Reset,Enable,Disable,62,1,LMC_LMC0_RESET_CTL_HELP,
O,DDR3PWARM-Memory Reset,Enable,Disable,63,1,LMC_LMC0_RESET_CTL_HELP,
O,DDR3RST-Memory Reset,Enable,Disable,64,1,LMC_LMC0_RESET_CTL_HELP,

(LMC0_RLEVEL_CTL),10,Type=RSL,LMC,LMC_LMC0_RLEVEL_CTL_HELP
T,Reserved-Reserved,1,42,Hex,11,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_3-When set unload the PHY silo one cycle later,Enable,Disable,43,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_2-When set unload the PHY silo one cycle later,Enable,Disable,44,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_1-When set unload the PHY silo one cycle later,Enable,Disable,45,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_0-When set unload the PHY silo one cycle later,Enable,Disable,46,1,LMC_LMC0_RLEVEL_CTL_HELP,
T,BITMASK-Mask to select bit lanes on which read=leveling,47,8,Hex,2,LMC_LMC0_RLEVEL_CTL_HELP,
O,OR_DIS-Disable or'ing of bits in a byte lane when computing,Enable,Disable,55,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,OFFSET_EN-When set LMC attempts to select the read=leveling,Enable,Disable,56,1,LMC_LMC0_RLEVEL_CTL_HELP,
T,OFFSET-The offset used when LMC*RLEVEL_CTL[OFFSET] is set,57,4,Hex,1,LMC_LMC0_RLEVEL_CTL_HELP,
T,BYTE-0 <= BYTE <= 8,61,4,Hex,1,LMC_LMC0_RLEVEL_CTL_HELP,

(LMC0_RLEVEL_DBG),1,Type=RSL,LMC,LMC_LMC0_RLEVEL_DBG_HELP
T,BITMASK-Bitmask generated during deskew settings sweep,1,64,Hex,16,LMC_LMC0_RLEVEL_DBG_HELP,

(LMC0_RLEVEL_RANK000),11,Type=RSL,LMC,LMC_LMC0_RLEVEL_RANK000_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,STATUS-Indicates status of the read=levelling and where,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE8-Deskew setting,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE7-Deskew setting,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE6-Deskew setting,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE5-Deskew setting,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE4-Deskew setting,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE3-Deskew setting,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE2-Deskew setting,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE1-Deskew setting,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE0-Deskew setting,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,

(LMC0_RLEVEL_RANK001),11,Type=RSL,LMC,LMC_LMC0_RLEVEL_RANK001_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,STATUS-Indicates status of the read=levelling and where,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE8-Deskew setting,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE7-Deskew setting,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE6-Deskew setting,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE5-Deskew setting,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE4-Deskew setting,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE3-Deskew setting,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE2-Deskew setting,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE1-Deskew setting,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE0-Deskew setting,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,

(LMC0_RLEVEL_RANK002),11,Type=RSL,LMC,LMC_LMC0_RLEVEL_RANK002_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,STATUS-Indicates status of the read=levelling and where,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE8-Deskew setting,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE7-Deskew setting,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE6-Deskew setting,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE5-Deskew setting,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE4-Deskew setting,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE3-Deskew setting,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE2-Deskew setting,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE1-Deskew setting,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE0-Deskew setting,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,

(LMC0_RLEVEL_RANK003),11,Type=RSL,LMC,LMC_LMC0_RLEVEL_RANK003_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,STATUS-Indicates status of the read=levelling and where,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE8-Deskew setting,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE7-Deskew setting,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE6-Deskew setting,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE5-Deskew setting,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE4-Deskew setting,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE3-Deskew setting,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE2-Deskew setting,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE1-Deskew setting,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE0-Deskew setting,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,

(LMC0_RODT_MASK),8,LMC Read OnDieTermination mask,LMC,LMC_LMC0_RODT_MASK_HELP
T,RODT_D3_R1-Read ODT mask DIMM3 RANK1/DIMM3 in SingleRanked,1,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D3_R0-Read ODT mask DIMM3 RANK0,9,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D2_R1-Read ODT mask DIMM2 RANK1/DIMM2 in SingleRanked,17,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D2_R0-Read ODT mask DIMM2 RANK0,25,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D1_R1-Read ODT mask DIMM1 RANK1/DIMM1 in SingleRanked,33,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D1_R0-Read ODT mask DIMM1 RANK0,41,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D0_R1-Read ODT mask DIMM0 RANK1/DIMM0 in SingleRanked,49,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D0_R0-Read ODT mask DIMM0 RANK0,57,8,Hex,2,LMC_LMC0_RODT_MASK_HELP,

(LMC0_SCRAMBLE_CFG0),1,LMC Scramble Config0,LMC,LMC_LMC0_SCRAMBLE_CFG0_HELP
T,KEY-Scramble Key for Data,1,64,Hex,16,LMC_LMC0_SCRAMBLE_CFG0_HELP,

(LMC0_SCRAMBLE_CFG1),1,LMC Scramble Config1,LMC,LMC_LMC0_SCRAMBLE_CFG1_HELP
T,KEY-Scramble Key for Addresses,1,64,Hex,16,LMC_LMC0_SCRAMBLE_CFG1_HELP,

(LMC0_SCRAMBLED_FADR),6,LMC Scrambled Failing Address Register (SEC/DED/NXM),LMC,LMC_LMC0_SCRAMBLED_FADR_HELP
T,Reserved-Reserved,1,28,Hex,7,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FDIMM-Failing DIMM#,29,2,Hex,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
O,FBUNK-Failing Rank,Enable,Disable,31,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FBANK-Failing Bank[2:0],32,3,Hex,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FROW-Failing Row Address[15:0],35,16,Hex,4,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FCOL-Failing Column Address[13:0],51,14,Hex,4,LMC_LMC0_SCRAMBLED_FADR_HELP,

(LMC0_SLOT_CTL0),5,LMC Slot Control0,LMC,LMC_LMC0_SLOT_CTL0_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_SLOT_CTL0_HELP,
T,W2W_INIT-Write=to=write spacing control,41,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,W2R_INIT-Write=to=read spacing control,47,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,R2W_INIT-Read=to=write spacing control,53,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,R2R_INIT-Read=to=read spacing control,59,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,

(LMC0_SLOT_CTL1),5,LMC Slot Control1,LMC,LMC_LMC0_SLOT_CTL1_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_SLOT_CTL1_HELP,
T,W2W_XRANK_INIT-Write=to=write spacing control,41,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,
T,W2R_XRANK_INIT-Write=to=read spacing control,47,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,
T,R2W_XRANK_INIT-Read=to=write spacing control,53,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,
T,R2R_XRANK_INIT-Read=to=read spacing control,59,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,

(LMC0_SLOT_CTL2),5,LMC Slot Control2,LMC,LMC_LMC0_SLOT_CTL2_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_SLOT_CTL2_HELP,
T,W2W_XDIMM_INIT-Write=to=write spacing control,41,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,
T,W2R_XDIMM_INIT-Write=to=read spacing control,47,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,
T,R2W_XDIMM_INIT-Read=to=write spacing control,53,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,
T,R2R_XDIMM_INIT-Read=to=read spacing control,59,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,

(LMC0_TIMING_PARAMS0),12,Type=RSL,LMC,LMC_LMC0_TIMING_PARAMS0_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_TIMING_PARAMS0_HELP,
O,TRP_EXT-Indicates tRP constraints.,Enable,Disable,18,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TCKSRE-Indicates tCKSRE constraints.,19,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TRP-Indicates tRP constraints.,23,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TZQINIT-Indicates tZQINIT constraints.,27,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TDLLK-Indicates tDLLK constraints.,31,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TMOD-Indicates tMOD constraints.,35,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TMRD-Indicates tMRD constraints.,39,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TXPR-Indicates tXPR constraints.,43,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TCKE-Indicates tCKE constraints.,47,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TZQCS-Indicates tZQCS constraints.,51,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,Reserved-Reserved,55,10,Hex,3,LMC_LMC0_TIMING_PARAMS0_HELP,

(LMC0_TIMING_PARAMS1),13,Type=RSL,LMC,LMC_LMC0_TIMING_PARAMS1_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_TIMING_PARAMS1_HELP,
O,TRAS_EXT-Indicates tRAS constraints.,Enable,Disable,18,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TXPDLL-Indicates tXPDLL constraints.,19,5,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TFAW-Indicates tFAW constraints.,24,5,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TWLDQSEN-Indicates tWLDQSEN constraints.,29,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TWLMRD-Indicates tWLMRD constraints.,33,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TXP-Indicates tXP constraints.,37,3,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRRD-Indicates tRRD constraints.,40,3,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRFC-Indicates tRFC constraints.,43,5,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TWTR-Indicates tWTR constraints.,48,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRCD-Indicates tRCD constraints.,52,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRAS-Indicates tRAS constraints.,56,5,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TMPRR-Indicates tMPRR constraints.,61,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,

(LMC0_TRO_CTL),3,LMC Temperature Ring Osc Control,LMC,LMC_LMC0_TRO_CTL_HELP
T,Reserved-Reserved,1,31,Hex,8,LMC_LMC0_TRO_CTL_HELP,
T,RCLK_CNT-rclk counter,32,32,Hex,8,LMC_LMC0_TRO_CTL_HELP,
O,TRESET-Reset ring oscillator,Enable,Disable,64,1,LMC_LMC0_TRO_CTL_HELP,

(LMC0_TRO_STAT),2,LMC Temperature Ring Osc Status,LMC,LMC_LMC0_TRO_STAT_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_TRO_STAT_HELP,
T,RING_CNT-ring counter,33,32,Hex,8,LMC_LMC0_TRO_STAT_HELP,

(LMC0_WLEVEL_CTL),6,Type=RSL,LMC,LMC_LMC0_WLEVEL_CTL_HELP
T,Reserved-Reserved,1,42,Hex,11,LMC_LMC0_WLEVEL_CTL_HELP,
T,RTT_NOM-RTT_NOM,43,3,Hex,1,LMC_LMC0_WLEVEL_CTL_HELP,
T,BITMASK-Mask to select bit lanes on which write=leveling,46,8,Hex,2,LMC_LMC0_WLEVEL_CTL_HELP,
O,OR_DIS-Disable or'ing of bits in a byte lane when computing,Enable,Disable,54,1,LMC_LMC0_WLEVEL_CTL_HELP,
O,SSET-Run write=leveling on the current setting only.,Enable,Disable,55,1,LMC_LMC0_WLEVEL_CTL_HELP,
T,LANEMASK-One=hot mask to select byte lane to be leveled by,56,9,Hex,3,LMC_LMC0_WLEVEL_CTL_HELP,

(LMC0_WLEVEL_DBG),3,Type=RSL,LMC,LMC_LMC0_WLEVEL_DBG_HELP
T,Reserved-Reserved,1,52,Hex,13,LMC_LMC0_WLEVEL_DBG_HELP,
T,BITMASK-Bitmask generated during deskew settings sweep,53,8,Hex,2,LMC_LMC0_WLEVEL_DBG_HELP,
T,BYTE-0 <= BYTE <= 8,61,4,Hex,1,LMC_LMC0_WLEVEL_DBG_HELP,

(LMC0_WLEVEL_RANK000),11,Type=RSL,LMC,LMC_LMC0_WLEVEL_RANK000_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK000_HELP,
T,STATUS-Indicates status of the write=leveling and where,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE8-Deskew setting,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE7-Deskew setting,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE6-Deskew setting,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE5-Deskew setting,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE4-Deskew setting,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE3-Deskew setting,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE2-Deskew setting,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE1-Deskew setting,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE0-Deskew setting,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,

(LMC0_WLEVEL_RANK001),11,Type=RSL,LMC,LMC_LMC0_WLEVEL_RANK001_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK001_HELP,
T,STATUS-Indicates status of the write=leveling and where,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE8-Deskew setting,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE7-Deskew setting,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE6-Deskew setting,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE5-Deskew setting,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE4-Deskew setting,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE3-Deskew setting,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE2-Deskew setting,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE1-Deskew setting,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE0-Deskew setting,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,

(LMC0_WLEVEL_RANK002),11,Type=RSL,LMC,LMC_LMC0_WLEVEL_RANK002_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK002_HELP,
T,STATUS-Indicates status of the write=leveling and where,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE8-Deskew setting,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE7-Deskew setting,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE6-Deskew setting,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE5-Deskew setting,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE4-Deskew setting,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE3-Deskew setting,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE2-Deskew setting,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE1-Deskew setting,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE0-Deskew setting,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,

(LMC0_WLEVEL_RANK003),11,Type=RSL,LMC,LMC_LMC0_WLEVEL_RANK003_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK003_HELP,
T,STATUS-Indicates status of the write=leveling and where,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE8-Deskew setting,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE7-Deskew setting,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE6-Deskew setting,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE5-Deskew setting,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE4-Deskew setting,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE3-Deskew setting,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE2-Deskew setting,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE1-Deskew setting,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE0-Deskew setting,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,

(LMC0_WODT_MASK),8,LMC Write OnDieTermination mask,LMC,LMC_LMC0_WODT_MASK_HELP
T,WODT_D3_R1-Write ODT mask DIMM3 RANK1/DIMM3 in SingleRanked,1,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D3_R0-Write ODT mask DIMM3 RANK0,9,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D2_R1-Write ODT mask DIMM2 RANK1/DIMM2 in SingleRanked,17,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D2_R0-Write ODT mask DIMM2 RANK0,25,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D1_R1-Write ODT mask DIMM1 RANK1/DIMM1 in SingleRanked,33,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D1_R0-Write ODT mask DIMM1 RANK0,41,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D0_R1-Write ODT mask DIMM0 RANK1/DIMM0 in SingleRanked,49,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D0_R0-Write ODT mask DIMM0 RANK0,57,8,Hex,2,LMC_LMC0_WODT_MASK_HELP,

(MIO_BOOT_BIST_STAT),2,MIO Boot BIST Status Register,MIO,MIO_MIO_BOOT_BIST_STAT_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_BOOT_BIST_STAT_HELP,
T,STAT-BIST status,55,10,Hex,3,MIO_MIO_BOOT_BIST_STAT_HELP,

(MIO_BOOT_COMP),3,MIO Boot Compensation Register,MIO,MIO_MIO_BOOT_COMP_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_BOOT_COMP_HELP,
T,PCTL-Boot bus PCTL,53,6,Hex,2,MIO_MIO_BOOT_COMP_HELP,
T,NCTL-Boot bus NCTL,59,6,Hex,2,MIO_MIO_BOOT_COMP_HELP,

(MIO_BOOT_DMA_CFG0),10,MIO Boot DMA Config Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_CFG0_HELP
O,EN-DMA Engine X enable,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,RW-DMA Engine X R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,CLR-DMA Engine X clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,SWAP32-DMA Engine X 32 bit swap,Enable,Disable,5,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,SWAP16-DMA Engine X 16 bit swap,Enable,Disable,6,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,SWAP8-DMA Engine X 8 bit swap,Enable,Disable,7,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,ENDIAN-DMA Engine X NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
T,SIZE-DMA Engine X size,9,20,Hex,5,MIO_MIO_BOOT_DMA_CFG0_HELP,
T,ADR-DMA Engine X address,29,36,Hex,9,MIO_MIO_BOOT_DMA_CFG0_HELP,

(MIO_BOOT_DMA_CFG1),10,MIO Boot DMA Config Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_CFG1_HELP
O,EN-DMA Engine X enable,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,RW-DMA Engine X R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,CLR-DMA Engine X clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,SWAP32-DMA Engine X 32 bit swap,Enable,Disable,5,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,SWAP16-DMA Engine X 16 bit swap,Enable,Disable,6,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,SWAP8-DMA Engine X 8 bit swap,Enable,Disable,7,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,ENDIAN-DMA Engine X NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
T,SIZE-DMA Engine X size,9,20,Hex,5,MIO_MIO_BOOT_DMA_CFG1_HELP,
T,ADR-DMA Engine X address,29,36,Hex,9,MIO_MIO_BOOT_DMA_CFG1_HELP,

(MIO_BOOT_DMA_INT0),3,MIO Boot DMA Interrupt Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_INT0_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT0_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT0_HELP,
O,DONE-DMA Engine X request completion interrupt,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT0_HELP,

(MIO_BOOT_DMA_INT1),3,MIO Boot DMA Interrupt Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_INT1_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT1_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT1_HELP,
O,DONE-DMA Engine X request completion interrupt,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT1_HELP,

(MIO_BOOT_DMA_INT_EN0),3,MIO Boot DMA Interrupt Enable Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_INT_EN0_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT_EN0_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT_EN0_HELP,
O,DONE-DMA Engine X request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT_EN0_HELP,

(MIO_BOOT_DMA_INT_EN1),3,MIO Boot DMA Interrupt Enable Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_INT_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT_EN1_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT_EN1_HELP,
O,DONE-DMA Engine X request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT_EN1_HELP,

(MIO_BOOT_DMA_TIM0),15,MIO Boot DMA Timing Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_TIM0_HELP
O,DMACK_PI-DMA Engine X DMA ack polarity inversion,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
O,DMARQ_PI-DMA Engine X DMA request polarity inversion,Enable,Disable,2,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,TIM_MULT-DMA Engine X timing multiplier,3,2,Hex,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,RD_DLY-DMA Engine X read sample delay,5,3,Hex,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
O,DDR-DMA Engine X DDR mode,Enable,Disable,8,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
O,WIDTH-DMA Engine X bus width (0 = 16 bits 1 = 32 bits),Enable,Disable,9,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,Reserved-Reserved,10,7,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,PAUSE-DMA Engine X pause count,17,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,DMACK_H-DMA Engine X DMA ack hold count,23,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,WE_N-DMA Engine X write enable negated count,29,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,WE_A-DMA Engine X write enable asserted count,35,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,OE_N-DMA Engine X output enable negated count,41,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,OE_A-DMA Engine X output enable asserted count,47,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,DMACK_S-DMA Engine X DMA ack setup count,53,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,DMARQ-DMA Engine X DMA request count (must be non=zero),59,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,

(MIO_BOOT_DMA_TIM1),15,MIO Boot DMA Timing Register (1 per engine * 2 engines),MIO,MIO_MIO_BOOT_DMA_TIM1_HELP
O,DMACK_PI-DMA Engine X DMA ack polarity inversion,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
O,DMARQ_PI-DMA Engine X DMA request polarity inversion,Enable,Disable,2,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,TIM_MULT-DMA Engine X timing multiplier,3,2,Hex,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,RD_DLY-DMA Engine X read sample delay,5,3,Hex,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
O,DDR-DMA Engine X DDR mode,Enable,Disable,8,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
O,WIDTH-DMA Engine X bus width (0 = 16 bits 1 = 32 bits),Enable,Disable,9,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,Reserved-Reserved,10,7,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,PAUSE-DMA Engine X pause count,17,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,DMACK_H-DMA Engine X DMA ack hold count,23,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,WE_N-DMA Engine X write enable negated count,29,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,WE_A-DMA Engine X write enable asserted count,35,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,OE_N-DMA Engine X output enable negated count,41,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,OE_A-DMA Engine X output enable asserted count,47,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,DMACK_S-DMA Engine X DMA ack setup count,53,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,DMARQ-DMA Engine X DMA request count (must be non=zero),59,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,

(MIO_BOOT_ERR),3,MIO Boot Error Register,MIO,MIO_MIO_BOOT_ERR_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_ERR_HELP,
O,WAIT_ERR-Wait mode error,Enable,Disable,63,1,MIO_MIO_BOOT_ERR_HELP,
O,ADR_ERR-Address decode error,Enable,Disable,64,1,MIO_MIO_BOOT_ERR_HELP,

(MIO_BOOT_INT),3,MIO Boot Interrupt Register,MIO,MIO_MIO_BOOT_INT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_INT_HELP,
O,WAIT_INT-Wait mode error interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_INT_HELP,
O,ADR_INT-Address decode error interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_INT_HELP,

(MIO_BOOT_LOC_ADR),3,MIO Boot Local Memory Region Address Register,MIO,MIO_MIO_BOOT_LOC_ADR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_BOOT_LOC_ADR_HELP,
T,ADR-Local memory region address,57,5,Hex,2,MIO_MIO_BOOT_LOC_ADR_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_ADR_HELP,

(MIO_BOOT_LOC_CFG0),5,MIO Boot Local Memory Region Config Register (1 per region * 2 regions),MIO,MIO_MIO_BOOT_LOC_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG0_HELP,
O,EN-Local memory region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,BASE-Local memory region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,

(MIO_BOOT_LOC_CFG1),5,MIO Boot Local Memory Region Config Register (1 per region * 2 regions),MIO,MIO_MIO_BOOT_LOC_CFG1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG1_HELP,
O,EN-Local memory region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,BASE-Local memory region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,

(MIO_BOOT_LOC_DAT),1,MIO Boot Local Memory Region Data Register,MIO,MIO_MIO_BOOT_LOC_DAT_HELP
T,DATA-Local memory region data,1,64,Hex,16,MIO_MIO_BOOT_LOC_DAT_HELP,

(MIO_BOOT_PIN_DEFS),9,MIO Boot Pin Defaults Register,MIO,MIO_MIO_BOOT_PIN_DEFS_HELP
T,Reserved-Reserved,1,48,Hex,12,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,ALE-Region 0 default ALE mode,Enable,Disable,49,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,WIDTH-Region 0 default bus width,Enable,Disable,50,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,DMACK_P1-boot_dmack[1] default polarity,Enable,Disable,52,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,DMACK_P0-boot_dmack[0] default polarity,Enable,Disable,53,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,TERM-Selects default driver termination,54,2,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,NAND-Region 0 is NAND flash,Enable,Disable,56,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,Reserved-Reserved,57,8,Hex,2,MIO_MIO_BOOT_PIN_DEFS_HELP,

(MIO_BOOT_REG_CFG0),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG0_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG0_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG0_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG0_HELP,

(MIO_BOOT_REG_CFG1),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG1_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG1_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG1_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG1_HELP,

(MIO_BOOT_REG_CFG2),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG2_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG2_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG2_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG2_HELP,

(MIO_BOOT_REG_CFG3),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG3_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG3_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG3_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG3_HELP,

(MIO_BOOT_REG_CFG4),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG4_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG4_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG4_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG4_HELP,

(MIO_BOOT_REG_CFG5),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG5_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG5_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG5_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG5_HELP,

(MIO_BOOT_REG_CFG6),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG6_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG6_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG6_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG6_HELP,

(MIO_BOOT_REG_CFG7),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG7_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG7_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG7_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG7_HELP,

(MIO_BOOT_REG_TIM0),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM0_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM0_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,

(MIO_BOOT_REG_TIM1),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM1_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM1_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,

(MIO_BOOT_REG_TIM2),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM2_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM2_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,

(MIO_BOOT_REG_TIM3),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM3_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM3_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,

(MIO_BOOT_REG_TIM4),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM4_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM4_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,

(MIO_BOOT_REG_TIM5),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM5_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM5_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,

(MIO_BOOT_REG_TIM6),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM6_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM6_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,

(MIO_BOOT_REG_TIM7),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM7_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM7_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,

(MIO_BOOT_THR),6,MIO Boot Threshold Register,MIO,MIO_MIO_BOOT_THR_HELP
T,Reserved-Reserved,1,42,Hex,11,MIO_MIO_BOOT_THR_HELP,
T,DMA_THR-DMA threshold,43,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,49,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_CNT-Current NCB FIFO count,51,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_THR-NCB busy threshold,59,6,Hex,2,MIO_MIO_BOOT_THR_HELP,

(MIO_FUS_BNK_DAT0),1,Type=RSL,MIO,MIO_MIO_FUS_BNK_DAT0_HELP
T,DAT-Efuse bank store,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT0_HELP,

(MIO_FUS_BNK_DAT1),1,Type=RSL,MIO,MIO_MIO_FUS_BNK_DAT1_HELP
T,DAT-Efuse bank store,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT1_HELP,

(MIO_FUS_DAT0),2,Type=RSL,MIO,MIO_MIO_FUS_DAT0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,
T,MAN_INFO-Fuse information = manufacturing info [31:0],33,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,

(MIO_FUS_DAT1),2,Type=RSL,MIO,MIO_MIO_FUS_DAT1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,
T,MAN_INFO-Fuse information = manufacturing info [63:32],33,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,

(MIO_FUS_DAT2),15,Type=RSL,MIO,MIO_MIO_FUS_DAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,MIO_MIO_FUS_DAT2_HELP,
O,FUS118-Ignore Authentik disable,Enable,Disable,17,1,MIO_MIO_FUS_DAT2_HELP,
T,ROM_INFO-Fuse information = ROM info,18,10,Hex,3,MIO_MIO_FUS_DAT2_HELP,
T,POWER_LIMIT-Fuse information = Power limit,28,2,Hex,1,MIO_MIO_FUS_DAT2_HELP,
O,DORM_CRYPTO-Fuse information = See NOCRYPTO,Enable,Disable,30,1,MIO_MIO_FUS_DAT2_HELP,
O,FUS318-Reserved,Enable,Disable,31,1,MIO_MIO_FUS_DAT2_HELP,
O,RAID_EN-Fuse information = RAID enabled,Enable,Disable,32,1,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,33,3,Hex,1,MIO_MIO_FUS_DAT2_HELP,
O,NODFA_CP2-Fuse information = DFA Disable (CP2),Enable,Disable,36,1,MIO_MIO_FUS_DAT2_HELP,
O,NOMUL-Fuse information = VMUL disable,Enable,Disable,37,1,MIO_MIO_FUS_DAT2_HELP,
O,NOCRYPTO-Fuse information = DORM_CRYPTO and NOCRYPTO,Enable,Disable,38,1,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,39,2,Hex,1,MIO_MIO_FUS_DAT2_HELP,
T,CHIP_ID-Fuse information = CHIP_ID,41,8,Hex,2,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,49,6,Hex,2,MIO_MIO_FUS_DAT2_HELP,
T,PP_DIS-Fuse information = PP_DISABLES,55,10,Hex,3,MIO_MIO_FUS_DAT2_HELP,

(MIO_FUS_DAT3),18,Type=RSL,MIO,MIO_MIO_FUS_DAT3_HELP
T,Reserved-Reserved,1,6,Hex,2,MIO_MIO_FUS_DAT3_HELP,
T,PLL_CTL-Fuse information = PLL control,7,10,Hex,3,MIO_MIO_FUS_DAT3_HELP,
T,DFA_INFO_DTE-Fuse information = DFA information (DTE),17,3,Hex,1,MIO_MIO_FUS_DAT3_HELP,
T,DFA_INFO_CLM-Fuse information = DFA information (Cluster mask),20,4,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,Reserved-Reserved,Enable,Disable,24,1,MIO_MIO_FUS_DAT3_HELP,
T,EMA-Fuse information = EMA,25,2,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK_RSV-Fuse information = efuse lockdown,Enable,Disable,27,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK_MAN-Fuse information = efuse lockdown,Enable,Disable,28,1,MIO_MIO_FUS_DAT3_HELP,
O,PLL_HALF_DIS-Fuse information = RCLK PLL control,Enable,Disable,29,1,MIO_MIO_FUS_DAT3_HELP,
T,L2C_CRIP-Fuse information = L2C Cripple (1/8 1/4 1/2),30,3,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,MIO_MIO_FUS_DAT3_HELP,
T,ZIP_INFO-Fuse information = Zip information,34,2,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,BAR2_EN-Fuse information = BAR2 Present (when blown '1'),Enable,Disable,36,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK-Fuse information = efuse lockdown,Enable,Disable,37,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_IGN-Fuse information = efuse ignore,Enable,Disable,38,1,MIO_MIO_FUS_DAT3_HELP,
O,NOZIP-Fuse information = ZIP disable,Enable,Disable,39,1,MIO_MIO_FUS_DAT3_HELP,
O,NODFA_DTE-Fuse information = DFA Disable (DTE),Enable,Disable,40,1,MIO_MIO_FUS_DAT3_HELP,
T,Reserved-Reserved,41,24,Hex,6,MIO_MIO_FUS_DAT3_HELP,

(MIO_FUS_EMA),4,Type=RSL,MIO,MIO_MIO_FUS_EMA_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_FUS_EMA_HELP,
T,EFF_EMA-Reserved,58,3,Hex,1,MIO_MIO_FUS_EMA_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_FUS_EMA_HELP,
T,EMA-Reserved,62,3,Hex,1,MIO_MIO_FUS_EMA_HELP,

(MIO_FUS_PDF),1,Type=RSL,MIO,MIO_MIO_FUS_PDF_HELP
T,PDF-Fuse information = Product Definition Field,1,64,Hex,16,MIO_MIO_FUS_PDF_HELP,

(MIO_FUS_PLL),7,Type=RSL,MIO,MIO_MIO_FUS_PLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_FUS_PLL_HELP,
O,C_COUT_RST-Core clkout postscaler reset,Enable,Disable,57,1,MIO_MIO_FUS_PLL_HELP,
T,C_COUT_SEL-Core clkout select,58,2,Hex,1,MIO_MIO_FUS_PLL_HELP,
O,PNR_COUT_RST-PNR  clkout postscaler reset,Enable,Disable,60,1,MIO_MIO_FUS_PLL_HELP,
T,PNR_COUT_SEL-PNR  clkout select,61,2,Hex,1,MIO_MIO_FUS_PLL_HELP,
O,RFSLIP-Reserved,Enable,Disable,63,1,MIO_MIO_FUS_PLL_HELP,
O,FBSLIP-Reserved,Enable,Disable,64,1,MIO_MIO_FUS_PLL_HELP,

(MIO_FUS_PROG),3,DON'T PUT IN HRM*,MIO,MIO_MIO_FUS_PROG_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_FUS_PROG_HELP,
O,SOFT-When set with PROG causes only the local storeage,Enable,Disable,63,1,MIO_MIO_FUS_PROG_HELP,
O,PROG-Blow the fuse bank,Enable,Disable,64,1,MIO_MIO_FUS_PROG_HELP,

(MIO_FUS_PROG_TIMES),8,DON'T PUT IN HRM*,MIO,MIO_MIO_FUS_PROG_TIMES_HELP
T,Reserved-Reserved,1,29,Hex,8,MIO_MIO_FUS_PROG_TIMES_HELP,
O,VGATE_PIN-efuse vgate pin (L6G),Enable,Disable,30,1,MIO_MIO_FUS_PROG_TIMES_HELP,
O,FSRC_PIN-efuse fsource pin (L6G),Enable,Disable,31,1,MIO_MIO_FUS_PROG_TIMES_HELP,
O,PROG_PIN-efuse program pin (IFB),Enable,Disable,32,1,MIO_MIO_FUS_PROG_TIMES_HELP,
T,OUT-efuse timing param,33,7,Hex,2,MIO_MIO_FUS_PROG_TIMES_HELP,
T,SCLK_LO-efuse timing param,40,4,Hex,1,MIO_MIO_FUS_PROG_TIMES_HELP,
T,SCLK_HI-efuse timing param,44,15,Hex,4,MIO_MIO_FUS_PROG_TIMES_HELP,
T,SETUP-efuse timing param,59,6,Hex,2,MIO_MIO_FUS_PROG_TIMES_HELP,

(MIO_FUS_RCMD),7,Type=RSL,MIO,MIO_MIO_FUS_RCMD_HELP
T,Reserved-Reserved,1,40,Hex,10,MIO_MIO_FUS_RCMD_HELP,
T,DAT-8bits of fuse data,41,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,PEND-SW sets this bit on a write to start FUSE read,Enable,Disable,52,1,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,53,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,EFUSE-When set return data from the efuse storage,Enable,Disable,56,1,MIO_MIO_FUS_RCMD_HELP,
T,ADDR-The byte address of the fuse to read,57,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,

(MIO_FUS_READ_TIMES),6,Type=RSL,MIO,MIO_MIO_FUS_READ_TIMES_HELP
T,Reserved-Reserved,1,38,Hex,10,MIO_MIO_FUS_READ_TIMES_HELP,
T,SCH-Hold CS for (SCH+1) refclks after FSET desserts,39,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,FSH-Hold FSET for (FSH+1) refclks after PRCHG deasserts,43,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,PRH-Assert PRCHG (PRH+1) refclks after SIGDEV deasserts,47,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,SDH-Hold SIGDEV for (SDH+1) refclks after FSET asserts,51,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,SETUP-Assert CS for (SETUP+1) refclks before asserting,55,10,Hex,3,MIO_MIO_FUS_READ_TIMES_HELP,

(MIO_FUS_REPAIR_RES0),5,Type=RSL,MIO,MIO_MIO_FUS_REPAIR_RES0_HELP
T,Reserved-Reserved,1,9,Hex,3,MIO_MIO_FUS_REPAIR_RES0_HELP,
O,TOO_MANY-Too many defects,Enable,Disable,10,1,MIO_MIO_FUS_REPAIR_RES0_HELP,
T,REPAIR2-BISR Results,11,18,Hex,5,MIO_MIO_FUS_REPAIR_RES0_HELP,
T,REPAIR1-BISR Results,29,18,Hex,5,MIO_MIO_FUS_REPAIR_RES0_HELP,
T,REPAIR0-BISR Results,47,18,Hex,5,MIO_MIO_FUS_REPAIR_RES0_HELP,

(MIO_FUS_REPAIR_RES1),4,Type=RSL,MIO,MIO_MIO_FUS_REPAIR_RES1_HELP
T,Reserved-Reserved,1,10,Hex,3,MIO_MIO_FUS_REPAIR_RES1_HELP,
T,REPAIR5-BISR Results,11,18,Hex,5,MIO_MIO_FUS_REPAIR_RES1_HELP,
T,REPAIR4-BISR Results,29,18,Hex,5,MIO_MIO_FUS_REPAIR_RES1_HELP,
T,REPAIR3-BISR Results,47,18,Hex,5,MIO_MIO_FUS_REPAIR_RES1_HELP,

(MIO_FUS_REPAIR_RES2),2,Type=RSL,MIO,MIO_MIO_FUS_REPAIR_RES2_HELP
T,Reserved-Reserved,1,46,Hex,12,MIO_MIO_FUS_REPAIR_RES2_HELP,
T,REPAIR6-BISR Results,47,18,Hex,5,MIO_MIO_FUS_REPAIR_RES2_HELP,

(MIO_FUS_SPR_REPAIR_RES),4,DON'T PUT IN HRM*,MIO,MIO_MIO_FUS_SPR_REPAIR_RES_HELP
T,Reserved-Reserved,1,22,Hex,6,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR2-Reserved (see  MIO_FUS_REPAIR_RES*),23,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR1-Reserved (see  MIO_FUS_REPAIR_RES*),37,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR0-Reserved (see  MIO_FUS_REPAIR_RES*),51,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,

(MIO_FUS_SPR_REPAIR_SUM),2,DON'T PUT IN HRM*,MIO,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP,
O,TOO_MANY-Reserved (see  MIO_FUS_REPAIR_RES*),Enable,Disable,64,1,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP,

(MIO_FUS_TGG),2,Type=RSL,MIO,MIO_MIO_FUS_TGG_HELP
O,VAL-Out of reset VAL will return the TGG[63] fuse.,Enable,Disable,1,1,MIO_MIO_FUS_TGG_HELP,
T,DAT-Whenever VAL is clear DAT will always read as,2,63,Hex,16,MIO_MIO_FUS_TGG_HELP,

(MIO_FUS_WADR),2,Type=RSL,MIO,MIO_MIO_FUS_WADR_HELP
T,Reserved-Reserved,1,60,Hex,15,MIO_MIO_FUS_WADR_HELP,
T,ADDR-Which of the banks of 128 fuses to blow,61,4,Hex,1,MIO_MIO_FUS_WADR_HELP,

(MIO_GPIO_COMP),3,MIO GPIO Compensation Register,MIO,MIO_MIO_GPIO_COMP_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_GPIO_COMP_HELP,
T,PCTL-GPIO bus PCTL,53,6,Hex,2,MIO_MIO_GPIO_COMP_HELP,
T,NCTL-GPIO bus NCTL,59,6,Hex,2,MIO_MIO_GPIO_COMP_HELP,

(MIO_NDF_DMA_CFG),10,MIO NAND Flash DMA Config Register,MIO,MIO_MIO_NDF_DMA_CFG_HELP
O,EN-DMA Engine enable,Enable,Disable,1,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,RW-DMA Engine R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,CLR-DMA Engine clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,SWAP32-DMA Engine 32 bit swap,Enable,Disable,5,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,SWAP16-DMA Engine 16 bit swap,Enable,Disable,6,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,SWAP8-DMA Engine 8 bit swap,Enable,Disable,7,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,ENDIAN-DMA Engine NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_NDF_DMA_CFG_HELP,
T,SIZE-DMA Engine size,9,20,Hex,5,MIO_MIO_NDF_DMA_CFG_HELP,
T,ADR-DMA Engine address,29,36,Hex,9,MIO_MIO_NDF_DMA_CFG_HELP,

(MIO_NDF_DMA_INT),2,MIO NAND Flash DMA Interrupt Register,MIO,MIO_MIO_NDF_DMA_INT_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_NDF_DMA_INT_HELP,
O,DONE-DMA Engine request completion interrupt,Enable,Disable,64,1,MIO_MIO_NDF_DMA_INT_HELP,

(MIO_NDF_DMA_INT_EN),2,MIO NAND Flash DMA Interrupt Enable Register,MIO,MIO_MIO_NDF_DMA_INT_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_NDF_DMA_INT_EN_HELP,
O,DONE-DMA Engine request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_NDF_DMA_INT_EN_HELP,

(MIO_PTP_CKOUT_HI_INCR),2,PTP Clock Out Hi Increment,MIO,MIO_MIO_PTP_CKOUT_HI_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_CKOUT_HI_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CKOUT_HI_INCR_HELP,

(MIO_PTP_CKOUT_LO_INCR),2,PTP Clock Out Lo Increment,MIO,MIO_MIO_PTP_CKOUT_LO_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_CKOUT_LO_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CKOUT_LO_INCR_HELP,

(MIO_PTP_CKOUT_THRESH_HI),1,Hi bytes of PTP Clock Out,MIO,MIO_MIO_PTP_CKOUT_THRESH_HI_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_CKOUT_THRESH_HI_HELP,

(MIO_PTP_CKOUT_THRESH_LO),2,Lo bytes of PTP Clock Out,MIO,MIO_MIO_PTP_CKOUT_THRESH_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_PTP_CKOUT_THRESH_LO_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CKOUT_THRESH_LO_HELP,

(MIO_PTP_CLOCK_CFG),18,Configuration,MIO,MIO_MIO_PTP_CLOCK_CFG_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,EXT_CLK_EDGE-External Clock input edge,25,2,Hex,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,CKOUT_OUT4-Destination for PTP Clock Out output,Enable,Disable,27,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,PPS_OUT-Destination for PTP PPS output,28,5,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PPS_INV-Invert PTP PPS,Enable,Disable,33,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PPS_EN-Enable PTP PPS,Enable,Disable,34,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,CKOUT_OUT-Destination for PTP Clock Out output,35,4,Hex,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,CKOUT_INV-Invert PTP Clock Out,Enable,Disable,39,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,CKOUT_EN-Enable PTP Clock Out,Enable,Disable,40,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,EVCNT_IN-Source for event counter input,41,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,EVCNT_EDGE-Event counter input edge,Enable,Disable,47,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,EVCNT_EN-Enable event counter,Enable,Disable,48,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,TSTMP_IN-Source for timestamp input,49,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,TSTMP_EDGE-External timestamp input edge,Enable,Disable,55,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,TSTMP_EN-Enable external timestamp,Enable,Disable,56,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,EXT_CLK_IN-Source for external clock,57,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,EXT_CLK_EN-Use external clock,Enable,Disable,63,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PTP_EN-Enable PTP Module,Enable,Disable,64,1,MIO_MIO_PTP_CLOCK_CFG_HELP,

(MIO_PTP_CLOCK_COMP),2,Compensator,MIO,MIO_MIO_PTP_CLOCK_COMP_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_CLOCK_COMP_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CLOCK_COMP_HELP,

(MIO_PTP_CLOCK_HI),1,Hi bytes of CLOCK,MIO,MIO_MIO_PTP_CLOCK_HI_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_CLOCK_HI_HELP,

(MIO_PTP_CLOCK_LO),2,Lo bytes of CLOCK,MIO,MIO_MIO_PTP_CLOCK_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_PTP_CLOCK_LO_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CLOCK_LO_HELP,

(MIO_PTP_EVT_CNT),1,Event Counter,MIO,MIO_MIO_PTP_EVT_CNT_HELP
T,CNTR-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_EVT_CNT_HELP,

(MIO_PTP_PPS_HI_INCR),2,PTP PPS Hi Increment,MIO,MIO_MIO_PTP_PPS_HI_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_PPS_HI_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_PPS_HI_INCR_HELP,

(MIO_PTP_PPS_LO_INCR),2,PTP PPS Lo Increment,MIO,MIO_MIO_PTP_PPS_LO_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_PPS_LO_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_PPS_LO_INCR_HELP,

(MIO_PTP_PPS_THRESH_HI),1,Hi bytes of PTP PPS,MIO,MIO_MIO_PTP_PPS_THRESH_HI_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_PPS_THRESH_HI_HELP,

(MIO_PTP_PPS_THRESH_LO),2,Lo bytes of PTP PPS,MIO,MIO_MIO_PTP_PPS_THRESH_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_PTP_PPS_THRESH_LO_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_PPS_THRESH_LO_HELP,

(MIO_PTP_TIMESTAMP),1,Timestamp latched on MIO_PTP_CLOCK_CFG[TSTMP_EDGE] edge of MIO_PTP_CLOCK_CFG[TSTMP_IN],MIO,MIO_MIO_PTP_TIMESTAMP_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_TIMESTAMP_HELP,

(MIO_QLM0_CFG),4,Type=RSL,MIO,MIO_MIO_QLM0_CFG_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_QLM0_CFG_HELP,
T,QLM_SPD-QLM speed,53,4,Hex,1,MIO_MIO_QLM0_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,MIO_MIO_QLM0_CFG_HELP,
T,QLM_CFG-QLM configuration mode,61,4,Hex,1,MIO_MIO_QLM0_CFG_HELP,

(MIO_QLM1_CFG),4,Type=RSL,MIO,MIO_MIO_QLM1_CFG_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_QLM1_CFG_HELP,
T,QLM_SPD-QLM speed,53,4,Hex,1,MIO_MIO_QLM1_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,MIO_MIO_QLM1_CFG_HELP,
T,QLM_CFG-QLM configuration mode,61,4,Hex,1,MIO_MIO_QLM1_CFG_HELP,

(MIO_QLM2_CFG),4,Type=RSL,MIO,MIO_MIO_QLM2_CFG_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_QLM2_CFG_HELP,
T,QLM_SPD-QLM speed,53,4,Hex,1,MIO_MIO_QLM2_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,MIO_MIO_QLM2_CFG_HELP,
T,QLM_CFG-QLM configuration mode,61,4,Hex,1,MIO_MIO_QLM2_CFG_HELP,

(MIO_RST_BOOT),16,Type=RSL,MIO,MIO_MIO_RST_BOOT_HELP
O,CHIPKILL-A 0=>1 transition of CHIPKILL starts the CHIPKILL,Enable,Disable,1,1,MIO_MIO_RST_BOOT_HELP,
O,JTCSRDIS-If JTCSRDIS=1 internal CSR access via JTAG TAP,Enable,Disable,2,1,MIO_MIO_RST_BOOT_HELP,
O,EJTAGDIS-If EJTAGDIS=1 external EJTAG access is disabled,Enable,Disable,3,1,MIO_MIO_RST_BOOT_HELP,
O,ROMEN-If ROMEN=1 Authentik ROM is visible in the boot,Enable,Disable,4,1,MIO_MIO_RST_BOOT_HELP,
O,CKILL_PPDIS-If CK_PPDIS=1 PPs other than 0 are disabled,Enable,Disable,5,1,MIO_MIO_RST_BOOT_HELP,
T,Reserved-Reserved,6,9,Hex,3,MIO_MIO_RST_BOOT_HELP,
T,LBOOT_EXT-Extended Last boot cause mask resets only with,15,2,Hex,1,MIO_MIO_RST_BOOT_HELP,
T,Reserved-Reserved,17,12,Hex,3,MIO_MIO_RST_BOOT_HELP,
T,C_MUL-Core clock multiplier:,29,6,Hex,2,MIO_MIO_RST_BOOT_HELP,
T,PNR_MUL-Coprocessor clock multiplier:,35,6,Hex,2,MIO_MIO_RST_BOOT_HELP,
T,QLM2_SPD-QLM2_SPD pins sampled at DCOK assertion,41,4,Hex,1,MIO_MIO_RST_BOOT_HELP,
T,QLM1_SPD-QLM1_SPD pins sampled at DCOK assertion,45,4,Hex,1,MIO_MIO_RST_BOOT_HELP,
T,QLM0_SPD-QLM0_SPD pins sampled at DCOK assertion,49,4,Hex,1,MIO_MIO_RST_BOOT_HELP,
T,LBOOT-Last boot cause mask resets only with dock.,53,10,Hex,3,MIO_MIO_RST_BOOT_HELP,
O,RBOOT-Determines whether core 0 remains in reset after,Enable,Disable,63,1,MIO_MIO_RST_BOOT_HELP,
O,RBOOT_PIN-Read=only access to REMOTE_BOOT pin,Enable,Disable,64,1,MIO_MIO_RST_BOOT_HELP,

(MIO_RST_CFG),5,Type=RSL,MIO,MIO_MIO_RST_CFG_HELP
T,BIST_DELAY-Reserved,1,58,Hex,15,MIO_MIO_RST_CFG_HELP,
T,Reserved-Reserved,59,3,Hex,1,MIO_MIO_RST_CFG_HELP,
O,CNTL_CLR_BIST-Peform clear bist during cntl only reset,Enable,Disable,62,1,MIO_MIO_RST_CFG_HELP,
O,WARM_CLR_BIST-Peform clear bist during warm reset instead,Enable,Disable,63,1,MIO_MIO_RST_CFG_HELP,
O,SOFT_CLR_BIST-Peform clear bist during soft reset instead,Enable,Disable,64,1,MIO_MIO_RST_CFG_HELP,

(MIO_RST_CKILL),2,MIO Chipkill Timer Register,MIO,MIO_MIO_RST_CKILL_HELP
T,Reserved-Reserved,1,17,Hex,5,MIO_MIO_RST_CKILL_HELP,
T,TIMER-CHIPKILL timer measured in SCLKs.  Reads return,18,47,Hex,12,MIO_MIO_RST_CKILL_HELP,

(MIO_RST_CNTL0),10,Type=RSL,MIO,MIO_MIO_RST_CNTL0_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_CNTL0_HELP,
O,PRST_LINK-Controls whether corresponding controller,Enable,Disable,55,1,MIO_MIO_RST_CNTL0_HELP,
O,RST_DONE-Read=only access to controller reset status,Enable,Disable,56,1,MIO_MIO_RST_CNTL0_HELP,
O,RST_LINK-Controls whether corresponding controller,Enable,Disable,57,1,MIO_MIO_RST_CNTL0_HELP,
O,HOST_MODE-RO access to corresponding strap QLM*_HOST_MODE,Enable,Disable,58,1,MIO_MIO_RST_CNTL0_HELP,
T,PRTMODE-Port mode,59,2,Hex,1,MIO_MIO_RST_CNTL0_HELP,
O,RST_DRV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,61,1,MIO_MIO_RST_CNTL0_HELP,
O,RST_RCV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,62,1,MIO_MIO_RST_CNTL0_HELP,
O,RST_CHIP-Controls whether corresponding PERST*_L chip,Enable,Disable,63,1,MIO_MIO_RST_CNTL0_HELP,
O,RST_VAL-Read=only access to corresponding PERST*_L pin,Enable,Disable,64,1,MIO_MIO_RST_CNTL0_HELP,

(MIO_RST_CNTL1),10,Type=RSL,MIO,MIO_MIO_RST_CNTL1_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_CNTL1_HELP,
O,PRST_LINK-Controls whether corresponding controller,Enable,Disable,55,1,MIO_MIO_RST_CNTL1_HELP,
O,RST_DONE-Read=only access to controller reset status,Enable,Disable,56,1,MIO_MIO_RST_CNTL1_HELP,
O,RST_LINK-Controls whether corresponding controller,Enable,Disable,57,1,MIO_MIO_RST_CNTL1_HELP,
O,HOST_MODE-RO access to corresponding strap QLM*_HOST_MODE,Enable,Disable,58,1,MIO_MIO_RST_CNTL1_HELP,
T,PRTMODE-Port mode,59,2,Hex,1,MIO_MIO_RST_CNTL1_HELP,
O,RST_DRV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,61,1,MIO_MIO_RST_CNTL1_HELP,
O,RST_RCV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,62,1,MIO_MIO_RST_CNTL1_HELP,
O,RST_CHIP-Controls whether corresponding PERST*_L chip,Enable,Disable,63,1,MIO_MIO_RST_CNTL1_HELP,
O,RST_VAL-Read=only access to corresponding PERST*_L pin,Enable,Disable,64,1,MIO_MIO_RST_CNTL1_HELP,

(MIO_RST_CNTL2),10,Type=RSL,MIO,MIO_MIO_RST_CNTL2_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_CNTL2_HELP,
O,PRST_LINK-Controls whether corresponding controller,Enable,Disable,55,1,MIO_MIO_RST_CNTL2_HELP,
O,RST_DONE-Read=only access to controller reset status,Enable,Disable,56,1,MIO_MIO_RST_CNTL2_HELP,
O,RST_LINK-Controls whether corresponding controller,Enable,Disable,57,1,MIO_MIO_RST_CNTL2_HELP,
O,HOST_MODE-RO access to corresponding strap QLM*_HOST_MODE,Enable,Disable,58,1,MIO_MIO_RST_CNTL2_HELP,
T,PRTMODE-Port mode,59,2,Hex,1,MIO_MIO_RST_CNTL2_HELP,
O,RST_DRV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,61,1,MIO_MIO_RST_CNTL2_HELP,
O,RST_RCV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,62,1,MIO_MIO_RST_CNTL2_HELP,
O,RST_CHIP-Controls whether corresponding PERST*_L chip,Enable,Disable,63,1,MIO_MIO_RST_CNTL2_HELP,
O,RST_VAL-Read=only access to corresponding PERST*_L pin,Enable,Disable,64,1,MIO_MIO_RST_CNTL2_HELP,

(MIO_RST_CNTL3),10,Type=RSL,MIO,MIO_MIO_RST_CNTL3_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_CNTL3_HELP,
O,PRST_LINK-Controls whether corresponding controller,Enable,Disable,55,1,MIO_MIO_RST_CNTL3_HELP,
O,RST_DONE-Read=only access to controller reset status,Enable,Disable,56,1,MIO_MIO_RST_CNTL3_HELP,
O,RST_LINK-Controls whether corresponding controller,Enable,Disable,57,1,MIO_MIO_RST_CNTL3_HELP,
O,HOST_MODE-RO access to corresponding strap QLM*_HOST_MODE,Enable,Disable,58,1,MIO_MIO_RST_CNTL3_HELP,
T,PRTMODE-Port mode,59,2,Hex,1,MIO_MIO_RST_CNTL3_HELP,
O,RST_DRV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,61,1,MIO_MIO_RST_CNTL3_HELP,
O,RST_RCV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,62,1,MIO_MIO_RST_CNTL3_HELP,
O,RST_CHIP-Controls whether corresponding PERST*_L chip,Enable,Disable,63,1,MIO_MIO_RST_CNTL3_HELP,
O,RST_VAL-Read=only access to corresponding PERST*_L pin,Enable,Disable,64,1,MIO_MIO_RST_CNTL3_HELP,

(MIO_RST_CTL0),10,Type=RSL,MIO,MIO_MIO_RST_CTL0_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_CTL0_HELP,
O,PRST_LINK-Controls whether corresponding controller,Enable,Disable,55,1,MIO_MIO_RST_CTL0_HELP,
O,RST_DONE-Read=only access to controller reset status,Enable,Disable,56,1,MIO_MIO_RST_CTL0_HELP,
O,RST_LINK-Controls whether corresponding controller,Enable,Disable,57,1,MIO_MIO_RST_CTL0_HELP,
O,HOST_MODE-RO access to corresponding strap QLM*_HOST_MODE,Enable,Disable,58,1,MIO_MIO_RST_CTL0_HELP,
T,PRTMODE-Port mode,59,2,Hex,1,MIO_MIO_RST_CTL0_HELP,
O,RST_DRV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,61,1,MIO_MIO_RST_CTL0_HELP,
O,RST_RCV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,62,1,MIO_MIO_RST_CTL0_HELP,
O,RST_CHIP-Controls whether corresponding PERST*_L chip,Enable,Disable,63,1,MIO_MIO_RST_CTL0_HELP,
O,RST_VAL-Read=only access to corresponding PERST*_L pin,Enable,Disable,64,1,MIO_MIO_RST_CTL0_HELP,

(MIO_RST_CTL1),10,Type=RSL,MIO,MIO_MIO_RST_CTL1_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_CTL1_HELP,
O,PRST_LINK-Controls whether corresponding controller,Enable,Disable,55,1,MIO_MIO_RST_CTL1_HELP,
O,RST_DONE-Read=only access to controller reset status,Enable,Disable,56,1,MIO_MIO_RST_CTL1_HELP,
O,RST_LINK-Controls whether corresponding controller,Enable,Disable,57,1,MIO_MIO_RST_CTL1_HELP,
O,HOST_MODE-RO access to corresponding strap QLM*_HOST_MODE,Enable,Disable,58,1,MIO_MIO_RST_CTL1_HELP,
T,PRTMODE-Port mode,59,2,Hex,1,MIO_MIO_RST_CTL1_HELP,
O,RST_DRV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,61,1,MIO_MIO_RST_CTL1_HELP,
O,RST_RCV-Controls whether corresponding PERST*_L chip pin,Enable,Disable,62,1,MIO_MIO_RST_CTL1_HELP,
O,RST_CHIP-Controls whether corresponding PERST*_L chip,Enable,Disable,63,1,MIO_MIO_RST_CTL1_HELP,
O,RST_VAL-Read=only access to corresponding PERST*_L pin,Enable,Disable,64,1,MIO_MIO_RST_CTL1_HELP,

(MIO_RST_DELAY),3,Type=RSL,MIO,MIO_MIO_RST_DELAY_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_RST_DELAY_HELP,
T,WARM_RST_DLY-A warm reset immediately causes an early warm,33,16,Hex,4,MIO_MIO_RST_DELAY_HELP,
T,SOFT_RST_DLY-A soft reset immediately causes an early soft,49,16,Hex,4,MIO_MIO_RST_DELAY_HELP,

(MIO_RST_INT),8,MIO Reset Interrupt Register,MIO,MIO_MIO_RST_INT_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_INT_HELP,
O,PERST1-PERST1_L asserted while MIO_RST_CNTL1[RST_RCV]=1,Enable,Disable,55,1,MIO_MIO_RST_INT_HELP,
O,PERST0-PERST0_L asserted while MIO_RST_CNTL0[RST_RCV]=1,Enable,Disable,56,1,MIO_MIO_RST_INT_HELP,
T,Reserved-Reserved,57,4,Hex,1,MIO_MIO_RST_INT_HELP,
O,RST_LINK3-A controller3 link=down/hot=reset occurred while,Enable,Disable,61,1,MIO_MIO_RST_INT_HELP,
O,RST_LINK2-A controller2 link=down/hot=reset occurred while,Enable,Disable,62,1,MIO_MIO_RST_INT_HELP,
O,RST_LINK1-A controller1 link=down/hot=reset occurred while,Enable,Disable,63,1,MIO_MIO_RST_INT_HELP,
O,RST_LINK0-A controller0 link=down/hot=reset occurred while,Enable,Disable,64,1,MIO_MIO_RST_INT_HELP,

(MIO_RST_INT_EN),8,MIO Reset Interrupt Enable Register,MIO,MIO_MIO_RST_INT_EN_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_RST_INT_EN_HELP,
O,PERST1-Controller1 PERST reset interrupt enable,Enable,Disable,55,1,MIO_MIO_RST_INT_EN_HELP,
O,PERST0-Controller0 PERST reset interrupt enable,Enable,Disable,56,1,MIO_MIO_RST_INT_EN_HELP,
T,Reserved-Reserved,57,4,Hex,1,MIO_MIO_RST_INT_EN_HELP,
O,RST_LINK3-Controller3 link=down/hot reset interrupt enable,Enable,Disable,61,1,MIO_MIO_RST_INT_EN_HELP,
O,RST_LINK2-Controller2 link=down/hot reset interrupt enable,Enable,Disable,62,1,MIO_MIO_RST_INT_EN_HELP,
O,RST_LINK1-Controller1 link=down/hot reset interrupt enable,Enable,Disable,63,1,MIO_MIO_RST_INT_EN_HELP,
O,RST_LINK0-Controller0 link=down/hot reset interrupt enable,Enable,Disable,64,1,MIO_MIO_RST_INT_EN_HELP,

(MIO_TWS0_INT),13,MIO_TWSX_INT = TWSX Interrupt Register,MIO,MIO_MIO_TWS0_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS0_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS0_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS0_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS0_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS0_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS0_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS0_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS0_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS0_INT_HELP,

(MIO_TWS1_INT),13,MIO_TWSX_INT = TWSX Interrupt Register,MIO,MIO_MIO_TWS1_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS1_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS1_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS1_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS1_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS1_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS1_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS1_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS1_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS1_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS1_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS1_INT_HELP,

(MIO_TWS0_SW_TWSI),12,MIO_TWSX_SW_TWSI = TWSX Software to TWSI Register,MIO,MIO_MIO_TWS0_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS0_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS0_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_HELP,

(MIO_TWS1_SW_TWSI),12,MIO_TWSX_SW_TWSI = TWSX Software to TWSI Register,MIO,MIO_MIO_TWS1_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS1_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS1_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS1_SW_TWSI_HELP,

(MIO_TWS0_SW_TWSI_EXT),3,MIO_TWSX_SW_TWSI_EXT = TWSX Software to TWSI Extension Register,MIO,MIO_MIO_TWS0_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,

(MIO_TWS1_SW_TWSI_EXT),3,MIO_TWSX_SW_TWSI_EXT = TWSX Software to TWSI Extension Register,MIO,MIO_MIO_TWS1_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,

(MIO_TWS0_TWSI_SW),3,MIO_TWSX_TWSI_SW = TWSX TWSI to Software Register,MIO,MIO_MIO_TWS0_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS0_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,

(MIO_TWS1_TWSI_SW),3,MIO_TWSX_TWSI_SW = TWSX TWSI to Software Register,MIO,MIO_MIO_TWS1_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS1_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS1_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS1_TWSI_SW_HELP,

(MIO_UART0_DLH),2,MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register,MIO,MIO_MIO_UART0_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART0_DLH_HELP,

(MIO_UART1_DLH),2,MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register,MIO,MIO_MIO_UART1_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART1_DLH_HELP,

(MIO_UART0_DLL),2,MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register,MIO,MIO_MIO_UART0_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART0_DLL_HELP,

(MIO_UART1_DLL),2,MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register,MIO,MIO_MIO_UART1_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART1_DLL_HELP,

(MIO_UART0_FAR),2,MIO_UARTX_FAR = MIO UARTX FIFO Access Register,MIO,MIO_MIO_UART0_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART0_FAR_HELP,

(MIO_UART1_FAR),2,MIO_UARTX_FAR = MIO UARTX FIFO Access Register,MIO,MIO_MIO_UART1_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART1_FAR_HELP,

(MIO_UART0_FCR),7,MIO_UARTX_FCR = MIO UARTX FIFO Control Register,MIO,MIO_MIO_UART0_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART0_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART0_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART0_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART0_FCR_HELP,

(MIO_UART1_FCR),7,MIO_UARTX_FCR = MIO UARTX FIFO Control Register,MIO,MIO_MIO_UART1_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART1_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART1_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART1_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART1_FCR_HELP,

(MIO_UART0_HTX),2,MIO_UARTX_HTX = MIO UARTX Halt TX Register,MIO,MIO_MIO_UART0_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART0_HTX_HELP,

(MIO_UART1_HTX),2,MIO_UARTX_HTX = MIO UARTX Halt TX Register,MIO,MIO_MIO_UART1_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART1_HTX_HELP,

(MIO_UART0_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART0_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART0_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART0_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART0_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART0_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART0_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART0_IER_HELP,

(MIO_UART1_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART1_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART1_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART1_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART1_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART1_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART1_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART1_IER_HELP,

(MIO_UART0_IIR),4,MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register,MIO,MIO_MIO_UART0_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IIR_HELP,
T,FEN-FIFO=enabled bits,57,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,IID-Interrupt ID,61,4,Hex,1,MIO_MIO_UART0_IIR_HELP,

(MIO_UART1_IIR),4,MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register,MIO,MIO_MIO_UART1_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IIR_HELP,
T,FEN-FIFO=enabled bits,57,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,IID-Interrupt ID,61,4,Hex,1,MIO_MIO_UART1_IIR_HELP,

(MIO_UART0_LCR),8,MIO_UARTX_LCR = MIO UARTX Line Control Register,MIO,MIO_MIO_UART0_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART0_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART0_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART0_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART0_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART0_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART0_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART0_LCR_HELP,

(MIO_UART1_LCR),8,MIO_UARTX_LCR = MIO UARTX Line Control Register,MIO,MIO_MIO_UART1_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART1_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART1_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART1_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART1_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART1_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART1_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART1_LCR_HELP,

(MIO_UART0_LSR),9,MIO_UARTX_LSR = MIO UARTX Line Status Register,MIO,MIO_MIO_UART0_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART0_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART0_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART0_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART0_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART0_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART0_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART0_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART0_LSR_HELP,

(MIO_UART1_LSR),9,MIO_UARTX_LSR = MIO UARTX Line Status Register,MIO,MIO_MIO_UART1_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART1_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART1_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART1_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART1_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART1_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART1_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART1_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART1_LSR_HELP,

(MIO_UART0_MCR),7,MIO_UARTX_MCR = MIO UARTX Modem Control Register,MIO,MIO_MIO_UART0_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART0_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART0_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART0_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART0_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART0_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART0_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART0_MCR_HELP,

(MIO_UART1_MCR),7,MIO_UARTX_MCR = MIO UARTX Modem Control Register,MIO,MIO_MIO_UART1_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART1_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART1_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART1_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART1_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART1_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART1_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART1_MCR_HELP,

(MIO_UART0_MSR),9,MIO_UARTX_MSR = MIO UARTX Modem Status Register,MIO,MIO_MIO_UART0_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART0_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART0_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART0_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART0_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART0_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART0_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART0_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART0_MSR_HELP,

(MIO_UART1_MSR),9,MIO_UARTX_MSR = MIO UARTX Modem Status Register,MIO,MIO_MIO_UART1_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART1_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART1_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART1_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART1_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART1_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART1_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART1_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART1_MSR_HELP,

(MIO_UART0_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART0_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART0_RBR_HELP,

(MIO_UART1_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART1_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART1_RBR_HELP,

(MIO_UART0_RFL),2,MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register,MIO,MIO_MIO_UART0_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_RFL_HELP,

(MIO_UART1_RFL),2,MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register,MIO,MIO_MIO_UART1_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_RFL_HELP,

(MIO_UART0_RFW),4,MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register,MIO,MIO_MIO_UART0_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART0_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART0_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART0_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART0_RFW_HELP,

(MIO_UART1_RFW),4,MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register,MIO,MIO_MIO_UART1_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART1_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART1_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART1_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART1_RFW_HELP,

(MIO_UART0_SBCR),2,MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register,MIO,MIO_MIO_UART0_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART0_SBCR_HELP,

(MIO_UART1_SBCR),2,MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register,MIO,MIO_MIO_UART1_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART1_SBCR_HELP,

(MIO_UART0_SCR),2,MIO_UARTX_SCR = MIO UARTX Scratchpad Register,MIO,MIO_MIO_UART0_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART0_SCR_HELP,

(MIO_UART1_SCR),2,MIO_UARTX_SCR = MIO UARTX Scratchpad Register,MIO,MIO_MIO_UART1_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART1_SCR_HELP,

(MIO_UART0_SFE),2,MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register,MIO,MIO_MIO_UART0_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART0_SFE_HELP,

(MIO_UART1_SFE),2,MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register,MIO,MIO_MIO_UART1_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART1_SFE_HELP,

(MIO_UART0_SRR),4,MIO_UARTX_SRR = MIO UARTX Software Reset Register,MIO,MIO_MIO_UART0_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART0_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART0_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART0_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART0_SRR_HELP,

(MIO_UART1_SRR),4,MIO_UARTX_SRR = MIO UARTX Software Reset Register,MIO,MIO_MIO_UART1_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART1_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART1_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART1_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART1_SRR_HELP,

(MIO_UART0_SRT),2,MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register,MIO,MIO_MIO_UART0_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART0_SRT_HELP,

(MIO_UART1_SRT),2,MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register,MIO,MIO_MIO_UART1_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART1_SRT_HELP,

(MIO_UART0_SRTS),2,MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register,MIO,MIO_MIO_UART0_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART0_SRTS_HELP,

(MIO_UART1_SRTS),2,MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register,MIO,MIO_MIO_UART1_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART1_SRTS_HELP,

(MIO_UART0_STT),2,MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register,MIO,MIO_MIO_UART0_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART0_STT_HELP,

(MIO_UART1_STT),2,MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register,MIO,MIO_MIO_UART1_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART1_STT_HELP,

(MIO_UART0_TFL),2,MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register,MIO,MIO_MIO_UART0_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_TFL_HELP,

(MIO_UART1_TFL),2,MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register,MIO,MIO_MIO_UART1_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_TFL_HELP,

(MIO_UART0_TFR),2,MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register,MIO,MIO_MIO_UART0_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART0_TFR_HELP,

(MIO_UART1_TFR),2,MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register,MIO,MIO_MIO_UART1_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART1_TFR_HELP,

(MIO_UART0_THR),2,MIO_UARTX_THR = MIO UARTX Transmit Holding Register,MIO,MIO_MIO_UART0_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART0_THR_HELP,

(MIO_UART1_THR),2,MIO_UARTX_THR = MIO UARTX Transmit Holding Register,MIO,MIO_MIO_UART1_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART1_THR_HELP,

(MIO_UART0_USR),6,MIO_UARTX_USR = MIO UARTX UART Status Register,MIO,MIO_MIO_UART0_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART0_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART0_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART0_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART0_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART0_USR_HELP,
O,BUSY-Busy bit (always 0 in PASS3),Enable,Disable,64,1,MIO_MIO_UART0_USR_HELP,

(MIO_UART1_USR),6,MIO_UARTX_USR = MIO UARTX UART Status Register,MIO,MIO_MIO_UART1_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART1_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART1_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART1_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART1_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART1_USR_HELP,
O,BUSY-Busy bit (always 0 in PASS3),Enable,Disable,64,1,MIO_MIO_UART1_USR_HELP,

(MIX0_BIST),7,MIX BIST Register,MIX,MIX_MIX0_BIST_HELP
T,Reserved-Reserved,1,58,Hex,15,MIX_MIX0_BIST_HELP,
O,OPFDAT-Bist Results for AGO OPF Buffer RAM,Enable,Disable,59,1,MIX_MIX0_BIST_HELP,
O,MRGDAT-Bist Results for AGI MRG Buffer RAM,Enable,Disable,60,1,MIX_MIX0_BIST_HELP,
O,MRQDAT-Bist Results for NBR CSR RdReq RAM,Enable,Disable,61,1,MIX_MIX0_BIST_HELP,
O,IPFDAT-Bist Results for MIX Inbound Packet RAM,Enable,Disable,62,1,MIX_MIX0_BIST_HELP,
O,IRFDAT-Bist Results for MIX I=Ring Entry RAM,Enable,Disable,63,1,MIX_MIX0_BIST_HELP,
O,ORFDAT-Bist Results for MIX O=Ring Entry RAM,Enable,Disable,64,1,MIX_MIX0_BIST_HELP,

(MIX1_BIST),7,MIX BIST Register,MIX,MIX_MIX1_BIST_HELP
T,Reserved-Reserved,1,58,Hex,15,MIX_MIX1_BIST_HELP,
O,OPFDAT-Bist Results for AGO OPF Buffer RAM,Enable,Disable,59,1,MIX_MIX1_BIST_HELP,
O,MRGDAT-Bist Results for AGI MRG Buffer RAM,Enable,Disable,60,1,MIX_MIX1_BIST_HELP,
O,MRQDAT-Bist Results for NBR CSR RdReq RAM,Enable,Disable,61,1,MIX_MIX1_BIST_HELP,
O,IPFDAT-Bist Results for MIX Inbound Packet RAM,Enable,Disable,62,1,MIX_MIX1_BIST_HELP,
O,IRFDAT-Bist Results for MIX I=Ring Entry RAM,Enable,Disable,63,1,MIX_MIX1_BIST_HELP,
O,ORFDAT-Bist Results for MIX O=Ring Entry RAM,Enable,Disable,64,1,MIX_MIX1_BIST_HELP,

(MIX0_CTL),9,MIX Control Register,MIX,MIX_MIX0_CTL_HELP
T,Reserved-Reserved,1,52,Hex,13,MIX_MIX0_CTL_HELP,
T,TS_THRESH-TimeStamp Interrupt Threshold,53,4,Hex,1,MIX_MIX0_CTL_HELP,
O,CRC_STRIP-HW CRC Strip Enable,Enable,Disable,57,1,MIX_MIX0_CTL_HELP,
O,BUSY-MIX Busy Status bit,Enable,Disable,58,1,MIX_MIX0_CTL_HELP,
O,EN-MIX Enable bit,Enable,Disable,59,1,MIX_MIX0_CTL_HELP,
O,RESET-MIX Soft Reset,Enable,Disable,60,1,MIX_MIX0_CTL_HELP,
O,LENDIAN-Packet Little Endian Mode,Enable,Disable,61,1,MIX_MIX0_CTL_HELP,
O,NBTARB-MIX CB=Request Arbitration Mode.,Enable,Disable,62,1,MIX_MIX0_CTL_HELP,
T,MRQ_HWM-MIX CB=Request FIFO Programmable High Water Mark.,63,2,Hex,1,MIX_MIX0_CTL_HELP,

(MIX1_CTL),9,MIX Control Register,MIX,MIX_MIX1_CTL_HELP
T,Reserved-Reserved,1,52,Hex,13,MIX_MIX1_CTL_HELP,
T,TS_THRESH-TimeStamp Interrupt Threshold,53,4,Hex,1,MIX_MIX1_CTL_HELP,
O,CRC_STRIP-HW CRC Strip Enable,Enable,Disable,57,1,MIX_MIX1_CTL_HELP,
O,BUSY-MIX Busy Status bit,Enable,Disable,58,1,MIX_MIX1_CTL_HELP,
O,EN-MIX Enable bit,Enable,Disable,59,1,MIX_MIX1_CTL_HELP,
O,RESET-MIX Soft Reset,Enable,Disable,60,1,MIX_MIX1_CTL_HELP,
O,LENDIAN-Packet Little Endian Mode,Enable,Disable,61,1,MIX_MIX1_CTL_HELP,
O,NBTARB-MIX CB=Request Arbitration Mode.,Enable,Disable,62,1,MIX_MIX1_CTL_HELP,
T,MRQ_HWM-MIX CB=Request FIFO Programmable High Water Mark.,63,2,Hex,1,MIX_MIX1_CTL_HELP,

(MIX0_INTENA),9,MIX Local Interrupt Enable Mask Register,MIX,MIX_MIX0_INTENA_HELP
T,Reserved-Reserved,1,56,Hex,14,MIX_MIX0_INTENA_HELP,
O,TSENA-TimeStamp Interrupt Enable,Enable,Disable,57,1,MIX_MIX0_INTENA_HELP,
O,ORUNENA-ORCNT UnderFlow Detected Enable,Enable,Disable,58,1,MIX_MIX0_INTENA_HELP,
O,IRUNENA-IRCNT UnderFlow Interrupt Enable,Enable,Disable,59,1,MIX_MIX0_INTENA_HELP,
O,DATA_DRPENA-Data was dropped due to RX FIFO full Interrupt,Enable,Disable,60,1,MIX_MIX0_INTENA_HELP,
O,ITHENA-Inbound Ring Threshold Exceeded Interrupt Enable,Enable,Disable,61,1,MIX_MIX0_INTENA_HELP,
O,OTHENA-Outbound Ring Threshold Exceeded Interrupt Enable,Enable,Disable,62,1,MIX_MIX0_INTENA_HELP,
O,IVFENA-Inbound DoorBell(IDBELL) Overflow Detected,Enable,Disable,63,1,MIX_MIX0_INTENA_HELP,
O,OVFENA-Outbound DoorBell(ODBELL) Overflow Interrupt Enable,Enable,Disable,64,1,MIX_MIX0_INTENA_HELP,

(MIX1_INTENA),9,MIX Local Interrupt Enable Mask Register,MIX,MIX_MIX1_INTENA_HELP
T,Reserved-Reserved,1,56,Hex,14,MIX_MIX1_INTENA_HELP,
O,TSENA-TimeStamp Interrupt Enable,Enable,Disable,57,1,MIX_MIX1_INTENA_HELP,
O,ORUNENA-ORCNT UnderFlow Detected Enable,Enable,Disable,58,1,MIX_MIX1_INTENA_HELP,
O,IRUNENA-IRCNT UnderFlow Interrupt Enable,Enable,Disable,59,1,MIX_MIX1_INTENA_HELP,
O,DATA_DRPENA-Data was dropped due to RX FIFO full Interrupt,Enable,Disable,60,1,MIX_MIX1_INTENA_HELP,
O,ITHENA-Inbound Ring Threshold Exceeded Interrupt Enable,Enable,Disable,61,1,MIX_MIX1_INTENA_HELP,
O,OTHENA-Outbound Ring Threshold Exceeded Interrupt Enable,Enable,Disable,62,1,MIX_MIX1_INTENA_HELP,
O,IVFENA-Inbound DoorBell(IDBELL) Overflow Detected,Enable,Disable,63,1,MIX_MIX1_INTENA_HELP,
O,OVFENA-Outbound DoorBell(ODBELL) Overflow Interrupt Enable,Enable,Disable,64,1,MIX_MIX1_INTENA_HELP,

(MIX0_IRCNT),2,MIX I-Ring Pending Packet Counter,MIX,MIX_MIX0_IRCNT_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX0_IRCNT_HELP,
T,IRCNT-Pending \# of I=Ring Packets.,45,20,Hex,5,MIX_MIX0_IRCNT_HELP,

(MIX1_IRCNT),2,MIX I-Ring Pending Packet Counter,MIX,MIX_MIX1_IRCNT_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX1_IRCNT_HELP,
T,IRCNT-Pending \# of I=Ring Packets.,45,20,Hex,5,MIX_MIX1_IRCNT_HELP,

(MIX0_IRHWM),3,MIX I-Ring High-Water Mark Threshold Register,MIX,MIX_MIX0_IRHWM_HELP
T,Reserved-Reserved,1,24,Hex,6,MIX_MIX0_IRHWM_HELP,
T,IBPLWM-I=Ring BackPressure Low Water Mark Threshold.,25,20,Hex,5,MIX_MIX0_IRHWM_HELP,
T,IRHWM-I=Ring Entry High Water Mark Threshold.,45,20,Hex,5,MIX_MIX0_IRHWM_HELP,

(MIX1_IRHWM),3,MIX I-Ring High-Water Mark Threshold Register,MIX,MIX_MIX1_IRHWM_HELP
T,Reserved-Reserved,1,24,Hex,6,MIX_MIX1_IRHWM_HELP,
T,IBPLWM-I=Ring BackPressure Low Water Mark Threshold.,25,20,Hex,5,MIX_MIX1_IRHWM_HELP,
T,IRHWM-I=Ring Entry High Water Mark Threshold.,45,20,Hex,5,MIX_MIX1_IRHWM_HELP,

(MIX0_IRING1),4,MIX Inbound Ring Register \#1,MIX,MIX_MIX0_IRING1_HELP
T,Reserved-Reserved,1,4,Hex,1,MIX_MIX0_IRING1_HELP,
T,ISIZE-Represents the Inbound Ring Buffer's Size(in 8B,5,20,Hex,5,MIX_MIX0_IRING1_HELP,
T,IBASE-Represents the 8B=aligned base address of the first,25,37,Hex,10,MIX_MIX0_IRING1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIX_MIX0_IRING1_HELP,

(MIX1_IRING1),4,MIX Inbound Ring Register \#1,MIX,MIX_MIX1_IRING1_HELP
T,Reserved-Reserved,1,4,Hex,1,MIX_MIX1_IRING1_HELP,
T,ISIZE-Represents the Inbound Ring Buffer's Size(in 8B,5,20,Hex,5,MIX_MIX1_IRING1_HELP,
T,IBASE-Represents the 8B=aligned base address of the first,25,37,Hex,10,MIX_MIX1_IRING1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIX_MIX1_IRING1_HELP,

(MIX0_IRING2),4,MIX Inbound Ring Register \#2,MIX,MIX_MIX0_IRING2_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX0_IRING2_HELP,
T,ITLPTR-The Inbound Ring Tail Pointer selects the I=Ring,13,20,Hex,5,MIX_MIX0_IRING2_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX0_IRING2_HELP,
T,IDBELL-Represents the cumulative total of pending,45,20,Hex,5,MIX_MIX0_IRING2_HELP,

(MIX1_IRING2),4,MIX Inbound Ring Register \#2,MIX,MIX_MIX1_IRING2_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX1_IRING2_HELP,
T,ITLPTR-The Inbound Ring Tail Pointer selects the I=Ring,13,20,Hex,5,MIX_MIX1_IRING2_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX1_IRING2_HELP,
T,IDBELL-Represents the cumulative total of pending,45,20,Hex,5,MIX_MIX1_IRING2_HELP,

(MIX0_ISR),9,MIX Interrupt/Status Register,MIX,MIX_MIX0_ISR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIX_MIX0_ISR_HELP,
O,TS-TimeStamp Interrupt,Enable,Disable,57,1,MIX_MIX0_ISR_HELP,
O,ORUN-ORCNT UnderFlow Detected,Enable,Disable,58,1,MIX_MIX0_ISR_HELP,
O,IRUN-IRCNT UnderFlow Detected,Enable,Disable,59,1,MIX_MIX0_ISR_HELP,
O,DATA_DRP-Data was dropped due to RX FIFO full,Enable,Disable,60,1,MIX_MIX0_ISR_HELP,
O,IRTHRESH-Inbound Ring Packet Threshold Exceeded,Enable,Disable,61,1,MIX_MIX0_ISR_HELP,
O,ORTHRESH-Outbound Ring Packet Threshold Exceeded,Enable,Disable,62,1,MIX_MIX0_ISR_HELP,
O,IDBLOVF-Inbound DoorBell(IDBELL) Overflow Detected,Enable,Disable,63,1,MIX_MIX0_ISR_HELP,
O,ODBLOVF-Outbound DoorBell(ODBELL) Overflow Detected,Enable,Disable,64,1,MIX_MIX0_ISR_HELP,

(MIX1_ISR),9,MIX Interrupt/Status Register,MIX,MIX_MIX1_ISR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIX_MIX1_ISR_HELP,
O,TS-TimeStamp Interrupt,Enable,Disable,57,1,MIX_MIX1_ISR_HELP,
O,ORUN-ORCNT UnderFlow Detected,Enable,Disable,58,1,MIX_MIX1_ISR_HELP,
O,IRUN-IRCNT UnderFlow Detected,Enable,Disable,59,1,MIX_MIX1_ISR_HELP,
O,DATA_DRP-Data was dropped due to RX FIFO full,Enable,Disable,60,1,MIX_MIX1_ISR_HELP,
O,IRTHRESH-Inbound Ring Packet Threshold Exceeded,Enable,Disable,61,1,MIX_MIX1_ISR_HELP,
O,ORTHRESH-Outbound Ring Packet Threshold Exceeded,Enable,Disable,62,1,MIX_MIX1_ISR_HELP,
O,IDBLOVF-Inbound DoorBell(IDBELL) Overflow Detected,Enable,Disable,63,1,MIX_MIX1_ISR_HELP,
O,ODBLOVF-Outbound DoorBell(ODBELL) Overflow Detected,Enable,Disable,64,1,MIX_MIX1_ISR_HELP,

(MIX0_ORCNT),2,MIX O-Ring Packets Sent Counter,MIX,MIX_MIX0_ORCNT_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX0_ORCNT_HELP,
T,ORCNT-Pending \# of O=Ring Packets.,45,20,Hex,5,MIX_MIX0_ORCNT_HELP,

(MIX1_ORCNT),2,MIX O-Ring Packets Sent Counter,MIX,MIX_MIX1_ORCNT_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX1_ORCNT_HELP,
T,ORCNT-Pending \# of O=Ring Packets.,45,20,Hex,5,MIX_MIX1_ORCNT_HELP,

(MIX0_ORHWM),2,MIX O-Ring High-Water Mark Threshold Register,MIX,MIX_MIX0_ORHWM_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX0_ORHWM_HELP,
T,ORHWM-O=Ring Entry High Water Mark Threshold.,45,20,Hex,5,MIX_MIX0_ORHWM_HELP,

(MIX1_ORHWM),2,MIX O-Ring High-Water Mark Threshold Register,MIX,MIX_MIX1_ORHWM_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX1_ORHWM_HELP,
T,ORHWM-O=Ring Entry High Water Mark Threshold.,45,20,Hex,5,MIX_MIX1_ORHWM_HELP,

(MIX0_ORING1),4,MIX Outbound Ring Register \#1,MIX,MIX_MIX0_ORING1_HELP
T,Reserved-Reserved,1,4,Hex,1,MIX_MIX0_ORING1_HELP,
T,OSIZE-Represents the Outbound Ring Buffer's Size(in 8B,5,20,Hex,5,MIX_MIX0_ORING1_HELP,
T,OBASE-Represents the 8B=aligned base address of the first,25,37,Hex,10,MIX_MIX0_ORING1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIX_MIX0_ORING1_HELP,

(MIX1_ORING1),4,MIX Outbound Ring Register \#1,MIX,MIX_MIX1_ORING1_HELP
T,Reserved-Reserved,1,4,Hex,1,MIX_MIX1_ORING1_HELP,
T,OSIZE-Represents the Outbound Ring Buffer's Size(in 8B,5,20,Hex,5,MIX_MIX1_ORING1_HELP,
T,OBASE-Represents the 8B=aligned base address of the first,25,37,Hex,10,MIX_MIX1_ORING1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIX_MIX1_ORING1_HELP,

(MIX0_ORING2),4,MIX Outbound Ring Register \#2,MIX,MIX_MIX0_ORING2_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX0_ORING2_HELP,
T,OTLPTR-The Outbound Ring Tail Pointer selects the O=Ring,13,20,Hex,5,MIX_MIX0_ORING2_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX0_ORING2_HELP,
T,ODBELL-Represents the cumulative total of pending,45,20,Hex,5,MIX_MIX0_ORING2_HELP,

(MIX1_ORING2),4,MIX Outbound Ring Register \#2,MIX,MIX_MIX1_ORING2_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX1_ORING2_HELP,
T,OTLPTR-The Outbound Ring Tail Pointer selects the O=Ring,13,20,Hex,5,MIX_MIX1_ORING2_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX1_ORING2_HELP,
T,ODBELL-Represents the cumulative total of pending,45,20,Hex,5,MIX_MIX1_ORING2_HELP,

(MIX0_REMCNT),4,MIX Ring Buffer Remainder Counts (useful for HW debug only),MIX,MIX_MIX0_REMCNT_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX0_REMCNT_HELP,
T,IREMCNT-Remaining I=Ring Buffer Count,13,20,Hex,5,MIX_MIX0_REMCNT_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX0_REMCNT_HELP,
T,OREMCNT-Remaining O=Ring Buffer Count,45,20,Hex,5,MIX_MIX0_REMCNT_HELP,

(MIX1_REMCNT),4,MIX Ring Buffer Remainder Counts (useful for HW debug only),MIX,MIX_MIX1_REMCNT_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX1_REMCNT_HELP,
T,IREMCNT-Remaining I=Ring Buffer Count,13,20,Hex,5,MIX_MIX1_REMCNT_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX1_REMCNT_HELP,
T,OREMCNT-Remaining O=Ring Buffer Count,45,20,Hex,5,MIX_MIX1_REMCNT_HELP,

(MIX0_TSCTL),6,MIX TimeStamp Control Register,MIX,MIX_MIX0_TSCTL_HELP
T,Reserved-Reserved,1,43,Hex,11,MIX_MIX0_TSCTL_HELP,
T,TSAVL-# of MIX TimeStamp Entries Available for use,44,5,Hex,2,MIX_MIX0_TSCTL_HELP,
T,Reserved-Reserved,49,3,Hex,1,MIX_MIX0_TSCTL_HELP,
T,TSTOT-# of pending MIX TimeStamp Requests in=flight,52,5,Hex,2,MIX_MIX0_TSCTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,MIX_MIX0_TSCTL_HELP,
T,TSCNT-# of pending MIX TimeStamp Interrupts,60,5,Hex,2,MIX_MIX0_TSCTL_HELP,

(MIX1_TSCTL),6,MIX TimeStamp Control Register,MIX,MIX_MIX1_TSCTL_HELP
T,Reserved-Reserved,1,43,Hex,11,MIX_MIX1_TSCTL_HELP,
T,TSAVL-# of MIX TimeStamp Entries Available for use,44,5,Hex,2,MIX_MIX1_TSCTL_HELP,
T,Reserved-Reserved,49,3,Hex,1,MIX_MIX1_TSCTL_HELP,
T,TSTOT-# of pending MIX TimeStamp Requests in=flight,52,5,Hex,2,MIX_MIX1_TSCTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,MIX_MIX1_TSCTL_HELP,
T,TSCNT-# of pending MIX TimeStamp Interrupts,60,5,Hex,2,MIX_MIX1_TSCTL_HELP,

(MIX0_TSTAMP),1,MIX TimeStamp Register,MIX,MIX_MIX0_TSTAMP_HELP
T,TSTAMP-MIX TimeStamp Value,1,64,Hex,16,MIX_MIX0_TSTAMP_HELP,

(MIX1_TSTAMP),1,MIX TimeStamp Register,MIX,MIX_MIX1_TSTAMP_HELP
T,TSTAMP-MIX TimeStamp Value,1,64,Hex,16,MIX_MIX1_TSTAMP_HELP,

(MPI_CFG),16,SPI_MPI interface,MPI,MPI_MPI_CFG_HELP
T,Reserved-Reserved,1,35,Hex,9,MPI_MPI_CFG_HELP,
T,CLKDIV-Fspi_clk = Fsclk / (2 * CLKDIV)                    |          NS,36,13,Hex,4,MPI_MPI_CFG_HELP,
O,CSENA3-If 0 UART1_RTS_L/SPI_CS3_L pin is UART pin        |          NS,Enable,Disable,49,1,MPI_MPI_CFG_HELP,
O,CSENA2-If 0 UART0_RTS_L/SPI_CS2_L pin is UART pin        |          NS,Enable,Disable,50,1,MPI_MPI_CFG_HELP,
T,Reserved-Reserved,51,2,Hex,1,MPI_MPI_CFG_HELP,
O,CSLATE-If 0 SPI_CS asserts 1/2 SCLK before transaction   |          NS,Enable,Disable,53,1,MPI_MPI_CFG_HELP,
O,TRITX-If 0 SPI_DO pin is driven when slave is not       |          NS,Enable,Disable,54,1,MPI_MPI_CFG_HELP,
T,IDLECLKS-Guarantee IDLECLKS idle sclk cycles between        |          NS,55,2,Hex,1,MPI_MPI_CFG_HELP,
O,CSHI-If 0 CS is low asserted                           |          NS,Enable,Disable,57,1,MPI_MPI_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,MPI_MPI_CFG_HELP,
O,INT_ENA-If 0 polling is required                          |          NS,Enable,Disable,59,1,MPI_MPI_CFG_HELP,
O,LSBFIRST-If 0 shift MSB first                              |          NS,Enable,Disable,60,1,MPI_MPI_CFG_HELP,
O,WIREOR-If 0 SPI_DO and SPI_DI are separate wires (SPI)   |          NS,Enable,Disable,61,1,MPI_MPI_CFG_HELP,
O,CLK_CONT-If 0 clock idles to value given by IDLELO after   |          NS,Enable,Disable,62,1,MPI_MPI_CFG_HELP,
O,IDLELO-If 0 SPI_CLK idles high 1st transition is hi=>lo |          NS,Enable,Disable,63,1,MPI_MPI_CFG_HELP,
O,ENABLE-If 0 UART0_DTR_L/SPI_DO UART0_DCD_L/SPI_DI       |          NS,Enable,Disable,64,1,MPI_MPI_CFG_HELP,

(MPI_DAT0),2,Type=NCB,MPI,MPI_MPI_DAT0_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT0_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT0_HELP,

(MPI_DAT1),2,Type=NCB,MPI,MPI_MPI_DAT1_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT1_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT1_HELP,

(MPI_DAT2),2,Type=NCB,MPI,MPI_MPI_DAT2_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT2_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT2_HELP,

(MPI_DAT3),2,Type=NCB,MPI,MPI_MPI_DAT3_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT3_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT3_HELP,

(MPI_DAT4),2,Type=NCB,MPI,MPI_MPI_DAT4_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT4_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT4_HELP,

(MPI_DAT5),2,Type=NCB,MPI,MPI_MPI_DAT5_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT5_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT5_HELP,

(MPI_DAT6),2,Type=NCB,MPI,MPI_MPI_DAT6_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT6_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT6_HELP,

(MPI_DAT7),2,Type=NCB,MPI,MPI_MPI_DAT7_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT7_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT7_HELP,

(MPI_DAT8),2,Type=NCB,MPI,MPI_MPI_DAT8_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT8_HELP,
T,DATA-Data to transmit/received                          |           NS,57,8,Hex,2,MPI_MPI_DAT8_HELP,

(MPI_STS),4,Type=NCB,MPI,MPI_MPI_STS_HELP
T,Reserved-Reserved,1,51,Hex,13,MPI_MPI_STS_HELP,
T,RXNUM-Number of bytes written for transaction            |          NS,52,5,Hex,2,MPI_MPI_STS_HELP,
T,Reserved-Reserved,57,7,Hex,2,MPI_MPI_STS_HELP,
O,BUSY-If 0 no MPI transaction in progress               |          NS,Enable,Disable,64,1,MPI_MPI_STS_HELP,

(MPI_TX),8,Type=NCB,MPI,MPI_MPI_TX_HELP
T,Reserved-Reserved,1,42,Hex,11,MPI_MPI_TX_HELP,
T,CSID-Which CS to assert for this transaction            |          NS,43,2,Hex,1,MPI_MPI_TX_HELP,
T,Reserved-Reserved,45,3,Hex,1,MPI_MPI_TX_HELP,
O,LEAVECS-If 0 deassert CS after transaction is done        |          NS,Enable,Disable,48,1,MPI_MPI_TX_HELP,
T,Reserved-Reserved,49,3,Hex,1,MPI_MPI_TX_HELP,
T,TXNUM-Number of bytes to transmit                        |          NS,52,5,Hex,2,MPI_MPI_TX_HELP,
T,Reserved-Reserved,57,3,Hex,1,MPI_MPI_TX_HELP,
T,TOTNUM-Number of bytes to shift (transmit + receive)      |          NS,60,5,Hex,2,MPI_MPI_TX_HELP,

(NDF_BT_PG_INFO),4,Type=NCB,NDF,NDF_NDF_BT_PG_INFO_HELP
T,Reserved-Reserved,1,53,Hex,14,NDF_NDF_BT_PG_INFO_HELP,
T,T_MULT-Boot time TIM_MULT[3:0] field of SET__TM_PAR[63:0],54,4,Hex,1,NDF_NDF_BT_PG_INFO_HELP,
T,ADR_CYC-# of column address cycles,58,4,Hex,1,NDF_NDF_BT_PG_INFO_HELP,
T,SIZE-bytes per page in the nand device,62,3,Hex,1,NDF_NDF_BT_PG_INFO_HELP,

(NDF_CMD),1,Type=NCB,NDF,NDF_NDF_CMD_HELP
T,NF_CMD-8 Command Bytes,1,64,Hex,16,NDF_NDF_CMD_HELP,

(NDF_DRBELL),2,Type=NCB,NDF,NDF_NDF_DRBELL_HELP
T,Reserved-Reserved,1,56,Hex,14,NDF_NDF_DRBELL_HELP,
T,CNT-Doorbell count register 2's complement 8 bit value,57,8,Hex,2,NDF_NDF_DRBELL_HELP,

(NDF_ECC_CNT),3,Type=NCB,NDF,NDF_NDF_ECC_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,NDF_NDF_ECC_CNT_HELP,
T,XOR_ECC-result of XOR of ecc read bytes and ecc genarated,33,24,Hex,6,NDF_NDF_ECC_CNT_HELP,
T,ECC_ERR-Count = \# of 1 bit errors fixed during boot,57,8,Hex,2,NDF_NDF_ECC_CNT_HELP,

(NDF_INT),8,Type=NCB,NDF,NDF_NDF_INT_HELP
T,Reserved-Reserved,1,57,Hex,15,NDF_NDF_INT_HELP,
O,OVRF-NDF_CMD write when fifo is full. Generally a,Enable,Disable,58,1,NDF_NDF_INT_HELP,
O,ECC_MULT-Multi bit ECC error detected during boot,Enable,Disable,59,1,NDF_NDF_INT_HELP,
O,ECC_1BIT-Single bit ECC error detected and fixed during boot,Enable,Disable,60,1,NDF_NDF_INT_HELP,
O,SM_BAD-One of the state machines in a bad state,Enable,Disable,61,1,NDF_NDF_INT_HELP,
O,WDOG-Watch Dog timer expired during command execution,Enable,Disable,62,1,NDF_NDF_INT_HELP,
O,FULL-Command fifo is full,Enable,Disable,63,1,NDF_NDF_INT_HELP,
O,EMPTY-Command fifo is empty,Enable,Disable,64,1,NDF_NDF_INT_HELP,

(NDF_INT_EN),8,Type=NCB,NDF,NDF_NDF_INT_EN_HELP
T,Reserved-Reserved,1,57,Hex,15,NDF_NDF_INT_EN_HELP,
O,OVRF-Wrote to a full command fifo,Enable,Disable,58,1,NDF_NDF_INT_EN_HELP,
O,ECC_MULT-Multi bit ECC error detected during boot,Enable,Disable,59,1,NDF_NDF_INT_EN_HELP,
O,ECC_1BIT-Single bit ECC error detected and fixed during boot,Enable,Disable,60,1,NDF_NDF_INT_EN_HELP,
O,SM_BAD-One of the state machines in a bad state,Enable,Disable,61,1,NDF_NDF_INT_EN_HELP,
O,WDOG-Watch Dog timer expired during command execution,Enable,Disable,62,1,NDF_NDF_INT_EN_HELP,
O,FULL-Command fifo is full,Enable,Disable,63,1,NDF_NDF_INT_EN_HELP,
O,EMPTY-Command fifo is empty,Enable,Disable,64,1,NDF_NDF_INT_EN_HELP,

(NDF_MISC),12,Type=NCB,NDF,NDF_NDF_MISC_HELP
T,Reserved-Reserved,1,36,Hex,9,NDF_NDF_MISC_HELP,
O,MB_DIS-Disable multibit error hangs and allow boot loads,Enable,Disable,37,1,NDF_NDF_MISC_HELP,
T,NBR_HWM-Hi Water mark for NBR fifo or load/stores,38,3,Hex,1,NDF_NDF_MISC_HELP,
T,WAIT_CNT-WAIT input filter count,41,6,Hex,2,NDF_NDF_MISC_HELP,
T,FR_BYT-Number of unfilled Command fifo bytes,47,11,Hex,3,NDF_NDF_MISC_HELP,
O,RD_DONE-This W1C bit is set to 1 by HW when it completes,Enable,Disable,58,1,NDF_NDF_MISC_HELP,
O,RD_VAL-This RO bit is set to 1 by HW when it reads next 8,Enable,Disable,59,1,NDF_NDF_MISC_HELP,
O,RD_CMD-When 1 HW reads out contents of the Command fifo 8,Enable,Disable,60,1,NDF_NDF_MISC_HELP,
O,BT_DMA-When set to 1 boot time dma is enabled,Enable,Disable,61,1,NDF_NDF_MISC_HELP,
O,BT_DIS-When boot operation is over SW must set to 1,Enable,Disable,62,1,NDF_NDF_MISC_HELP,
O,EX_DIS-When set to 1 suspends execution of commands at,Enable,Disable,63,1,NDF_NDF_MISC_HELP,
O,RST_FF-1=reset command fifo to make it empty,Enable,Disable,64,1,NDF_NDF_MISC_HELP,

(NDF_ST_REG),8,Type=NCB,NDF,NDF_NDF_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,NDF_NDF_ST_REG_HELP,
O,EXE_IDLE-Command Execution status 1=IDLE 0=Busy,Enable,Disable,49,1,NDF_NDF_ST_REG_HELP,
T,EXE_SM-Command Execution State machine states,50,4,Hex,1,NDF_NDF_ST_REG_HELP,
T,BT_SM-Boot load and Boot dma State machine states,54,4,Hex,1,NDF_NDF_ST_REG_HELP,
O,RD_FF_BAD-CMD fifo read back State machine in bad state,Enable,Disable,58,1,NDF_NDF_ST_REG_HELP,
T,RD_FF-CMD fifo read back State machine states,59,2,Hex,1,NDF_NDF_ST_REG_HELP,
O,MAIN_BAD-Main State machine in bad state,Enable,Disable,61,1,NDF_NDF_ST_REG_HELP,
T,MAIN_SM-Main State machine states,62,3,Hex,1,NDF_NDF_ST_REG_HELP,

(PCS0_AN000_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN000_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN000_ADV_REG_HELP,

(PCS0_AN001_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN001_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN001_ADV_REG_HELP,

(PCS0_AN002_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN002_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN002_ADV_REG_HELP,

(PCS0_AN003_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN003_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN003_ADV_REG_HELP,

(PCS1_AN000_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN000_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN000_ADV_REG_HELP,

(PCS1_AN001_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN001_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN001_ADV_REG_HELP,

(PCS1_AN002_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN002_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN002_ADV_REG_HELP,

(PCS1_AN003_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN003_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN003_ADV_REG_HELP,

(PCS0_AN000_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN000_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN000_EXT_ST_REG_HELP,

(PCS0_AN001_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN001_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN001_EXT_ST_REG_HELP,

(PCS0_AN002_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN002_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN002_EXT_ST_REG_HELP,

(PCS0_AN003_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN003_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN003_EXT_ST_REG_HELP,

(PCS1_AN000_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN000_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN000_EXT_ST_REG_HELP,

(PCS1_AN001_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN001_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN001_EXT_ST_REG_HELP,

(PCS1_AN002_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN002_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN002_EXT_ST_REG_HELP,

(PCS1_AN003_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN003_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN003_EXT_ST_REG_HELP,

(PCS0_AN000_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN000_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN000_LP_ABIL_REG_HELP,

(PCS0_AN001_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN001_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN001_LP_ABIL_REG_HELP,

(PCS0_AN002_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN002_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN002_LP_ABIL_REG_HELP,

(PCS0_AN003_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN003_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN003_LP_ABIL_REG_HELP,

(PCS1_AN000_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN000_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN000_LP_ABIL_REG_HELP,

(PCS1_AN001_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN001_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN001_LP_ABIL_REG_HELP,

(PCS1_AN002_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN002_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN002_LP_ABIL_REG_HELP,

(PCS1_AN003_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN003_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN003_LP_ABIL_REG_HELP,

(PCS0_AN000_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN000_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN000_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN000_RESULTS_REG_HELP,

(PCS0_AN001_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN001_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN001_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN001_RESULTS_REG_HELP,

(PCS0_AN002_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN002_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN002_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN002_RESULTS_REG_HELP,

(PCS0_AN003_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN003_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN003_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN003_RESULTS_REG_HELP,

(PCS1_AN000_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN000_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN000_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN000_RESULTS_REG_HELP,

(PCS1_AN001_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN001_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN001_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN001_RESULTS_REG_HELP,

(PCS1_AN002_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN002_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN002_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN002_RESULTS_REG_HELP,

(PCS1_AN003_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN003_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN003_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN003_RESULTS_REG_HELP,

(PCS0_INT000_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT000_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT000_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT000_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT000_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT000_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT000_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT000_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT000_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT000_EN_REG_HELP,

(PCS0_INT001_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT001_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT001_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT001_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT001_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT001_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT001_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT001_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT001_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT001_EN_REG_HELP,

(PCS0_INT002_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT002_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT002_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT002_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT002_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT002_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT002_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT002_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT002_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT002_EN_REG_HELP,

(PCS0_INT003_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT003_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT003_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT003_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT003_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT003_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT003_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT003_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT003_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT003_EN_REG_HELP,

(PCS1_INT000_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT000_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT000_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT000_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT000_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT000_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT000_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT000_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT000_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT000_EN_REG_HELP,

(PCS1_INT001_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT001_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT001_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT001_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT001_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT001_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT001_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT001_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT001_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT001_EN_REG_HELP,

(PCS1_INT002_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT002_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT002_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT002_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT002_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT002_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT002_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT002_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT002_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT002_EN_REG_HELP,

(PCS1_INT003_EN_REG),14,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT003_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT003_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT003_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT003_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT003_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT003_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT003_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT003_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT003_EN_REG_HELP,

(PCS0_INT000_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT000_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT000_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT000_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT000_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT000_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT000_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT000_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT000_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT000_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT000_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT000_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT000_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT000_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT000_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT000_REG_HELP,

(PCS0_INT001_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT001_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT001_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT001_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT001_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT001_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT001_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT001_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT001_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT001_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT001_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT001_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT001_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT001_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT001_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT001_REG_HELP,

(PCS0_INT002_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT002_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT002_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT002_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT002_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT002_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT002_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT002_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT002_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT002_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT002_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT002_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT002_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT002_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT002_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT002_REG_HELP,

(PCS0_INT003_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT003_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT003_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT003_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT003_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT003_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT003_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT003_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT003_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT003_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT003_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT003_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT003_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT003_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT003_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT003_REG_HELP,

(PCS1_INT000_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT000_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT000_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT000_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT000_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT000_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT000_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT000_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT000_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT000_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT000_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT000_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT000_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT000_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT000_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT000_REG_HELP,

(PCS1_INT001_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT001_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT001_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT001_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT001_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT001_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT001_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT001_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT001_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT001_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT001_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT001_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT001_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT001_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT001_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT001_REG_HELP,

(PCS1_INT002_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT002_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT002_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT002_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT002_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT002_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT002_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT002_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT002_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT002_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT002_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT002_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT002_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT002_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT002_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT002_REG_HELP,

(PCS1_INT003_REG),14,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT003_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT003_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT003_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT003_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT003_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT003_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT003_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT003_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT003_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT003_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT003_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT003_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT003_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT003_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT003_REG_HELP,

(PCS0_LINK000_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP,

(PCS0_LINK001_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP,

(PCS0_LINK002_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP,

(PCS0_LINK003_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP,

(PCS1_LINK000_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP,

(PCS1_LINK001_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP,

(PCS1_LINK002_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP,

(PCS1_LINK003_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP,

(PCS0_LOG_ANL000_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL000_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL000_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL000_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL000_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL000_REG_HELP,

(PCS0_LOG_ANL001_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL001_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL001_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL001_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL001_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL001_REG_HELP,

(PCS0_LOG_ANL002_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL002_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL002_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL002_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL002_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL002_REG_HELP,

(PCS0_LOG_ANL003_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL003_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL003_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL003_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL003_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL003_REG_HELP,

(PCS1_LOG_ANL000_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL000_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL000_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL000_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL000_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL000_REG_HELP,

(PCS1_LOG_ANL001_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL001_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL001_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL001_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL001_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL001_REG_HELP,

(PCS1_LOG_ANL002_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL002_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL002_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL002_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL002_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL002_REG_HELP,

(PCS1_LOG_ANL003_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL003_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL003_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL003_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL003_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL003_REG_HELP,

(PCS0_MISC000_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC000_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC000_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC000_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC000_CTL_REG_HELP,

(PCS0_MISC001_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC001_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC001_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC001_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC001_CTL_REG_HELP,

(PCS0_MISC002_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC002_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC002_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC002_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC002_CTL_REG_HELP,

(PCS0_MISC003_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC003_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC003_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC003_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC003_CTL_REG_HELP,

(PCS1_MISC000_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC000_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC000_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC000_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC000_CTL_REG_HELP,

(PCS1_MISC001_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC001_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC001_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC001_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC001_CTL_REG_HELP,

(PCS1_MISC002_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC002_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC002_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC002_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC002_CTL_REG_HELP,

(PCS1_MISC003_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC003_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC003_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC003_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC003_CTL_REG_HELP,

(PCS0_MR000_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR000_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR000_CONTROL_REG_HELP,

(PCS0_MR001_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR001_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR001_CONTROL_REG_HELP,

(PCS0_MR002_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR002_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR002_CONTROL_REG_HELP,

(PCS0_MR003_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR003_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR003_CONTROL_REG_HELP,

(PCS1_MR000_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR000_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR000_CONTROL_REG_HELP,

(PCS1_MR001_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR001_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR001_CONTROL_REG_HELP,

(PCS1_MR002_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR002_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR002_CONTROL_REG_HELP,

(PCS1_MR003_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR003_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR003_CONTROL_REG_HELP,

(PCS0_MR000_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR000_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR000_STATUS_REG_HELP,

(PCS0_MR001_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR001_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR001_STATUS_REG_HELP,

(PCS0_MR002_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR002_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR002_STATUS_REG_HELP,

(PCS0_MR003_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR003_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR003_STATUS_REG_HELP,

(PCS1_MR000_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR000_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR000_STATUS_REG_HELP,

(PCS1_MR001_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR001_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR001_STATUS_REG_HELP,

(PCS1_MR002_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR002_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR002_STATUS_REG_HELP,

(PCS1_MR003_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR003_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR003_STATUS_REG_HELP,

(PCS0_RX000_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX000_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX000_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX000_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX000_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX000_STATES_REG_HELP,

(PCS0_RX001_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX001_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX001_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX001_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX001_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX001_STATES_REG_HELP,

(PCS0_RX002_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX002_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX002_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX002_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX002_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX002_STATES_REG_HELP,

(PCS0_RX003_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX003_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX003_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX003_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX003_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX003_STATES_REG_HELP,

(PCS1_RX000_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX000_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX000_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX000_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX000_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX000_STATES_REG_HELP,

(PCS1_RX001_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX001_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX001_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX001_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX001_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX001_STATES_REG_HELP,

(PCS1_RX002_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX002_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX002_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX002_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX002_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX002_STATES_REG_HELP,

(PCS1_RX003_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX003_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX003_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX003_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX003_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX003_STATES_REG_HELP,

(PCS0_RX000_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX000_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX000_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX000_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX000_SYNC_REG_HELP,

(PCS0_RX001_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX001_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX001_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX001_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX001_SYNC_REG_HELP,

(PCS0_RX002_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX002_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX002_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX002_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX002_SYNC_REG_HELP,

(PCS0_RX003_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX003_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX003_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX003_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX003_SYNC_REG_HELP,

(PCS1_RX000_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX000_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX000_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX000_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX000_SYNC_REG_HELP,

(PCS1_RX001_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX001_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX001_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX001_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX001_SYNC_REG_HELP,

(PCS1_RX002_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX002_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX002_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX002_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX002_SYNC_REG_HELP,

(PCS1_RX003_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX003_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX003_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX003_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX003_SYNC_REG_HELP,

(PCS0_SGM000_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM000_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,

(PCS0_SGM001_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM001_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,

(PCS0_SGM002_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM002_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,

(PCS0_SGM003_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM003_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,

(PCS1_SGM000_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM000_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,

(PCS1_SGM001_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM001_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,

(PCS1_SGM002_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM002_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,

(PCS1_SGM003_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM003_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,

(PCS0_SGM000_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM000_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,

(PCS0_SGM001_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM001_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,

(PCS0_SGM002_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM002_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,

(PCS0_SGM003_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM003_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,

(PCS1_SGM000_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM000_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,

(PCS1_SGM001_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM001_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,

(PCS1_SGM002_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM002_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,

(PCS1_SGM003_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM003_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,

(PCS0_TX000_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX000_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX000_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX000_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX000_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX000_STATES_REG_HELP,

(PCS0_TX001_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX001_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX001_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX001_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX001_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX001_STATES_REG_HELP,

(PCS0_TX002_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX002_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX002_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX002_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX002_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX002_STATES_REG_HELP,

(PCS0_TX003_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX003_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX003_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX003_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX003_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX003_STATES_REG_HELP,

(PCS1_TX000_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX000_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX000_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX000_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX000_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX000_STATES_REG_HELP,

(PCS1_TX001_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX001_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX001_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX001_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX001_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX001_STATES_REG_HELP,

(PCS1_TX002_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX002_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX002_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX002_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX002_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX002_STATES_REG_HELP,

(PCS1_TX003_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX003_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX003_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX003_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX003_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX003_STATES_REG_HELP,

(PCS0_TX_RX000_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX000_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,

(PCS0_TX_RX001_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX001_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,

(PCS0_TX_RX002_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX002_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,

(PCS0_TX_RX003_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX003_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,

(PCS1_TX_RX000_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX000_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,

(PCS1_TX_RX001_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX001_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,

(PCS1_TX_RX002_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX002_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,

(PCS1_TX_RX003_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX003_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,

(PCSX0_10GBX_STATUS_REG),8,10gbx_status_reg,PCS,PCS_PCSX0_10GBX_STATUS_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,ALIGND-1=Lane alignment achieved 0=Lanes not aligned,Enable,Disable,52,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,PATTST-Always at 0 no pattern testing capability,Enable,Disable,53,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
T,Reserved-Reserved,54,7,Hex,2,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L3SYNC-1=Rcv lane 3 code grp synchronized 0=not sync'ed,Enable,Disable,61,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L2SYNC-1=Rcv lane 2 code grp synchronized 0=not sync'ed,Enable,Disable,62,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L1SYNC-1=Rcv lane 1 code grp synchronized 0=not sync'ed,Enable,Disable,63,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L0SYNC-1=Rcv lane 0 code grp synchronized 0=not sync'ed,Enable,Disable,64,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,

(PCSX1_10GBX_STATUS_REG),8,10gbx_status_reg,PCS,PCS_PCSX1_10GBX_STATUS_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,ALIGND-1=Lane alignment achieved 0=Lanes not aligned,Enable,Disable,52,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,PATTST-Always at 0 no pattern testing capability,Enable,Disable,53,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
T,Reserved-Reserved,54,7,Hex,2,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L3SYNC-1=Rcv lane 3 code grp synchronized 0=not sync'ed,Enable,Disable,61,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L2SYNC-1=Rcv lane 2 code grp synchronized 0=not sync'ed,Enable,Disable,62,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L1SYNC-1=Rcv lane 1 code grp synchronized 0=not sync'ed,Enable,Disable,63,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L0SYNC-1=Rcv lane 0 code grp synchronized 0=not sync'ed,Enable,Disable,64,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,

(PCSX0_BIST_STATUS_REG),2,NOTE: Logic Analyzer is enabled with LA_EN for xaui only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX0_BIST_STATUS_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,PCS_PCSX0_BIST_STATUS_REG_HELP,
O,BIST_STATUS-1=bist failure 0=bisted memory ok or bist in progress,Enable,Disable,64,1,PCS_PCSX0_BIST_STATUS_REG_HELP,

(PCSX1_BIST_STATUS_REG),2,NOTE: Logic Analyzer is enabled with LA_EN for xaui only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX1_BIST_STATUS_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,PCS_PCSX1_BIST_STATUS_REG_HELP,
O,BIST_STATUS-1=bist failure 0=bisted memory ok or bist in progress,Enable,Disable,64,1,PCS_PCSX1_BIST_STATUS_REG_HELP,

(PCSX0_BIT_LOCK_STATUS_REG),5,LN_SWAP for XAUI is to simplify interconnection layout between devices,PCS,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK3-Receive Lane 3 bit lock status,Enable,Disable,61,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK2-Receive Lane 2 bit lock status,Enable,Disable,62,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK1-Receive Lane 1 bit lock status,Enable,Disable,63,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK0-Receive Lane 0 bit lock status,Enable,Disable,64,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,

(PCSX1_BIT_LOCK_STATUS_REG),5,LN_SWAP for XAUI is to simplify interconnection layout between devices,PCS,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK3-Receive Lane 3 bit lock status,Enable,Disable,61,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK2-Receive Lane 2 bit lock status,Enable,Disable,62,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK1-Receive Lane 1 bit lock status,Enable,Disable,63,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK0-Receive Lane 0 bit lock status,Enable,Disable,64,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,

(PCSX0_CONTROL1_REG),10,NOTE: Logic Analyzer is enabled with LA_EN for the specified PCS lane only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX0_CONTROL1_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_CONTROL1_REG_HELP,
O,RESET-1=SW PCSX Reset the bit will return to 0 after pcs,Enable,Disable,49,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,LOOPBCK1-0=normal operation 1=internal loopback mode,Enable,Disable,50,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,SPDSEL1-See bit 6 description,Enable,Disable,51,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,LO_PWR-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,Reserved-Reserved,54,4,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,SPDSEL0-SPDSEL1 and SPDSEL0 are always at 1'b1. Write has,Enable,Disable,58,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,SPD-Always select 10Gb/s writes have no effect,59,4,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,

(PCSX1_CONTROL1_REG),10,NOTE: Logic Analyzer is enabled with LA_EN for the specified PCS lane only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX1_CONTROL1_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX1_CONTROL1_REG_HELP,
O,RESET-1=SW PCSX Reset the bit will return to 0 after pcs,Enable,Disable,49,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,LOOPBCK1-0=normal operation 1=internal loopback mode,Enable,Disable,50,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,SPDSEL1-See bit 6 description,Enable,Disable,51,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,LO_PWR-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCSX1_CONTROL1_REG_HELP,
T,Reserved-Reserved,54,4,Hex,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,SPDSEL0-SPDSEL1 and SPDSEL0 are always at 1'b1. Write has,Enable,Disable,58,1,PCS_PCSX1_CONTROL1_REG_HELP,
T,SPD-Always select 10Gb/s writes have no effect,59,4,Hex,1,PCS_PCSX1_CONTROL1_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,PCS_PCSX1_CONTROL1_REG_HELP,

(PCSX0_CONTROL2_REG),2,Control Register2,PCS,PCS_PCSX0_CONTROL2_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX0_CONTROL2_REG_HELP,
T,TYPE-Always 2'b01 10GBASE=X only supported,63,2,Hex,1,PCS_PCSX0_CONTROL2_REG_HELP,

(PCSX1_CONTROL2_REG),2,Control Register2,PCS,PCS_PCSX1_CONTROL2_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX1_CONTROL2_REG_HELP,
T,TYPE-Always 2'b01 10GBASE=X only supported,63,2,Hex,1,PCS_PCSX1_CONTROL2_REG_HELP,

(PCSX0_INT_EN_REG),8,Note: DBG_SYNC is a edge triggered interrupt. When set it indicates PCS Synchronization state machine in,PCS,PCS_PCSX0_INT_EN_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_INT_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,58,1,PCS_PCSX0_INT_EN_REG_HELP,
O,ALGNLOS_EN-Enable ALGNLOS interrupt,Enable,Disable,59,1,PCS_PCSX0_INT_EN_REG_HELP,
O,SYNLOS_EN-Enable SYNLOS interrupt,Enable,Disable,60,1,PCS_PCSX0_INT_EN_REG_HELP,
O,BITLCKLS_EN-Enable BITLCKLS interrupt,Enable,Disable,61,1,PCS_PCSX0_INT_EN_REG_HELP,
O,RXSYNBAD_EN-Enable RXSYNBAD  interrupt,Enable,Disable,62,1,PCS_PCSX0_INT_EN_REG_HELP,
O,RXBAD_EN-Enable RXBAD  interrupt,Enable,Disable,63,1,PCS_PCSX0_INT_EN_REG_HELP,
O,TXFLT_EN-Enable TXFLT   interrupt,Enable,Disable,64,1,PCS_PCSX0_INT_EN_REG_HELP,

(PCSX1_INT_EN_REG),8,Note: DBG_SYNC is a edge triggered interrupt. When set it indicates PCS Synchronization state machine in,PCS,PCS_PCSX1_INT_EN_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX1_INT_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,58,1,PCS_PCSX1_INT_EN_REG_HELP,
O,ALGNLOS_EN-Enable ALGNLOS interrupt,Enable,Disable,59,1,PCS_PCSX1_INT_EN_REG_HELP,
O,SYNLOS_EN-Enable SYNLOS interrupt,Enable,Disable,60,1,PCS_PCSX1_INT_EN_REG_HELP,
O,BITLCKLS_EN-Enable BITLCKLS interrupt,Enable,Disable,61,1,PCS_PCSX1_INT_EN_REG_HELP,
O,RXSYNBAD_EN-Enable RXSYNBAD  interrupt,Enable,Disable,62,1,PCS_PCSX1_INT_EN_REG_HELP,
O,RXBAD_EN-Enable RXBAD  interrupt,Enable,Disable,63,1,PCS_PCSX1_INT_EN_REG_HELP,
O,TXFLT_EN-Enable TXFLT   interrupt,Enable,Disable,64,1,PCS_PCSX1_INT_EN_REG_HELP,

(PCSX0_INT_REG),8,PCSX Interrupt Register,PCS,PCS_PCSX0_INT_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_INT_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help see Note below,Enable,Disable,58,1,PCS_PCSX0_INT_REG_HELP,
O,ALGNLOS-Set when XAUI lanes lose alignment,Enable,Disable,59,1,PCS_PCSX0_INT_REG_HELP,
O,SYNLOS-Set when Code group sync lost on 1 or more  lanes,Enable,Disable,60,1,PCS_PCSX0_INT_REG_HELP,
O,BITLCKLS-Set when Bit lock lost on 1 or more xaui lanes,Enable,Disable,61,1,PCS_PCSX0_INT_REG_HELP,
O,RXSYNBAD-Set when RX code grp sync st machine in bad state,Enable,Disable,62,1,PCS_PCSX0_INT_REG_HELP,
O,RXBAD-Set when RX state machine in bad state,Enable,Disable,63,1,PCS_PCSX0_INT_REG_HELP,
O,TXFLT-None defined at this time always 0x0,Enable,Disable,64,1,PCS_PCSX0_INT_REG_HELP,

(PCSX1_INT_REG),8,PCSX Interrupt Register,PCS,PCS_PCSX1_INT_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX1_INT_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help see Note below,Enable,Disable,58,1,PCS_PCSX1_INT_REG_HELP,
O,ALGNLOS-Set when XAUI lanes lose alignment,Enable,Disable,59,1,PCS_PCSX1_INT_REG_HELP,
O,SYNLOS-Set when Code group sync lost on 1 or more  lanes,Enable,Disable,60,1,PCS_PCSX1_INT_REG_HELP,
O,BITLCKLS-Set when Bit lock lost on 1 or more xaui lanes,Enable,Disable,61,1,PCS_PCSX1_INT_REG_HELP,
O,RXSYNBAD-Set when RX code grp sync st machine in bad state,Enable,Disable,62,1,PCS_PCSX1_INT_REG_HELP,
O,RXBAD-Set when RX state machine in bad state,Enable,Disable,63,1,PCS_PCSX1_INT_REG_HELP,
O,TXFLT-None defined at this time always 0x0,Enable,Disable,64,1,PCS_PCSX1_INT_REG_HELP,

(PCSX0_LOG_ANL_REG),6,PCSX Logic Analyzer Register,PCS,PCS_PCSX0_LOG_ANL_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_LOG_ANL_REG_HELP,
O,ENC_MODE-1=send xaui encoded data 0=send xaui raw data to GMX,Enable,Disable,58,1,PCS_PCSX0_LOG_ANL_REG_HELP,
T,DROP_LN-xaui lane# to drop from logic analyzer packets,59,2,Hex,1,PCS_PCSX0_LOG_ANL_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed one or more times,Enable,Disable,61,1,PCS_PCSX0_LOG_ANL_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCSX0_LOG_ANL_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCSX0_LOG_ANL_REG_HELP,

(PCSX1_LOG_ANL_REG),6,PCSX Logic Analyzer Register,PCS,PCS_PCSX1_LOG_ANL_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX1_LOG_ANL_REG_HELP,
O,ENC_MODE-1=send xaui encoded data 0=send xaui raw data to GMX,Enable,Disable,58,1,PCS_PCSX1_LOG_ANL_REG_HELP,
T,DROP_LN-xaui lane# to drop from logic analyzer packets,59,2,Hex,1,PCS_PCSX1_LOG_ANL_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed one or more times,Enable,Disable,61,1,PCS_PCSX1_LOG_ANL_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCSX1_LOG_ANL_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCSX1_LOG_ANL_REG_HELP,

(PCSX0_MISC_CTL_REG),5,RX lane polarity vector [3:0] = XOR_RXPLRT<9:6>  ^  [4[RXPLRT<1>]];,PCS,PCS_PCSX0_MISC_CTL_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX0_MISC_CTL_REG_HELP,
O,TX_SWAP-0=do not swap xaui lanes going out to qlm's,Enable,Disable,61,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,RX_SWAP-0=do not swap xaui lanes coming in from qlm's,Enable,Disable,62,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,XAUI-1=XAUI mode selected 0=not XAUI mode selected,Enable,Disable,63,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,GMXENO-GMX port enable override GMX en/dis status is held,Enable,Disable,64,1,PCS_PCSX0_MISC_CTL_REG_HELP,

(PCSX1_MISC_CTL_REG),5,RX lane polarity vector [3:0] = XOR_RXPLRT<9:6>  ^  [4[RXPLRT<1>]];,PCS,PCS_PCSX1_MISC_CTL_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX1_MISC_CTL_REG_HELP,
O,TX_SWAP-0=do not swap xaui lanes going out to qlm's,Enable,Disable,61,1,PCS_PCSX1_MISC_CTL_REG_HELP,
O,RX_SWAP-0=do not swap xaui lanes coming in from qlm's,Enable,Disable,62,1,PCS_PCSX1_MISC_CTL_REG_HELP,
O,XAUI-1=XAUI mode selected 0=not XAUI mode selected,Enable,Disable,63,1,PCS_PCSX1_MISC_CTL_REG_HELP,
O,GMXENO-GMX port enable override GMX en/dis status is held,Enable,Disable,64,1,PCS_PCSX1_MISC_CTL_REG_HELP,

(PCSX0_RX_SYNC_STATES_REG),5,Receive Sync States Register,PCS,PCS_PCSX0_RX_SYNC_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC3ST-Receive lane 3 code grp sync state machine state,49,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC2ST-Receive lane 2 code grp sync state machine state,53,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC1ST-Receive lane 1 code grp sync state machine state,57,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC0ST-Receive lane 0 code grp sync state machine state,61,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,

(PCSX1_RX_SYNC_STATES_REG),5,Receive Sync States Register,PCS,PCS_PCSX1_RX_SYNC_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC3ST-Receive lane 3 code grp sync state machine state,49,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC2ST-Receive lane 2 code grp sync state machine state,53,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC1ST-Receive lane 1 code grp sync state machine state,57,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC0ST-Receive lane 0 code grp sync state machine state,61,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,

(PCSX0_SPD_ABIL_REG),3,Speed ability register,PCS,PCS_PCSX0_SPD_ABIL_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX0_SPD_ABIL_REG_HELP,
O,TENPASST-Always 0 no 10PASS=TS/2BASE=TL capability support,Enable,Disable,63,1,PCS_PCSX0_SPD_ABIL_REG_HELP,
O,TENGB-Always 1 10Gb/s supported,Enable,Disable,64,1,PCS_PCSX0_SPD_ABIL_REG_HELP,

(PCSX1_SPD_ABIL_REG),3,Speed ability register,PCS,PCS_PCSX1_SPD_ABIL_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX1_SPD_ABIL_REG_HELP,
O,TENPASST-Always 0 no 10PASS=TS/2BASE=TL capability support,Enable,Disable,63,1,PCS_PCSX1_SPD_ABIL_REG_HELP,
O,TENGB-Always 1 10Gb/s supported,Enable,Disable,64,1,PCS_PCSX1_SPD_ABIL_REG_HELP,

(PCSX0_STATUS1_REG),6,Status Register1,PCS,PCS_PCSX0_STATUS1_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,PCS_PCSX0_STATUS1_REG_HELP,
O,FLT-1=Fault condition detected 0=No fault condition,Enable,Disable,57,1,PCS_PCSX0_STATUS1_REG_HELP,
T,Reserved-Reserved,58,4,Hex,1,PCS_PCSX0_STATUS1_REG_HELP,
O,RCV_LNK-1=Receive Link up 0=Receive Link down,Enable,Disable,62,1,PCS_PCSX0_STATUS1_REG_HELP,
O,LPABLE-Always set to 1 for Low Power ablility indication,Enable,Disable,63,1,PCS_PCSX0_STATUS1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,PCS_PCSX0_STATUS1_REG_HELP,

(PCSX1_STATUS1_REG),6,Status Register1,PCS,PCS_PCSX1_STATUS1_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,PCS_PCSX1_STATUS1_REG_HELP,
O,FLT-1=Fault condition detected 0=No fault condition,Enable,Disable,57,1,PCS_PCSX1_STATUS1_REG_HELP,
T,Reserved-Reserved,58,4,Hex,1,PCS_PCSX1_STATUS1_REG_HELP,
O,RCV_LNK-1=Receive Link up 0=Receive Link down,Enable,Disable,62,1,PCS_PCSX1_STATUS1_REG_HELP,
O,LPABLE-Always set to 1 for Low Power ablility indication,Enable,Disable,63,1,PCS_PCSX1_STATUS1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,PCS_PCSX1_STATUS1_REG_HELP,

(PCSX0_STATUS2_REG),9,Status Register2,PCS,PCS_PCSX0_STATUS2_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_STATUS2_REG_HELP,
T,DEV-Always at 2'b10 means a Device present at the addr,49,2,Hex,1,PCS_PCSX0_STATUS2_REG_HELP,
T,Reserved-Reserved,51,2,Hex,1,PCS_PCSX0_STATUS2_REG_HELP,
O,XMTFLT-0=No xmit fault 1=xmit fault. Implements latching,Enable,Disable,53,1,PCS_PCSX0_STATUS2_REG_HELP,
O,RCVFLT-0=No rcv fault 1=rcv fault. Implements latching,Enable,Disable,54,1,PCS_PCSX0_STATUS2_REG_HELP,
T,Reserved-Reserved,55,7,Hex,2,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_W-Always 0 no 10GBASE=W capability,Enable,Disable,62,1,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_X-Always 1 10GBASE=X capable,Enable,Disable,63,1,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_R-Always 0 no 10GBASE=R capability,Enable,Disable,64,1,PCS_PCSX0_STATUS2_REG_HELP,

(PCSX1_STATUS2_REG),9,Status Register2,PCS,PCS_PCSX1_STATUS2_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX1_STATUS2_REG_HELP,
T,DEV-Always at 2'b10 means a Device present at the addr,49,2,Hex,1,PCS_PCSX1_STATUS2_REG_HELP,
T,Reserved-Reserved,51,2,Hex,1,PCS_PCSX1_STATUS2_REG_HELP,
O,XMTFLT-0=No xmit fault 1=xmit fault. Implements latching,Enable,Disable,53,1,PCS_PCSX1_STATUS2_REG_HELP,
O,RCVFLT-0=No rcv fault 1=rcv fault. Implements latching,Enable,Disable,54,1,PCS_PCSX1_STATUS2_REG_HELP,
T,Reserved-Reserved,55,7,Hex,2,PCS_PCSX1_STATUS2_REG_HELP,
O,TENGB_W-Always 0 no 10GBASE=W capability,Enable,Disable,62,1,PCS_PCSX1_STATUS2_REG_HELP,
O,TENGB_X-Always 1 10GBASE=X capable,Enable,Disable,63,1,PCS_PCSX1_STATUS2_REG_HELP,
O,TENGB_R-Always 0 no 10GBASE=R capability,Enable,Disable,64,1,PCS_PCSX1_STATUS2_REG_HELP,

(PCSX0_TX_RX_POLARITY_REG),5,PCSX_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCSX0_TX_RX_POLARITY_REG_HELP
T,Reserved-Reserved,1,54,Hex,14,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
T,XOR_RXPLRT-Per lane RX polarity control,55,4,Hex,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
T,XOR_TXPLRT-Per lane TX polarity control,59,4,Hex,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,

(PCSX1_TX_RX_POLARITY_REG),5,PCSX_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCSX1_TX_RX_POLARITY_REG_HELP
T,Reserved-Reserved,1,54,Hex,14,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
T,XOR_RXPLRT-Per lane RX polarity control,55,4,Hex,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
T,XOR_TXPLRT-Per lane TX polarity control,59,4,Hex,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,

(PCSX0_TX_RX_STATES_REG),10,Transmit Receive States Register,PCS,PCS_PCSX0_TX_RX_STATES_REG_HELP
T,Reserved-Reserved,1,50,Hex,13,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,TERM_ERR-1=Check end function detected error in packet,Enable,Disable,51,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN3BAD-1=lane 3 code grp sync state machine in bad state,Enable,Disable,52,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN2BAD-1=lane 2 code grp sync state machine in bad state,Enable,Disable,53,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN1BAD-1=lane 1 code grp sync state machine in bad state,Enable,Disable,54,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN0BAD-1=lane 0 code grp sync state machine in bad state,Enable,Disable,55,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,RXBAD-1=Rcv state machine in a bad state HW malfunction,Enable,Disable,56,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,ALGN_ST-Lane alignment state machine state state,57,3,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,RX_ST-Receive state machine state state,60,2,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,TX_ST-Transmit state machine state state,62,3,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,

(PCSX1_TX_RX_STATES_REG),10,Transmit Receive States Register,PCS,PCS_PCSX1_TX_RX_STATES_REG_HELP
T,Reserved-Reserved,1,50,Hex,13,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,TERM_ERR-1=Check end function detected error in packet,Enable,Disable,51,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN3BAD-1=lane 3 code grp sync state machine in bad state,Enable,Disable,52,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN2BAD-1=lane 2 code grp sync state machine in bad state,Enable,Disable,53,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN1BAD-1=lane 1 code grp sync state machine in bad state,Enable,Disable,54,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN0BAD-1=lane 0 code grp sync state machine in bad state,Enable,Disable,55,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,RXBAD-1=Rcv state machine in a bad state HW malfunction,Enable,Disable,56,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
T,ALGN_ST-Lane alignment state machine state state,57,3,Hex,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
T,RX_ST-Receive state machine state state,60,2,Hex,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
T,TX_ST-Transmit state machine state state,62,3,Hex,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,

(PEM0_BAR1_INDEX000),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX000_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX000_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX000_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX000_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX000_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX000_HELP,

(PEM0_BAR1_INDEX001),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX001_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX001_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX001_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX001_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX001_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX001_HELP,

(PEM0_BAR1_INDEX002),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX002_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX002_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX002_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX002_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX002_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX002_HELP,

(PEM0_BAR1_INDEX003),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX003_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX003_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX003_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX003_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX003_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX003_HELP,

(PEM0_BAR1_INDEX004),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX004_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX004_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX004_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX004_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX004_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX004_HELP,

(PEM0_BAR1_INDEX005),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX005_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX005_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX005_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX005_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX005_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX005_HELP,

(PEM0_BAR1_INDEX006),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX006_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX006_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX006_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX006_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX006_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX006_HELP,

(PEM0_BAR1_INDEX007),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX007_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX007_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX007_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX007_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX007_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX007_HELP,

(PEM0_BAR1_INDEX008),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX008_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX008_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX008_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX008_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX008_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX008_HELP,

(PEM0_BAR1_INDEX009),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX009_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX009_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX009_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX009_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX009_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX009_HELP,

(PEM0_BAR1_INDEX010),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX010_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX010_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX010_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX010_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX010_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX010_HELP,

(PEM0_BAR1_INDEX011),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX011_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX011_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX011_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX011_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX011_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX011_HELP,

(PEM0_BAR1_INDEX012),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX012_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX012_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX012_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX012_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX012_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX012_HELP,

(PEM0_BAR1_INDEX013),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX013_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX013_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX013_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX013_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX013_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX013_HELP,

(PEM0_BAR1_INDEX014),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX014_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX014_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX014_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX014_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX014_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX014_HELP,

(PEM0_BAR1_INDEX015),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM0_BAR1_INDEX015_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM0_BAR1_INDEX015_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM0_BAR1_INDEX015_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX015_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX015_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX015_HELP,

(PEM1_BAR1_INDEX000),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX000_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX000_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX000_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX000_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX000_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX000_HELP,

(PEM1_BAR1_INDEX001),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX001_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX001_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX001_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX001_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX001_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX001_HELP,

(PEM1_BAR1_INDEX002),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX002_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX002_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX002_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX002_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX002_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX002_HELP,

(PEM1_BAR1_INDEX003),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX003_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX003_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX003_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX003_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX003_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX003_HELP,

(PEM1_BAR1_INDEX004),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX004_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX004_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX004_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX004_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX004_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX004_HELP,

(PEM1_BAR1_INDEX005),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX005_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX005_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX005_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX005_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX005_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX005_HELP,

(PEM1_BAR1_INDEX006),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX006_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX006_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX006_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX006_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX006_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX006_HELP,

(PEM1_BAR1_INDEX007),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX007_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX007_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX007_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX007_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX007_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX007_HELP,

(PEM1_BAR1_INDEX008),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX008_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX008_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX008_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX008_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX008_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX008_HELP,

(PEM1_BAR1_INDEX009),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX009_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX009_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX009_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX009_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX009_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX009_HELP,

(PEM1_BAR1_INDEX010),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX010_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX010_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX010_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX010_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX010_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX010_HELP,

(PEM1_BAR1_INDEX011),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX011_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX011_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX011_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX011_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX011_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX011_HELP,

(PEM1_BAR1_INDEX012),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX012_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX012_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX012_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX012_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX012_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX012_HELP,

(PEM1_BAR1_INDEX013),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX013_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX013_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX013_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX013_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX013_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX013_HELP,

(PEM1_BAR1_INDEX014),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX014_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX014_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX014_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX014_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX014_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX014_HELP,

(PEM1_BAR1_INDEX015),5,X = PEM BAR1 IndexX Register,PEM,PEM_PEM1_BAR1_INDEX015_HELP
T,Reserved-Reserved,1,44,Hex,11,PEM_PEM1_BAR1_INDEX015_HELP,
T,ADDR_IDX-Address bits [37:22] sent to L2C,45,16,Hex,4,PEM_PEM1_BAR1_INDEX015_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX015_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX015_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX015_HELP,

(PEM0_BAR2_MASK),3,PEM BAR2 MASK,PEM,PEM_PEM0_BAR2_MASK_HELP
T,Reserved-Reserved,1,26,Hex,7,PEM_PEM0_BAR2_MASK_HELP,
T,MASK-The value to be ANDED with the address sent to,27,35,Hex,9,PEM_PEM0_BAR2_MASK_HELP,
T,Reserved-Reserved,62,3,Hex,1,PEM_PEM0_BAR2_MASK_HELP,

(PEM1_BAR2_MASK),3,PEM BAR2 MASK,PEM,PEM_PEM1_BAR2_MASK_HELP
T,Reserved-Reserved,1,26,Hex,7,PEM_PEM1_BAR2_MASK_HELP,
T,MASK-The value to be ANDED with the address sent to,27,35,Hex,9,PEM_PEM1_BAR2_MASK_HELP,
T,Reserved-Reserved,62,3,Hex,1,PEM_PEM1_BAR2_MASK_HELP,

(PEM0_BAR_CTL),5,PEM BAR Control,PEM,PEM_PEM0_BAR_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,PEM_PEM0_BAR_CTL_HELP,
T,BAR1_SIZ-Pcie=Port0 Bar1 Size. 1 == 64MB 2 == 128MB,58,3,Hex,1,PEM_PEM0_BAR_CTL_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,61,1,PEM_PEM0_BAR_CTL_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[39:38] to,62,2,Hex,1,PEM_PEM0_BAR_CTL_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[40] to,Enable,Disable,64,1,PEM_PEM0_BAR_CTL_HELP,

(PEM1_BAR_CTL),5,PEM BAR Control,PEM,PEM_PEM1_BAR_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,PEM_PEM1_BAR_CTL_HELP,
T,BAR1_SIZ-Pcie=Port0 Bar1 Size. 1 == 64MB 2 == 128MB,58,3,Hex,1,PEM_PEM1_BAR_CTL_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,61,1,PEM_PEM1_BAR_CTL_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[39:38] to,62,2,Hex,1,PEM_PEM1_BAR_CTL_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[40] to,Enable,Disable,64,1,PEM_PEM1_BAR_CTL_HELP,

(PEM0_BIST_STATUS),9,PEM Bist Status,PEM,PEM_PEM0_BIST_STATUS_HELP
T,Reserved-Reserved,1,56,Hex,14,PEM_PEM0_BIST_STATUS_HELP,
O,RETRY-Retry Buffer.,Enable,Disable,57,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory0.,Enable,Disable,58,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory1.,Enable,Disable,59,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQDATA2-Rx Queue Data Memory2.,Enable,Disable,60,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQDATA3-Rx Queue Data Memory3.,Enable,Disable,61,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header1.,Enable,Disable,62,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header0.,Enable,Disable,63,1,PEM_PEM0_BIST_STATUS_HELP,
O,SOT-SOT Buffer.,Enable,Disable,64,1,PEM_PEM0_BIST_STATUS_HELP,

(PEM1_BIST_STATUS),9,PEM Bist Status,PEM,PEM_PEM1_BIST_STATUS_HELP
T,Reserved-Reserved,1,56,Hex,14,PEM_PEM1_BIST_STATUS_HELP,
O,RETRY-Retry Buffer.,Enable,Disable,57,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory0.,Enable,Disable,58,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory1.,Enable,Disable,59,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQDATA2-Rx Queue Data Memory2.,Enable,Disable,60,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQDATA3-Rx Queue Data Memory3.,Enable,Disable,61,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header1.,Enable,Disable,62,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header0.,Enable,Disable,63,1,PEM_PEM1_BIST_STATUS_HELP,
O,SOT-SOT Buffer.,Enable,Disable,64,1,PEM_PEM1_BIST_STATUS_HELP,

(PEM0_BIST_STATUS2),11,PEM(0..1)_BIST_STATUS2 = PEM BIST Status Register,PEM,PEM_PEM0_BIST_STATUS2_HELP
T,Reserved-Reserved,1,54,Hex,14,PEM_PEM0_BIST_STATUS2_HELP,
O,E2P_CPL-BIST Status for the e2p_cpl_fifo,Enable,Disable,55,1,PEM_PEM0_BIST_STATUS2_HELP,
O,E2P_N-BIST Status for the e2p_n_fifo,Enable,Disable,56,1,PEM_PEM0_BIST_STATUS2_HELP,
O,E2P_P-BIST Status for the e2p_p_fifo,Enable,Disable,57,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,58,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PEF_TPF1-BIST Status for the pef_tlp_p_fifo1,Enable,Disable,59,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PEF_TPF0-BIST Status for the pef_tlp_p_fifo0,Enable,Disable,60,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PEF_TNF-BIST Status for the pef_tlp_n_fifo,Enable,Disable,61,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PEF_TCF1-BIST Status for the pef_tlp_cpl_fifo1,Enable,Disable,62,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PEF_TC0-BIST Status for the pef_tlp_cpl_fifo0,Enable,Disable,63,1,PEM_PEM0_BIST_STATUS2_HELP,
O,PPF-BIST Status for the ppf_fifo,Enable,Disable,64,1,PEM_PEM0_BIST_STATUS2_HELP,

(PEM1_BIST_STATUS2),11,PEM(0..1)_BIST_STATUS2 = PEM BIST Status Register,PEM,PEM_PEM1_BIST_STATUS2_HELP
T,Reserved-Reserved,1,54,Hex,14,PEM_PEM1_BIST_STATUS2_HELP,
O,E2P_CPL-BIST Status for the e2p_cpl_fifo,Enable,Disable,55,1,PEM_PEM1_BIST_STATUS2_HELP,
O,E2P_N-BIST Status for the e2p_n_fifo,Enable,Disable,56,1,PEM_PEM1_BIST_STATUS2_HELP,
O,E2P_P-BIST Status for the e2p_p_fifo,Enable,Disable,57,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,58,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PEF_TPF1-BIST Status for the pef_tlp_p_fifo1,Enable,Disable,59,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PEF_TPF0-BIST Status for the pef_tlp_p_fifo0,Enable,Disable,60,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PEF_TNF-BIST Status for the pef_tlp_n_fifo,Enable,Disable,61,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PEF_TCF1-BIST Status for the pef_tlp_cpl_fifo1,Enable,Disable,62,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PEF_TC0-BIST Status for the pef_tlp_cpl_fifo0,Enable,Disable,63,1,PEM_PEM1_BIST_STATUS2_HELP,
O,PPF-BIST Status for the ppf_fifo,Enable,Disable,64,1,PEM_PEM1_BIST_STATUS2_HELP,

(PEM0_CFG_RD),2,PEM Configuration Read,PEM,PEM_PEM0_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PEM_PEM0_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register,33,32,Hex,8,PEM_PEM0_CFG_RD_HELP,

(PEM1_CFG_RD),2,PEM Configuration Read,PEM,PEM_PEM1_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PEM_PEM1_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register,33,32,Hex,8,PEM_PEM1_CFG_RD_HELP,

(PEM0_CFG_WR),2,PEM Configuration Write,PEM,PEM_PEM0_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts,1,32,Hex,8,PEM_PEM0_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts,33,32,Hex,8,PEM_PEM0_CFG_WR_HELP,

(PEM1_CFG_WR),2,PEM Configuration Write,PEM,PEM_PEM1_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts,1,32,Hex,8,PEM_PEM1_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts,33,32,Hex,8,PEM_PEM1_CFG_WR_HELP,

(PEM0_CPL_LUT_VALID),2,PEM Cmpletion Lookup Table Valid,PEM,PEM_PEM0_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PEM_PEM0_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PEM_PEM0_CPL_LUT_VALID_HELP,

(PEM1_CPL_LUT_VALID),2,PEM Cmpletion Lookup Table Valid,PEM,PEM_PEM1_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PEM_PEM1_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PEM_PEM1_CPL_LUT_VALID_HELP,

(PEM0_CTL_STATUS),18,PEM Control Status,PEM,PEM_PEM0_CTL_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,PEM_PEM0_CTL_STATUS_HELP,
O,AUTO_SD-Link Hardware Autonomous Speed Disable.,Enable,Disable,17,1,PEM_PEM0_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,18,5,Hex,2,PEM_PEM0_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,23,8,Hex,2,PEM_PEM0_CTL_STATUS_HELP,
T,Reserved-Reserved,31,2,Hex,1,PEM_PEM0_CTL_STATUS_HELP,
T,CFG_RTRY-The time x 0x10000 in core clocks to wait for a,33,16,Hex,4,PEM_PEM0_CTL_STATUS_HELP,
T,Reserved-Reserved,49,4,Hex,1,PEM_PEM0_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PEM_PEM0_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PEM_PEM0_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PEM_PEM0_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PEM_PEM0_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PEM_PEM0_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PEM_PEM0_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PEM_PEM0_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PEM_PEM0_CTL_STATUS_HELP,
O,FAST_LM-When '1' forces fast link mode.,Enable,Disable,62,1,PEM_PEM0_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PEM_PEM0_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PEM_PEM0_CTL_STATUS_HELP,

(PEM1_CTL_STATUS),18,PEM Control Status,PEM,PEM_PEM1_CTL_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,PEM_PEM1_CTL_STATUS_HELP,
O,AUTO_SD-Link Hardware Autonomous Speed Disable.,Enable,Disable,17,1,PEM_PEM1_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,18,5,Hex,2,PEM_PEM1_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,23,8,Hex,2,PEM_PEM1_CTL_STATUS_HELP,
T,Reserved-Reserved,31,2,Hex,1,PEM_PEM1_CTL_STATUS_HELP,
T,CFG_RTRY-The time x 0x10000 in core clocks to wait for a,33,16,Hex,4,PEM_PEM1_CTL_STATUS_HELP,
T,Reserved-Reserved,49,4,Hex,1,PEM_PEM1_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PEM_PEM1_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PEM_PEM1_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PEM_PEM1_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PEM_PEM1_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PEM_PEM1_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PEM_PEM1_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PEM_PEM1_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PEM_PEM1_CTL_STATUS_HELP,
O,FAST_LM-When '1' forces fast link mode.,Enable,Disable,62,1,PEM_PEM1_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PEM_PEM1_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PEM_PEM1_CTL_STATUS_HELP,

(PEM0_DBG_INFO),32,PEM(0..1)_DBG_INFO = PEM Debug Information,PEM,PEM_PEM0_DBG_INFO_HELP
T,Reserved-Reserved,1,33,Hex,9,PEM_PEM0_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PEM_PEM0_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PEM_PEM0_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PEM_PEM0_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PEM_PEM0_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PEM_PEM0_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PEM_PEM0_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PEM_PEM0_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PEM_PEM0_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PEM_PEM0_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PEM_PEM0_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PEM_PEM0_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PEM_PEM0_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PEM_PEM0_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PEM_PEM0_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PEM_PEM0_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PEM_PEM0_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PEM_PEM0_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PEM_PEM0_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PEM_PEM0_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PEM_PEM0_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PEM_PEM0_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PEM_PEM0_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PEM_PEM0_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PEM_PEM0_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PEM_PEM0_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PEM_PEM0_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PEM_PEM0_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PEM_PEM0_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PEM_PEM0_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PEM_PEM0_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PEM_PEM0_DBG_INFO_HELP,

(PEM1_DBG_INFO),32,PEM(0..1)_DBG_INFO = PEM Debug Information,PEM,PEM_PEM1_DBG_INFO_HELP
T,Reserved-Reserved,1,33,Hex,9,PEM_PEM1_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PEM_PEM1_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PEM_PEM1_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PEM_PEM1_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PEM_PEM1_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PEM_PEM1_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PEM_PEM1_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PEM_PEM1_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PEM_PEM1_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PEM_PEM1_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PEM_PEM1_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PEM_PEM1_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PEM_PEM1_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PEM_PEM1_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PEM_PEM1_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PEM_PEM1_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PEM_PEM1_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PEM_PEM1_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PEM_PEM1_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PEM_PEM1_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PEM_PEM1_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PEM_PEM1_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PEM_PEM1_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PEM_PEM1_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PEM_PEM1_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PEM_PEM1_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PEM_PEM1_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PEM_PEM1_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PEM_PEM1_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PEM_PEM1_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PEM_PEM1_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PEM_PEM1_DBG_INFO_HELP,

(PEM0_DBG_INFO_EN),32,PEM(0..1)_DBG_INFO_EN = PEM Debug Information Enable,PEM,PEM_PEM0_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,33,Hex,9,PEM_PEM0_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PEM_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PEM_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RACPP-Allows PEM_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PEM_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PEM_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,CAAR-Allows PEM_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RACCA-Allows PEM_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RACUR-Allows PEM_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RAUC-Allows PEM_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RQO-Allows PEM_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,FCUV-Allows PEM_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPE-Allows PEM_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PEM_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PEM_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PEM_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PEM_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,MRE-Allows PEM_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTE-Allows PEM_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,ACTO-Allows PEM_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RVDM-Allows PEM_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RUMEP-Allows PEM_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PEM_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPMERC-Allows PEM_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PEM_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PEM_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PEM_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPOISON-Allows PEM_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RECRCE-Allows PEM_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PEM_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PEM_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,SPOISON-Allows PEM_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PEM_PEM0_DBG_INFO_EN_HELP,

(PEM1_DBG_INFO_EN),32,PEM(0..1)_DBG_INFO_EN = PEM Debug Information Enable,PEM,PEM_PEM1_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,33,Hex,9,PEM_PEM1_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PEM_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PEM_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RACPP-Allows PEM_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PEM_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PEM_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,CAAR-Allows PEM_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RACCA-Allows PEM_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RACUR-Allows PEM_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RAUC-Allows PEM_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RQO-Allows PEM_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,FCUV-Allows PEM_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPE-Allows PEM_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PEM_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PEM_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PEM_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PEM_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,MRE-Allows PEM_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTE-Allows PEM_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,ACTO-Allows PEM_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RVDM-Allows PEM_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RUMEP-Allows PEM_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PEM_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPMERC-Allows PEM_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PEM_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PEM_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PEM_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPOISON-Allows PEM_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RECRCE-Allows PEM_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PEM_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PEM_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,SPOISON-Allows PEM_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PEM_PEM1_DBG_INFO_EN_HELP,

(PEM0_DIAG_STATUS),5,PEM Diagnostic Status,PEM,PEM_PEM0_DIAG_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,PEM_PEM0_DIAG_STATUS_HELP,
O,PM_DST-Current power management DSTATE.,Enable,Disable,61,1,PEM_PEM0_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PEM_PEM0_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PEM_PEM0_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PEM_PEM0_DIAG_STATUS_HELP,

(PEM1_DIAG_STATUS),5,PEM Diagnostic Status,PEM,PEM_PEM1_DIAG_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,PEM_PEM1_DIAG_STATUS_HELP,
O,PM_DST-Current power management DSTATE.,Enable,Disable,61,1,PEM_PEM1_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PEM_PEM1_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PEM_PEM1_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PEM_PEM1_DIAG_STATUS_HELP,

(PEM0_INB_READ_CREDITS),2,Type=RSL,PEM,PEM_PEM0_INB_READ_CREDITS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM0_INB_READ_CREDITS_HELP,
T,NUM-The number of reads that may be in flight from,59,6,Hex,2,PEM_PEM0_INB_READ_CREDITS_HELP,

(PEM1_INB_READ_CREDITS),2,Type=RSL,PEM,PEM_PEM1_INB_READ_CREDITS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM1_INB_READ_CREDITS_HELP,
T,NUM-The number of reads that may be in flight from,59,6,Hex,2,PEM_PEM1_INB_READ_CREDITS_HELP,

(PEM0_INT_ENB),15,PEM(0..1)_INT_ENB = PEM Interrupt Enable,PEM,PEM_PEM0_INT_ENB_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_INT_ENB_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM0_INT_ENB_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM0_INT_ENB_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM0_INT_ENB_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM0_INT_ENB_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM0_INT_ENB_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM0_INT_ENB_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM0_INT_ENB_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM0_INT_ENB_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM0_INT_ENB_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM0_INT_ENB_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM0_INT_ENB_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM0_INT_ENB_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM0_INT_ENB_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM0_INT_ENB_HELP,

(PEM1_INT_ENB),15,PEM(0..1)_INT_ENB = PEM Interrupt Enable,PEM,PEM_PEM1_INT_ENB_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_INT_ENB_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM1_INT_ENB_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM1_INT_ENB_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM1_INT_ENB_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM1_INT_ENB_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM1_INT_ENB_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM1_INT_ENB_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM1_INT_ENB_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM1_INT_ENB_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM1_INT_ENB_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM1_INT_ENB_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM1_INT_ENB_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM1_INT_ENB_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM1_INT_ENB_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM1_INT_ENB_HELP,

(PEM0_INT_ENB_INT),15,PEM(0..1)_INT_ENB_INT = PEM Interrupt Enable,PEM,PEM_PEM0_INT_ENB_INT_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_INT_ENB_INT_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM0_INT_ENB_INT_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM0_INT_ENB_INT_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM0_INT_ENB_INT_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM0_INT_ENB_INT_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM0_INT_ENB_INT_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM0_INT_ENB_INT_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM0_INT_ENB_INT_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM0_INT_ENB_INT_HELP,

(PEM1_INT_ENB_INT),15,PEM(0..1)_INT_ENB_INT = PEM Interrupt Enable,PEM,PEM_PEM1_INT_ENB_INT_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_INT_ENB_INT_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM1_INT_ENB_INT_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM1_INT_ENB_INT_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM1_INT_ENB_INT_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM1_INT_ENB_INT_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM1_INT_ENB_INT_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM1_INT_ENB_INT_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM1_INT_ENB_INT_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM1_INT_ENB_INT_HELP,

(PEM0_INT_SUM),15,Below are in pesc_csr,PEM,PEM_PEM0_INT_SUM_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_INT_SUM_HELP,
O,CRS_DR-Had a CRS Timeout when Retries were disabled.,Enable,Disable,51,1,PEM_PEM0_INT_SUM_HELP,
O,CRS_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,52,1,PEM_PEM0_INT_SUM_HELP,
O,RDLK-Received Read Lock TLP.,Enable,Disable,53,1,PEM_PEM0_INT_SUM_HELP,
O,EXC-Set when the PEM_DBG_INFO register has a bit,Enable,Disable,54,1,PEM_PEM0_INT_SUM_HELP,
O,UN_BX-Received N=TLP for an unknown Bar.,Enable,Disable,55,1,PEM_PEM0_INT_SUM_HELP,
O,UN_B2-Received N=TLP for Bar2 when bar2 is disabled.,Enable,Disable,56,1,PEM_PEM0_INT_SUM_HELP,
O,UN_B1-Received N=TLP for Bar1 when bar1 index valid,Enable,Disable,57,1,PEM_PEM0_INT_SUM_HELP,
O,UP_BX-Received P=TLP for an unknown Bar.,Enable,Disable,58,1,PEM_PEM0_INT_SUM_HELP,
O,UP_B2-Received P=TLP for Bar2 when bar2 is disabeld.,Enable,Disable,59,1,PEM_PEM0_INT_SUM_HELP,
O,UP_B1-Received P=TLP for Bar1 when bar1 index valid,Enable,Disable,60,1,PEM_PEM0_INT_SUM_HELP,
O,PMEM-Recived PME MSG.,Enable,Disable,61,1,PEM_PEM0_INT_SUM_HELP,
O,PMEI-PME Interrupt.,Enable,Disable,62,1,PEM_PEM0_INT_SUM_HELP,
O,SE-System Error RC Mode Only.,Enable,Disable,63,1,PEM_PEM0_INT_SUM_HELP,
O,AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,64,1,PEM_PEM0_INT_SUM_HELP,

(PEM1_INT_SUM),15,Below are in pesc_csr,PEM,PEM_PEM1_INT_SUM_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_INT_SUM_HELP,
O,CRS_DR-Had a CRS Timeout when Retries were disabled.,Enable,Disable,51,1,PEM_PEM1_INT_SUM_HELP,
O,CRS_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,52,1,PEM_PEM1_INT_SUM_HELP,
O,RDLK-Received Read Lock TLP.,Enable,Disable,53,1,PEM_PEM1_INT_SUM_HELP,
O,EXC-Set when the PEM_DBG_INFO register has a bit,Enable,Disable,54,1,PEM_PEM1_INT_SUM_HELP,
O,UN_BX-Received N=TLP for an unknown Bar.,Enable,Disable,55,1,PEM_PEM1_INT_SUM_HELP,
O,UN_B2-Received N=TLP for Bar2 when bar2 is disabled.,Enable,Disable,56,1,PEM_PEM1_INT_SUM_HELP,
O,UN_B1-Received N=TLP for Bar1 when bar1 index valid,Enable,Disable,57,1,PEM_PEM1_INT_SUM_HELP,
O,UP_BX-Received P=TLP for an unknown Bar.,Enable,Disable,58,1,PEM_PEM1_INT_SUM_HELP,
O,UP_B2-Received P=TLP for Bar2 when bar2 is disabeld.,Enable,Disable,59,1,PEM_PEM1_INT_SUM_HELP,
O,UP_B1-Received P=TLP for Bar1 when bar1 index valid,Enable,Disable,60,1,PEM_PEM1_INT_SUM_HELP,
O,PMEM-Recived PME MSG.,Enable,Disable,61,1,PEM_PEM1_INT_SUM_HELP,
O,PMEI-PME Interrupt.,Enable,Disable,62,1,PEM_PEM1_INT_SUM_HELP,
O,SE-System Error RC Mode Only.,Enable,Disable,63,1,PEM_PEM1_INT_SUM_HELP,
O,AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,64,1,PEM_PEM1_INT_SUM_HELP,

(PEM0_P2N_BAR0_START),2,PEM PCIe to Npei BAR0 Start,PEM,PEM_PEM0_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PEM_PEM0_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PEM_PEM0_P2N_BAR0_START_HELP,

(PEM1_P2N_BAR0_START),2,PEM PCIe to Npei BAR0 Start,PEM,PEM_PEM1_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PEM_PEM1_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PEM_PEM1_P2N_BAR0_START_HELP,

(PEM0_P2N_BAR1_START),2,PEM PCIe to Npei BAR1 Start,PEM,PEM_PEM0_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64MB address space,1,38,Hex,10,PEM_PEM0_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PEM_PEM0_P2N_BAR1_START_HELP,

(PEM1_P2N_BAR1_START),2,PEM PCIe to Npei BAR1 Start,PEM,PEM_PEM1_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64MB address space,1,38,Hex,10,PEM_PEM1_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PEM_PEM1_P2N_BAR1_START_HELP,

(PEM0_P2N_BAR2_START),2,PEM PCIe to Npei BAR2 Start,PEM,PEM_PEM0_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^41 address space,1,23,Hex,6,PEM_PEM0_P2N_BAR2_START_HELP,
T,Reserved-Reserved,24,41,Hex,11,PEM_PEM0_P2N_BAR2_START_HELP,

(PEM1_P2N_BAR2_START),2,PEM PCIe to Npei BAR2 Start,PEM,PEM_PEM1_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^41 address space,1,23,Hex,6,PEM_PEM1_P2N_BAR2_START_HELP,
T,Reserved-Reserved,24,41,Hex,11,PEM_PEM1_P2N_BAR2_START_HELP,

(PEM0_P2P_BAR000_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM0_P2P_BAR000_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR000_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR000_END_HELP,

(PEM0_P2P_BAR001_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM0_P2P_BAR001_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR001_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR001_END_HELP,

(PEM0_P2P_BAR002_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM0_P2P_BAR002_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR002_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR002_END_HELP,

(PEM0_P2P_BAR003_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM0_P2P_BAR003_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR003_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR003_END_HELP,

(PEM1_P2P_BAR000_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM1_P2P_BAR000_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR000_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR000_END_HELP,

(PEM1_P2P_BAR001_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM1_P2P_BAR001_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR001_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR001_END_HELP,

(PEM1_P2P_BAR002_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM1_P2P_BAR002_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR002_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR002_END_HELP,

(PEM1_P2P_BAR003_END),2,PEM_P2P_BAR#_END = PEM Peer-To-Peer BAR0 End,PEM,PEM_PEM1_P2P_BAR003_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR003_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR003_END_HELP,

(PEM0_P2P_BAR000_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM0_P2P_BAR000_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR000_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR000_START_HELP,

(PEM0_P2P_BAR001_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM0_P2P_BAR001_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR001_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR001_START_HELP,

(PEM0_P2P_BAR002_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM0_P2P_BAR002_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR002_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR002_START_HELP,

(PEM0_P2P_BAR003_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM0_P2P_BAR003_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM0_P2P_BAR003_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM0_P2P_BAR003_START_HELP,

(PEM1_P2P_BAR000_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM1_P2P_BAR000_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR000_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR000_START_HELP,

(PEM1_P2P_BAR001_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM1_P2P_BAR001_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR001_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR001_START_HELP,

(PEM1_P2P_BAR002_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM1_P2P_BAR002_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR002_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR002_START_HELP,

(PEM1_P2P_BAR003_START),2,PEM_P2P_BAR#_START = PEM Peer-To-Peer BAR0 Start,PEM,PEM_PEM1_P2P_BAR003_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PEM_PEM1_P2P_BAR003_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PEM_PEM1_P2P_BAR003_START_HELP,

(PEM0_TLP_CREDITS),8,PEM TLP Credits,PEM,PEM_PEM0_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for Completion TLPs in the Peer.,9,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,PEM_CPL-TLP credits for Completion TLPs in the Peer.,17,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,PEM_NP-TLP credits for Non=Posted TLPs in the Peer.,25,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,PEM_P-TLP credits for Posted TLPs in the Peer.,33,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,SLI_CPL-TLP credits for Completion TLPs in the SLI.,41,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,SLI_NP-TLP credits for Non=Posted TLPs in the SLI.,49,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,SLI_P-TLP credits for Posted TLPs in the SLI.,57,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,

(PEM1_TLP_CREDITS),8,PEM TLP Credits,PEM,PEM_PEM1_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for Completion TLPs in the Peer.,9,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,PEM_CPL-TLP credits for Completion TLPs in the Peer.,17,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,PEM_NP-TLP credits for Non=Posted TLPs in the Peer.,25,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,PEM_P-TLP credits for Posted TLPs in the Peer.,33,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,SLI_CPL-TLP credits for Completion TLPs in the SLI.,41,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,SLI_NP-TLP credits for Non=Posted TLPs in the SLI.,49,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,SLI_P-TLP credits for Posted TLPs in the SLI.,57,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,

(PIP_ALT_SKIP_CFG0),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG0_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,

(PIP_ALT_SKIP_CFG1),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG1_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,

(PIP_ALT_SKIP_CFG2),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG2_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,

(PIP_ALT_SKIP_CFG3),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG3_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,

(PIP_BCK_PRS),5,PIP's Back Pressure Register,PIP,PIP_PIP_BCK_PRS_HELP
O,BCKPRS-PIP is currently asserting backpressure to IOB,Enable,Disable,1,1,PIP_PIP_BCK_PRS_HELP,
T,Reserved-Reserved,2,50,Hex,13,PIP_PIP_BCK_PRS_HELP,
T,HIWATER-Water mark in the todo list to assert backpressure,52,5,Hex,2,PIP_PIP_BCK_PRS_HELP,
T,Reserved-Reserved,57,3,Hex,1,PIP_PIP_BCK_PRS_HELP,
T,LOWATER-Water mark in the todo list to release backpressure,60,5,Hex,2,PIP_PIP_BCK_PRS_HELP,

(PIP_BIST_STATUS),2,PIP's BIST Results,PIP,PIP_PIP_BIST_STATUS_HELP
T,Reserved-Reserved,1,44,Hex,11,PIP_PIP_BIST_STATUS_HELP,
T,BIST-BIST Results.,45,20,Hex,5,PIP_PIP_BIST_STATUS_HELP,

(PIP_CLKEN),2,Type=RSL,PIP,PIP_PIP_CLKEN_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_CLKEN_HELP,
O,CLKEN-Controls the conditional clocking within PIP,Enable,Disable,64,1,PIP_PIP_CLKEN_HELP,

(PIP_DEC_IPSEC0),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC0_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC0_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC0_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC0_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC0_HELP,

(PIP_DEC_IPSEC1),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC1_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC1_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC1_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC1_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC1_HELP,

(PIP_DEC_IPSEC2),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC2_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC2_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC2_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC2_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC2_HELP,

(PIP_DEC_IPSEC3),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC3_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC3_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC3_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC3_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC3_HELP,

(PIP_DSA_SRC_GRP),16,Type=RSL,PIP,PIP_PIP_DSA_SRC_GRP_HELP
T,MAP15-DSA Group Algorithm,1,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP14-DSA Group Algorithm,5,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP13-DSA Group Algorithm,9,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP12-DSA Group Algorithm,13,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP11-DSA Group Algorithm,17,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP10-DSA Group Algorithm,21,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP9-DSA Group Algorithm,25,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP8-DSA Group Algorithm,29,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP7-DSA Group Algorithm,33,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP6-DSA Group Algorithm,37,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP5-DSA Group Algorithm,41,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP4-DSA Group Algorithm,45,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP3-DSA Group Algorithm,49,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP2-DSA Group Algorithm,53,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP1-DSA Group Algorithm,57,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP0-DSA Group Algorithm,61,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,

(PIP_DSA_VID_GRP),16,Type=RSL,PIP,PIP_PIP_DSA_VID_GRP_HELP
T,MAP15-DSA Group Algorithm,1,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP14-DSA Group Algorithm,5,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP13-DSA Group Algorithm,9,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP12-DSA Group Algorithm,13,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP11-DSA Group Algorithm,17,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP10-DSA Group Algorithm,21,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP9-DSA Group Algorithm,25,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP8-DSA Group Algorithm,29,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP7-DSA Group Algorithm,33,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP6-DSA Group Algorithm,37,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP5-DSA Group Algorithm,41,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP4-DSA Group Algorithm,45,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP3-DSA Group Algorithm,49,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP2-DSA Group Algorithm,53,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP1-DSA Group Algorithm,57,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP0-DSA Group Algorithm,61,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,

(PIP_FRM_LEN_CHK0),3,Type=RSL,PIP,PIP_PIP_FRM_LEN_CHK0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_FRM_LEN_CHK0_HELP,
T,MAXLEN-Byte count for Max=sized frame check,33,16,Hex,4,PIP_PIP_FRM_LEN_CHK0_HELP,
T,MINLEN-Byte count for Min=sized frame check,49,16,Hex,4,PIP_PIP_FRM_LEN_CHK0_HELP,

(PIP_GBL_CFG),8,PIP's Global Config Register,PIP,PIP_PIP_GBL_CFG_HELP
T,Reserved-Reserved,1,45,Hex,12,PIP_PIP_GBL_CFG_HELP,
O,TAG_SYN-Do not include src_crc for TCP/SYN&!ACK packets,Enable,Disable,46,1,PIP_PIP_GBL_CFG_HELP,
O,IP6_UDP-IPv6/UDP checksum is not optional,Enable,Disable,47,1,PIP_PIP_GBL_CFG_HELP,
O,MAX_L2-Config bit to choose the largest L2 frame size,Enable,Disable,48,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,49,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,RAW_SHF-RAW Packet shift amount,54,3,Hex,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,NIP_SHF-Non=IP shift amount,62,3,Hex,1,PIP_PIP_GBL_CFG_HELP,

(PIP_GBL_CTL),23,PIP's Global Control Register,PIP,PIP_PIP_GBL_CTL_HELP
T,Reserved-Reserved,1,36,Hex,9,PIP_PIP_GBL_CTL_HELP,
O,IHMSK_DIS-Instruction Header Mask Disable,Enable,Disable,37,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_TVID-DSA Group Algorithm,Enable,Disable,38,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_SCMD-DSA Group Algorithm,Enable,Disable,39,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_SID-DSA Group Algorithm,Enable,Disable,40,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,41,3,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,RING_EN-Enable DPI ring information in WQE,Enable,Disable,44,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,45,3,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IGNRS-Ignore the PKT_INST_HDR[RS] bit when set,Enable,Disable,48,1,PIP_PIP_GBL_CTL_HELP,
O,VS_WQE-Which DSA/VLAN CFI/ID to use when VLAN Stacking,Enable,Disable,49,1,PIP_PIP_GBL_CTL_HELP,
O,VS_QOS-Which DSA/VLAN priority to use when VLAN Stacking,Enable,Disable,50,1,PIP_PIP_GBL_CTL_HELP,
O,L2_MAL-Enable L2 malformed packet check,Enable,Disable,51,1,PIP_PIP_GBL_CTL_HELP,
O,TCP_FLAG-Enable TCP flags checks,Enable,Disable,52,1,PIP_PIP_GBL_CTL_HELP,
O,L4_LEN-Enable TCP/UDP length check,Enable,Disable,53,1,PIP_PIP_GBL_CTL_HELP,
O,L4_CHK-Enable TCP/UDP checksum check,Enable,Disable,54,1,PIP_PIP_GBL_CTL_HELP,
O,L4_PRT-Enable TCP/UDP illegal port check,Enable,Disable,55,1,PIP_PIP_GBL_CTL_HELP,
O,L4_MAL-Enable TCP/UDP malformed packet check,Enable,Disable,56,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
T,IP6_EEXT-Enable IPv6 early extension headers,59,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IP4_OPTS-Enable IPv4 options check,Enable,Disable,61,1,PIP_PIP_GBL_CTL_HELP,
O,IP_HOP-Enable TTL (IPv4) / hop (IPv6) check,Enable,Disable,62,1,PIP_PIP_GBL_CTL_HELP,
O,IP_MAL-Enable malformed check,Enable,Disable,63,1,PIP_PIP_GBL_CTL_HELP,
O,IP_CHK-Enable IPv4 header checksum check,Enable,Disable,64,1,PIP_PIP_GBL_CTL_HELP,

(PIP_HG_PRI_QOS),6,Type=RSL,PIP,PIP_PIP_HG_PRI_QOS_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_HG_PRI_QOS_HELP,
O,UP_QOS-When written to '1' updates the entry in the,Enable,Disable,52,1,PIP_PIP_HG_PRI_QOS_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,PIP_PIP_HG_PRI_QOS_HELP,
T,QOS-QOS Map level to priority,54,3,Hex,1,PIP_PIP_HG_PRI_QOS_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_HG_PRI_QOS_HELP,
T,PRI-The priority level from HiGig header,59,6,Hex,2,PIP_PIP_HG_PRI_QOS_HELP,

(PIP_INT_EN),14,PIP's Interrupt Enable Register,PIP,PIP_PIP_INT_EN_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_INT_EN_HELP,
O,PUNYERR-Frame was received with length <=4B when CRC,Enable,Disable,52,1,PIP_PIP_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,53,1,PIP_PIP_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,54,1,PIP_PIP_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,55,1,PIP_PIP_INT_EN_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_EN_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_EN_HELP,
O,TODOOVR-Todo list overflow (see PIP_BCK_PRS[HIWATER]),Enable,Disable,58,1,PIP_PIP_INT_EN_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_EN_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_EN_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_EN_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_EN_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_EN_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_EN_HELP,

(PIP_INT_REG),14,PIP's Interrupt Register,PIP,PIP_PIP_INT_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_INT_REG_HELP,
O,PUNYERR-Frame was received with length <=4B when CRC,Enable,Disable,52,1,PIP_PIP_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,53,1,PIP_PIP_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,54,1,PIP_PIP_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,55,1,PIP_PIP_INT_REG_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_REG_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_REG_HELP,
O,TODOOVR-Todo list overflow (see PIP_BCK_PRS[HIWATER]),Enable,Disable,58,1,PIP_PIP_INT_REG_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_REG_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_REG_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_REG_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_REG_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_REG_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_REG_HELP,

(PIP_IP_OFFSET),2,Location of the IP in the workQ entry,PIP,PIP_PIP_IP_OFFSET_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_IP_OFFSET_HELP,
T,OFFSET-Number of 8B ticks to include in workQ entry,62,3,Hex,1,PIP_PIP_IP_OFFSET_HELP,

(PIP_PRT_CFG0),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG0_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG0_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG0_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG0_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG0_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG0_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG0_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG0_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG0_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG0_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG0_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG0_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG0_HELP,

(PIP_PRT_CFG1),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG1_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG1_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG1_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG1_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG1_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG1_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG1_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG1_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG1_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG1_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG1_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG1_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG1_HELP,

(PIP_PRT_CFG2),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG2_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG2_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG2_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG2_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG2_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG2_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG2_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG2_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG2_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG2_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG2_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG2_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG2_HELP,

(PIP_PRT_CFG3),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG3_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG3_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG3_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG3_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG3_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG3_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG3_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG3_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG3_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG3_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG3_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG3_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG3_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG3_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG3_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG3_HELP,

(PIP_PRT_CFG16),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG16_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG16_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG16_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG16_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG16_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG16_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG16_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG16_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG16_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG16_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG16_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG16_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG16_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG16_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG16_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG16_HELP,

(PIP_PRT_CFG17),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG17_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG17_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG17_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG17_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG17_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG17_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG17_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG17_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG17_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG17_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG17_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG17_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG17_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG17_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG17_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG17_HELP,

(PIP_PRT_CFG18),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG18_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG18_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG18_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG18_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG18_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG18_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG18_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG18_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG18_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG18_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG18_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG18_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG18_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG18_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG18_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG18_HELP,

(PIP_PRT_CFG19),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG19_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG19_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG19_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG19_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG19_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG19_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG19_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG19_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG19_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG19_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG19_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG19_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG19_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG19_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG19_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG19_HELP,

(PIP_PRT_CFG32),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG32_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG32_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG32_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG32_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG32_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG32_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG32_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG32_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG32_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG32_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG32_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG32_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG32_HELP,

(PIP_PRT_CFG33),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG33_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG33_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG33_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG33_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG33_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG33_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG33_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG33_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG33_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG33_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG33_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG33_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG33_HELP,

(PIP_PRT_CFG34),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG34_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG34_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG34_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG34_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG34_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG34_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG34_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG34_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG34_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG34_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG34_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG34_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG34_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG34_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG34_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG34_HELP,

(PIP_PRT_CFG35),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG35_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG35_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG35_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG35_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG35_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG35_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG35_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG35_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG35_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG35_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG35_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG35_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG35_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG35_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG35_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG35_HELP,

(PIP_PRT_CFG36),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG36_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG36_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG36_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG36_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG36_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG36_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG36_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG36_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG36_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG36_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG36_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG36_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG36_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG36_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG36_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG36_HELP,

(PIP_PRT_CFG37),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG37_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG37_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG37_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG37_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG37_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG37_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG37_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG37_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG37_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG37_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG37_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG37_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG37_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG37_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG37_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG37_HELP,

(PIP_PRT_CFG38),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG38_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG38_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG38_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG38_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG38_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG38_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG38_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG38_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG38_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG38_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG38_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG38_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG38_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG38_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG38_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG38_HELP,

(PIP_PRT_CFG39),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG39_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG39_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG39_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG39_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG39_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG39_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG39_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG39_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG39_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG39_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG39_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG39_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG39_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG39_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG39_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG39_HELP,

(PIP_PRT_CFG40),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG40_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG40_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG40_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG40_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG40_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG40_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG40_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG40_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG40_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG40_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG40_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG40_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG40_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG40_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG40_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG40_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG40_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG40_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG40_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG40_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG40_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG40_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG40_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG40_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG40_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG40_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG40_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG40_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG40_HELP,

(PIP_PRT_CFG41),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG41_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG41_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG41_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG41_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG41_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG41_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG41_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG41_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG41_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG41_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG41_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG41_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG41_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG41_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG41_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG41_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG41_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG41_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG41_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG41_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG41_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG41_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG41_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG41_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG41_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG41_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG41_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG41_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG41_HELP,

(PIP_PRT_CFG44),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG44_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG44_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG44_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG44_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG44_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG44_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG44_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG44_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG44_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG44_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG44_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG44_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG44_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG44_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG44_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG44_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG44_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG44_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG44_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG44_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG44_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG44_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG44_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG44_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG44_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG44_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG44_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG44_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG44_HELP,

(PIP_PRT_CFG45),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG45_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG45_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG45_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG45_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG45_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG45_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG45_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG45_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG45_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG45_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG45_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG45_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG45_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG45_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG45_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG45_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG45_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG45_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG45_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG45_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG45_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG45_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG45_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG45_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG45_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG45_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG45_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG45_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG45_HELP,

(PIP_PRT_CFG46),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG46_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG46_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG46_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG46_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG46_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG46_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG46_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG46_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG46_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG46_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG46_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG46_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG46_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG46_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG46_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG46_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG46_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG46_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG46_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG46_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG46_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG46_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG46_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG46_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG46_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG46_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG46_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG46_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG46_HELP,

(PIP_PRT_CFG47),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG47_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG47_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG47_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG47_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG47_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG47_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG47_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG47_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG47_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG47_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG47_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG47_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG47_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG47_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG47_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG47_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG47_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG47_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG47_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG47_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG47_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG47_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG47_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG47_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG47_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG47_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG47_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG47_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG47_HELP,

(PIP_PRT_CFGB0),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB0_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB0_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB0_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB0_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB0_HELP,

(PIP_PRT_CFGB1),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB1_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB1_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB1_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB1_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB1_HELP,

(PIP_PRT_CFGB2),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB2_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB2_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB2_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB2_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB2_HELP,

(PIP_PRT_CFGB3),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB3_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB3_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB3_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB3_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB3_HELP,

(PIP_PRT_CFGB16),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB16_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB16_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB16_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB16_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB16_HELP,

(PIP_PRT_CFGB17),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB17_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB17_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB17_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB17_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB17_HELP,

(PIP_PRT_CFGB18),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB18_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB18_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB18_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB18_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB18_HELP,

(PIP_PRT_CFGB19),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB19_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB19_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB19_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB19_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB19_HELP,

(PIP_PRT_CFGB32),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB32_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB32_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB32_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB32_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB32_HELP,

(PIP_PRT_CFGB33),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB33_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB33_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB33_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB33_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB33_HELP,

(PIP_PRT_CFGB34),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB34_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB34_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB34_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB34_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB34_HELP,

(PIP_PRT_CFGB35),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB35_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB35_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB35_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB35_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB35_HELP,

(PIP_PRT_CFGB36),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB36_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB36_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB36_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB36_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB36_HELP,

(PIP_PRT_CFGB37),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB37_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB37_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB37_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB37_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB37_HELP,

(PIP_PRT_CFGB38),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB38_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB38_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB38_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB38_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB38_HELP,

(PIP_PRT_CFGB39),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB39_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB39_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB39_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB39_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB39_HELP,

(PIP_PRT_CFGB40),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB40_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB40_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB40_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB40_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB40_HELP,

(PIP_PRT_CFGB41),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB41_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB41_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB41_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB41_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB41_HELP,

(PIP_PRT_CFGB42),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB42_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB42_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB42_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB42_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB42_HELP,

(PIP_PRT_CFGB43),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB43_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB43_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB43_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB43_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB43_HELP,

(PIP_PRT_CFGB44),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB44_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB44_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB44_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB44_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB44_HELP,

(PIP_PRT_CFGB45),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB45_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB45_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB45_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB45_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB45_HELP,

(PIP_PRT_CFGB46),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB46_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB46_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB46_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB46_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB46_HELP,

(PIP_PRT_CFGB47),4,Type=RSL,PIP,PIP_PIP_PRT_CFGB47_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB47_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB47_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB47_HELP,
T,Reserved-Reserved,29,36,Hex,9,PIP_PIP_PRT_CFGB47_HELP,

(PIP_PRT_TAG0),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG0_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG0_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,

(PIP_PRT_TAG1),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG1_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG1_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,

(PIP_PRT_TAG2),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG2_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG2_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,

(PIP_PRT_TAG3),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG3_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG3_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG3_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG3_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG3_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG3_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,

(PIP_PRT_TAG16),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG16_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG16_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG16_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG16_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG16_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG16_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,

(PIP_PRT_TAG17),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG17_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG17_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG17_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG17_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG17_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG17_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,

(PIP_PRT_TAG18),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG18_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG18_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG18_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG18_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG18_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG18_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,

(PIP_PRT_TAG19),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG19_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG19_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG19_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG19_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG19_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG19_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,

(PIP_PRT_TAG32),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG32_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG32_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,

(PIP_PRT_TAG33),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG33_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG33_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,

(PIP_PRT_TAG34),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG34_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG34_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG34_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG34_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG34_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG34_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,

(PIP_PRT_TAG35),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG35_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG35_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG35_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG35_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG35_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG35_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,

(PIP_PRT_TAG36),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG36_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG36_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG36_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG36_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG36_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG36_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,

(PIP_PRT_TAG37),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG37_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG37_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG37_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG37_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG37_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG37_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,

(PIP_PRT_TAG38),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG38_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG38_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG38_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG38_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG38_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG38_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,

(PIP_PRT_TAG39),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG39_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG39_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG39_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG39_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG39_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG39_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,

(PIP_PRT_TAG40),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG40_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG40_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG40_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG40_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG40_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG40_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG40_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG40_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG40_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG40_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG40_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG40_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG40_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG40_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG40_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG40_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG40_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG40_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG40_HELP,

(PIP_PRT_TAG41),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG41_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG41_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG41_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG41_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG41_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG41_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG41_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG41_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG41_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG41_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG41_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG41_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG41_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG41_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG41_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG41_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG41_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG41_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG41_HELP,

(PIP_PRT_TAG44),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG44_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG44_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG44_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG44_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG44_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG44_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG44_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG44_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG44_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG44_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG44_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG44_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG44_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG44_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG44_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG44_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG44_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG44_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG44_HELP,

(PIP_PRT_TAG45),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG45_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG45_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG45_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG45_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG45_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG45_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG45_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG45_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG45_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG45_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG45_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG45_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG45_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG45_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG45_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG45_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG45_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG45_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG45_HELP,

(PIP_PRT_TAG46),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG46_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG46_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG46_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG46_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG46_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG46_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG46_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG46_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG46_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG46_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG46_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG46_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG46_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG46_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG46_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG46_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG46_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG46_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG46_HELP,

(PIP_PRT_TAG47),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG47_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG47_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG47_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG47_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG47_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG47_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG47_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG47_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG47_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG47_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG47_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG47_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG47_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG47_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG47_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG47_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG47_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG47_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG47_HELP,

(PIP_QOS_DIFF0),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF0_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF0_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF0_HELP,

(PIP_QOS_DIFF1),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF1_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF1_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF1_HELP,

(PIP_QOS_DIFF2),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF2_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF2_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF2_HELP,

(PIP_QOS_DIFF3),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF3_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF3_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF3_HELP,

(PIP_QOS_DIFF4),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF4_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF4_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF4_HELP,

(PIP_QOS_DIFF5),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF5_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF5_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF5_HELP,

(PIP_QOS_DIFF6),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF6_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF6_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF6_HELP,

(PIP_QOS_DIFF7),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF7_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF7_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF7_HELP,

(PIP_QOS_DIFF8),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF8_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF8_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF8_HELP,

(PIP_QOS_DIFF9),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF9_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF9_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF9_HELP,

(PIP_QOS_DIFF10),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF10_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF10_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF10_HELP,

(PIP_QOS_DIFF11),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF11_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF11_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF11_HELP,

(PIP_QOS_DIFF12),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF12_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF12_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF12_HELP,

(PIP_QOS_DIFF13),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF13_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF13_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF13_HELP,

(PIP_QOS_DIFF14),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF14_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF14_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF14_HELP,

(PIP_QOS_DIFF15),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF15_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF15_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF15_HELP,

(PIP_QOS_DIFF16),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF16_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF16_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF16_HELP,

(PIP_QOS_DIFF17),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF17_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF17_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF17_HELP,

(PIP_QOS_DIFF18),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF18_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF18_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF18_HELP,

(PIP_QOS_DIFF19),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF19_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF19_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF19_HELP,

(PIP_QOS_DIFF20),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF20_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF20_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF20_HELP,

(PIP_QOS_DIFF21),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF21_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF21_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF21_HELP,

(PIP_QOS_DIFF22),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF22_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF22_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF22_HELP,

(PIP_QOS_DIFF23),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF23_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF23_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF23_HELP,

(PIP_QOS_DIFF24),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF24_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF24_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF24_HELP,

(PIP_QOS_DIFF25),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF25_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF25_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF25_HELP,

(PIP_QOS_DIFF26),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF26_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF26_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF26_HELP,

(PIP_QOS_DIFF27),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF27_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF27_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF27_HELP,

(PIP_QOS_DIFF28),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF28_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF28_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF28_HELP,

(PIP_QOS_DIFF29),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF29_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF29_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF29_HELP,

(PIP_QOS_DIFF30),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF30_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF30_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF30_HELP,

(PIP_QOS_DIFF31),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF31_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF31_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF31_HELP,

(PIP_QOS_DIFF32),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF32_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF32_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF32_HELP,

(PIP_QOS_DIFF33),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF33_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF33_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF33_HELP,

(PIP_QOS_DIFF34),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF34_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF34_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF34_HELP,

(PIP_QOS_DIFF35),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF35_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF35_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF35_HELP,

(PIP_QOS_DIFF36),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF36_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF36_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF36_HELP,

(PIP_QOS_DIFF37),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF37_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF37_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF37_HELP,

(PIP_QOS_DIFF38),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF38_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF38_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF38_HELP,

(PIP_QOS_DIFF39),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF39_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF39_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF39_HELP,

(PIP_QOS_DIFF40),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF40_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF40_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF40_HELP,

(PIP_QOS_DIFF41),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF41_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF41_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF41_HELP,

(PIP_QOS_DIFF42),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF42_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF42_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF42_HELP,

(PIP_QOS_DIFF43),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF43_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF43_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF43_HELP,

(PIP_QOS_DIFF44),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF44_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF44_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF44_HELP,

(PIP_QOS_DIFF45),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF45_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF45_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF45_HELP,

(PIP_QOS_DIFF46),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF46_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF46_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF46_HELP,

(PIP_QOS_DIFF47),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF47_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF47_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF47_HELP,

(PIP_QOS_DIFF48),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF48_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF48_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF48_HELP,

(PIP_QOS_DIFF49),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF49_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF49_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF49_HELP,

(PIP_QOS_DIFF50),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF50_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF50_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF50_HELP,

(PIP_QOS_DIFF51),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF51_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF51_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF51_HELP,

(PIP_QOS_DIFF52),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF52_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF52_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF52_HELP,

(PIP_QOS_DIFF53),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF53_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF53_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF53_HELP,

(PIP_QOS_DIFF54),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF54_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF54_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF54_HELP,

(PIP_QOS_DIFF55),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF55_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF55_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF55_HELP,

(PIP_QOS_DIFF56),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF56_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF56_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF56_HELP,

(PIP_QOS_DIFF57),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF57_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF57_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF57_HELP,

(PIP_QOS_DIFF58),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF58_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF58_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF58_HELP,

(PIP_QOS_DIFF59),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF59_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF59_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF59_HELP,

(PIP_QOS_DIFF60),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF60_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF60_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF60_HELP,

(PIP_QOS_DIFF61),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF61_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF61_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF61_HELP,

(PIP_QOS_DIFF62),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF62_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF62_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF62_HELP,

(PIP_QOS_DIFF63),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF63_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF63_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF63_HELP,

(PIP_QOS_VLAN0),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN0_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN0_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN0_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,

(PIP_QOS_VLAN1),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN1_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN1_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN1_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,

(PIP_QOS_VLAN2),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN2_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN2_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN2_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,

(PIP_QOS_VLAN3),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN3_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN3_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN3_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,

(PIP_QOS_VLAN4),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN4_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN4_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN4_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,

(PIP_QOS_VLAN5),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN5_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN5_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN5_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,

(PIP_QOS_VLAN6),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN6_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN6_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN6_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,

(PIP_QOS_VLAN7),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN7_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN7_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN7_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,

(PIP_QOS_WATCH0),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH0_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,

(PIP_QOS_WATCH1),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH1_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,

(PIP_QOS_WATCH2),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH2_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,

(PIP_QOS_WATCH3),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH3_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,

(PIP_QOS_WATCH4),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH4_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH4_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH4_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,

(PIP_QOS_WATCH5),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH5_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH5_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH5_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,

(PIP_QOS_WATCH6),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH6_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH6_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH6_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,

(PIP_QOS_WATCH7),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH7_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH7_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH7_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,

(PIP_RAW_WORD),2,The RAW Word2 of the workQ entry.,PIP,PIP_PIP_RAW_WORD_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_RAW_WORD_HELP,
T,WORD-Word2 of the workQ entry,9,56,Hex,14,PIP_PIP_RAW_WORD_HELP,

(PIP_SFT_RST),2,PIP Soft Reset,PIP,PIP_PIP_SFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_SFT_RST_HELP,
O,RST-Soft Reset,Enable,Disable,64,1,PIP_PIP_SFT_RST_HELP,

(PIP_STAT0_PRT0),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT0_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,

(PIP_STAT0_PRT1),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT1_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,

(PIP_STAT0_PRT2),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT2_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,

(PIP_STAT0_PRT3),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT3_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT3_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT3_HELP,

(PIP_STAT0_PRT16),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT16_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT16_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT16_HELP,

(PIP_STAT0_PRT17),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT17_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT17_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT17_HELP,

(PIP_STAT0_PRT18),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT18_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT18_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT18_HELP,

(PIP_STAT0_PRT19),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT19_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT19_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT19_HELP,

(PIP_STAT0_PRT32),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT32_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,

(PIP_STAT0_PRT33),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT33_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,

(PIP_STAT0_PRT34),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT34_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT34_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT34_HELP,

(PIP_STAT0_PRT35),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT35_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT35_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT35_HELP,

(PIP_STAT0_PRT36),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT36_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT36_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT36_HELP,

(PIP_STAT0_PRT37),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT37_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT37_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT37_HELP,

(PIP_STAT0_PRT38),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT38_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT38_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT38_HELP,

(PIP_STAT0_PRT39),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT39_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT39_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT39_HELP,

(PIP_STAT10_PRT0),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT0_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT0_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT0_HELP,

(PIP_STAT10_PRT1),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT1_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT1_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT1_HELP,

(PIP_STAT10_PRT2),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT2_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT2_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT2_HELP,

(PIP_STAT10_PRT3),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT3_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT3_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT3_HELP,

(PIP_STAT10_PRT16),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT16_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT16_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT16_HELP,

(PIP_STAT10_PRT17),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT17_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT17_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT17_HELP,

(PIP_STAT10_PRT18),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT18_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT18_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT18_HELP,

(PIP_STAT10_PRT19),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT19_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT19_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT19_HELP,

(PIP_STAT10_PRT32),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT32_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT32_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT32_HELP,

(PIP_STAT10_PRT33),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT33_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT33_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT33_HELP,

(PIP_STAT10_PRT34),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT34_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT34_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT34_HELP,

(PIP_STAT10_PRT35),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT35_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT35_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT35_HELP,

(PIP_STAT10_PRT36),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT36_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT36_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT36_HELP,

(PIP_STAT10_PRT37),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT37_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT37_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT37_HELP,

(PIP_STAT10_PRT38),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT38_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT38_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT38_HELP,

(PIP_STAT10_PRT39),2,X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST,PIP,PIP_PIP_STAT10_PRT39_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT39_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT39_HELP,

(PIP_STAT11_PRT0),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT0_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT0_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT0_HELP,

(PIP_STAT11_PRT1),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT1_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT1_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT1_HELP,

(PIP_STAT11_PRT2),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT2_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT2_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT2_HELP,

(PIP_STAT11_PRT3),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT3_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT3_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT3_HELP,

(PIP_STAT11_PRT16),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT16_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT16_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT16_HELP,

(PIP_STAT11_PRT17),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT17_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT17_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT17_HELP,

(PIP_STAT11_PRT18),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT18_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT18_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT18_HELP,

(PIP_STAT11_PRT19),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT19_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT19_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT19_HELP,

(PIP_STAT11_PRT32),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT32_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT32_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT32_HELP,

(PIP_STAT11_PRT33),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT33_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT33_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT33_HELP,

(PIP_STAT11_PRT34),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT34_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT34_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT34_HELP,

(PIP_STAT11_PRT35),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT35_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT35_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT35_HELP,

(PIP_STAT11_PRT36),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT36_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT36_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT36_HELP,

(PIP_STAT11_PRT37),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT37_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT37_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT37_HELP,

(PIP_STAT11_PRT38),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT38_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT38_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT38_HELP,

(PIP_STAT11_PRT39),2,X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST,PIP,PIP_PIP_STAT11_PRT39_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT39_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT39_HELP,

(PIP_STAT1_PRT0),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT0_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT0_HELP,

(PIP_STAT1_PRT1),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT1_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT1_HELP,

(PIP_STAT1_PRT2),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT2_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT2_HELP,

(PIP_STAT1_PRT3),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT3_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT3_HELP,

(PIP_STAT1_PRT16),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT16_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT16_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT16_HELP,

(PIP_STAT1_PRT17),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT17_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT17_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT17_HELP,

(PIP_STAT1_PRT18),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT18_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT18_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT18_HELP,

(PIP_STAT1_PRT19),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT19_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT19_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT19_HELP,

(PIP_STAT1_PRT32),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT32_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT32_HELP,

(PIP_STAT1_PRT33),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT33_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT33_HELP,

(PIP_STAT1_PRT34),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT34_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT34_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT34_HELP,

(PIP_STAT1_PRT35),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT35_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT35_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT35_HELP,

(PIP_STAT1_PRT36),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT36_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT36_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT36_HELP,

(PIP_STAT1_PRT37),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT37_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT37_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT37_HELP,

(PIP_STAT1_PRT38),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT38_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT38_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT38_HELP,

(PIP_STAT1_PRT39),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT39_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT39_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT39_HELP,

(PIP_STAT2_PRT0),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT0_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,

(PIP_STAT2_PRT1),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT1_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,

(PIP_STAT2_PRT2),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT2_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,

(PIP_STAT2_PRT3),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT3_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT3_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT3_HELP,

(PIP_STAT2_PRT16),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT16_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT16_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT16_HELP,

(PIP_STAT2_PRT17),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT17_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT17_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT17_HELP,

(PIP_STAT2_PRT18),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT18_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT18_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT18_HELP,

(PIP_STAT2_PRT19),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT19_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT19_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT19_HELP,

(PIP_STAT2_PRT32),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT32_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,

(PIP_STAT2_PRT33),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT33_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,

(PIP_STAT2_PRT34),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT34_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT34_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT34_HELP,

(PIP_STAT2_PRT35),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT35_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT35_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT35_HELP,

(PIP_STAT2_PRT36),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT36_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT36_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT36_HELP,

(PIP_STAT2_PRT37),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT37_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT37_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT37_HELP,

(PIP_STAT2_PRT38),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT38_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT38_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT38_HELP,

(PIP_STAT2_PRT39),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT39_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT39_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT39_HELP,

(PIP_STAT3_PRT0),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT0_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,

(PIP_STAT3_PRT1),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT1_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,

(PIP_STAT3_PRT2),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT2_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,

(PIP_STAT3_PRT3),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT3_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT3_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT3_HELP,

(PIP_STAT3_PRT16),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT16_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT16_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT16_HELP,

(PIP_STAT3_PRT17),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT17_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT17_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT17_HELP,

(PIP_STAT3_PRT18),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT18_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT18_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT18_HELP,

(PIP_STAT3_PRT19),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT19_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT19_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT19_HELP,

(PIP_STAT3_PRT32),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT32_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,

(PIP_STAT3_PRT33),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT33_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,

(PIP_STAT3_PRT34),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT34_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT34_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT34_HELP,

(PIP_STAT3_PRT35),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT35_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT35_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT35_HELP,

(PIP_STAT3_PRT36),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT36_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT36_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT36_HELP,

(PIP_STAT3_PRT37),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT37_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT37_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT37_HELP,

(PIP_STAT3_PRT38),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT38_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT38_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT38_HELP,

(PIP_STAT3_PRT39),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT39_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT39_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT39_HELP,

(PIP_STAT4_PRT0),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT0_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,

(PIP_STAT4_PRT1),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT1_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,

(PIP_STAT4_PRT2),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT2_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,

(PIP_STAT4_PRT3),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT3_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT3_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT3_HELP,

(PIP_STAT4_PRT16),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT16_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT16_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT16_HELP,

(PIP_STAT4_PRT17),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT17_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT17_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT17_HELP,

(PIP_STAT4_PRT18),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT18_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT18_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT18_HELP,

(PIP_STAT4_PRT19),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT19_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT19_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT19_HELP,

(PIP_STAT4_PRT32),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT32_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,

(PIP_STAT4_PRT33),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT33_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,

(PIP_STAT4_PRT34),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT34_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT34_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT34_HELP,

(PIP_STAT4_PRT35),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT35_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT35_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT35_HELP,

(PIP_STAT4_PRT36),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT36_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT36_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT36_HELP,

(PIP_STAT4_PRT37),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT37_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT37_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT37_HELP,

(PIP_STAT4_PRT38),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT38_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT38_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT38_HELP,

(PIP_STAT4_PRT39),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT39_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT39_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT39_HELP,

(PIP_STAT5_PRT0),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT0_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,

(PIP_STAT5_PRT1),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT1_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,

(PIP_STAT5_PRT2),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT2_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,

(PIP_STAT5_PRT3),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT3_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT3_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT3_HELP,

(PIP_STAT5_PRT16),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT16_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT16_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT16_HELP,

(PIP_STAT5_PRT17),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT17_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT17_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT17_HELP,

(PIP_STAT5_PRT18),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT18_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT18_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT18_HELP,

(PIP_STAT5_PRT19),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT19_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT19_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT19_HELP,

(PIP_STAT5_PRT32),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT32_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,

(PIP_STAT5_PRT33),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT33_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,

(PIP_STAT5_PRT34),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT34_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT34_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT34_HELP,

(PIP_STAT5_PRT35),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT35_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT35_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT35_HELP,

(PIP_STAT5_PRT36),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT36_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT36_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT36_HELP,

(PIP_STAT5_PRT37),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT37_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT37_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT37_HELP,

(PIP_STAT5_PRT38),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT38_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT38_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT38_HELP,

(PIP_STAT5_PRT39),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT39_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT39_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT39_HELP,

(PIP_STAT6_PRT0),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT0_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,

(PIP_STAT6_PRT1),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT1_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,

(PIP_STAT6_PRT2),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT2_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,

(PIP_STAT6_PRT3),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT3_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT3_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT3_HELP,

(PIP_STAT6_PRT16),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT16_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT16_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT16_HELP,

(PIP_STAT6_PRT17),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT17_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT17_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT17_HELP,

(PIP_STAT6_PRT18),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT18_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT18_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT18_HELP,

(PIP_STAT6_PRT19),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT19_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT19_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT19_HELP,

(PIP_STAT6_PRT32),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT32_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,

(PIP_STAT6_PRT33),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT33_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,

(PIP_STAT6_PRT34),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT34_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT34_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT34_HELP,

(PIP_STAT6_PRT35),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT35_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT35_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT35_HELP,

(PIP_STAT6_PRT36),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT36_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT36_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT36_HELP,

(PIP_STAT6_PRT37),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT37_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT37_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT37_HELP,

(PIP_STAT6_PRT38),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT38_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT38_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT38_HELP,

(PIP_STAT6_PRT39),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT39_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT39_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT39_HELP,

(PIP_STAT7_PRT0),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT0_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,

(PIP_STAT7_PRT1),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT1_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,

(PIP_STAT7_PRT2),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT2_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,

(PIP_STAT7_PRT3),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT3_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT3_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT3_HELP,

(PIP_STAT7_PRT16),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT16_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT16_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT16_HELP,

(PIP_STAT7_PRT17),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT17_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT17_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT17_HELP,

(PIP_STAT7_PRT18),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT18_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT18_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT18_HELP,

(PIP_STAT7_PRT19),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT19_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT19_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT19_HELP,

(PIP_STAT7_PRT32),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT32_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,

(PIP_STAT7_PRT33),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT33_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,

(PIP_STAT7_PRT34),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT34_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT34_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT34_HELP,

(PIP_STAT7_PRT35),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT35_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT35_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT35_HELP,

(PIP_STAT7_PRT36),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT36_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT36_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT36_HELP,

(PIP_STAT7_PRT37),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT37_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT37_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT37_HELP,

(PIP_STAT7_PRT38),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT38_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT38_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT38_HELP,

(PIP_STAT7_PRT39),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT39_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT39_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT39_HELP,

(PIP_STAT8_PRT0),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT0_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,

(PIP_STAT8_PRT1),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT1_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,

(PIP_STAT8_PRT2),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT2_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,

(PIP_STAT8_PRT3),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT3_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT3_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT3_HELP,

(PIP_STAT8_PRT16),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT16_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT16_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT16_HELP,

(PIP_STAT8_PRT17),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT17_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT17_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT17_HELP,

(PIP_STAT8_PRT18),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT18_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT18_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT18_HELP,

(PIP_STAT8_PRT19),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT19_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT19_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT19_HELP,

(PIP_STAT8_PRT32),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT32_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,

(PIP_STAT8_PRT33),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT33_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,

(PIP_STAT8_PRT34),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT34_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT34_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT34_HELP,

(PIP_STAT8_PRT35),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT35_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT35_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT35_HELP,

(PIP_STAT8_PRT36),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT36_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT36_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT36_HELP,

(PIP_STAT8_PRT37),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT37_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT37_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT37_HELP,

(PIP_STAT8_PRT38),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT38_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT38_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT38_HELP,

(PIP_STAT8_PRT39),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT39_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT39_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT39_HELP,

(PIP_STAT9_PRT0),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT0_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,

(PIP_STAT9_PRT1),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT1_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,

(PIP_STAT9_PRT2),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT2_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,

(PIP_STAT9_PRT3),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT3_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT3_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT3_HELP,

(PIP_STAT9_PRT16),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT16_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT16_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT16_HELP,

(PIP_STAT9_PRT17),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT17_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT17_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT17_HELP,

(PIP_STAT9_PRT18),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT18_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT18_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT18_HELP,

(PIP_STAT9_PRT19),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT19_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT19_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT19_HELP,

(PIP_STAT9_PRT32),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT32_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,

(PIP_STAT9_PRT33),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT33_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,

(PIP_STAT9_PRT34),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT34_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT34_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT34_HELP,

(PIP_STAT9_PRT35),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT35_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT35_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT35_HELP,

(PIP_STAT9_PRT36),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT36_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT36_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT36_HELP,

(PIP_STAT9_PRT37),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT37_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT37_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT37_HELP,

(PIP_STAT9_PRT38),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT38_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT38_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT38_HELP,

(PIP_STAT9_PRT39),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT39_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT39_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT39_HELP,

(PIP_STAT_CTL),2,PIP's Stat Control Register,PIP,PIP_PIP_STAT_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_STAT_CTL_HELP,
O,RDCLR-Stat registers are read and clear,Enable,Disable,64,1,PIP_PIP_STAT_CTL_HELP,

(PIP_STAT_INB_ERRS0),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS0_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS0_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS0_HELP,

(PIP_STAT_INB_ERRS1),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS1_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS1_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS1_HELP,

(PIP_STAT_INB_ERRS2),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS2_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS2_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS2_HELP,

(PIP_STAT_INB_ERRS3),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS3_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS3_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS3_HELP,

(PIP_STAT_INB_ERRS16),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS16_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS16_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS16_HELP,

(PIP_STAT_INB_ERRS17),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS17_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS17_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS17_HELP,

(PIP_STAT_INB_ERRS18),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS18_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS18_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS18_HELP,

(PIP_STAT_INB_ERRS19),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS19_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS19_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS19_HELP,

(PIP_STAT_INB_ERRS32),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS32_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS32_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS32_HELP,

(PIP_STAT_INB_ERRS33),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS33_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS33_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS33_HELP,

(PIP_STAT_INB_ERRS34),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS34_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS34_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS34_HELP,

(PIP_STAT_INB_ERRS35),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS35_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS35_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS35_HELP,

(PIP_STAT_INB_ERRS36),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS36_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS36_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS36_HELP,

(PIP_STAT_INB_ERRS37),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS37_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS37_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS37_HELP,

(PIP_STAT_INB_ERRS38),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS38_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS38_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS38_HELP,

(PIP_STAT_INB_ERRS39),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS39_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS39_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS39_HELP,

(PIP_STAT_INB_ERRS40),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS40_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS40_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS40_HELP,

(PIP_STAT_INB_ERRS41),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS41_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS41_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS41_HELP,

(PIP_STAT_INB_ERRS44),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS44_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS44_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS44_HELP,

(PIP_STAT_INB_ERRS45),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS45_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS45_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS45_HELP,

(PIP_STAT_INB_ERRS46),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS46_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS46_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS46_HELP,

(PIP_STAT_INB_ERRS47),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS47_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS47_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS47_HELP,

(PIP_STAT_INB_OCTS0),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS0_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS0_HELP,

(PIP_STAT_INB_OCTS1),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS1_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS1_HELP,

(PIP_STAT_INB_OCTS2),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS2_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS2_HELP,

(PIP_STAT_INB_OCTS3),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS3_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS3_HELP,

(PIP_STAT_INB_OCTS16),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS16_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS16_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS16_HELP,

(PIP_STAT_INB_OCTS17),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS17_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS17_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS17_HELP,

(PIP_STAT_INB_OCTS18),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS18_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS18_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS18_HELP,

(PIP_STAT_INB_OCTS19),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS19_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS19_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS19_HELP,

(PIP_STAT_INB_OCTS32),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS32_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS32_HELP,

(PIP_STAT_INB_OCTS33),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS33_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS33_HELP,

(PIP_STAT_INB_OCTS34),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS34_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS34_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS34_HELP,

(PIP_STAT_INB_OCTS35),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS35_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS35_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS35_HELP,

(PIP_STAT_INB_OCTS36),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS36_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS36_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS36_HELP,

(PIP_STAT_INB_OCTS37),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS37_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS37_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS37_HELP,

(PIP_STAT_INB_OCTS38),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS38_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS38_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS38_HELP,

(PIP_STAT_INB_OCTS39),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS39_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS39_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS39_HELP,

(PIP_STAT_INB_OCTS40),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS40_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS40_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS40_HELP,

(PIP_STAT_INB_OCTS41),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS41_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS41_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS41_HELP,

(PIP_STAT_INB_OCTS44),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS44_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS44_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS44_HELP,

(PIP_STAT_INB_OCTS45),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS45_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS45_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS45_HELP,

(PIP_STAT_INB_OCTS46),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS46_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS46_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS46_HELP,

(PIP_STAT_INB_OCTS47),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS47_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS47_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS47_HELP,

(PIP_STAT_INB_PKTS0),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,

(PIP_STAT_INB_PKTS1),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS1_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,

(PIP_STAT_INB_PKTS2),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS2_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,

(PIP_STAT_INB_PKTS3),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS3_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS3_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS3_HELP,

(PIP_STAT_INB_PKTS16),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS16_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS16_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS16_HELP,

(PIP_STAT_INB_PKTS17),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS17_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS17_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS17_HELP,

(PIP_STAT_INB_PKTS18),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS18_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS18_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS18_HELP,

(PIP_STAT_INB_PKTS19),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS19_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS19_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS19_HELP,

(PIP_STAT_INB_PKTS32),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS32_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,

(PIP_STAT_INB_PKTS33),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS33_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,

(PIP_STAT_INB_PKTS34),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS34_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS34_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS34_HELP,

(PIP_STAT_INB_PKTS35),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS35_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS35_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS35_HELP,

(PIP_STAT_INB_PKTS36),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS36_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS36_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS36_HELP,

(PIP_STAT_INB_PKTS37),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS37_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS37_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS37_HELP,

(PIP_STAT_INB_PKTS38),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS38_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS38_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS38_HELP,

(PIP_STAT_INB_PKTS39),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS39_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS39_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS39_HELP,

(PIP_STAT_INB_PKTS40),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS40_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS40_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS40_HELP,

(PIP_STAT_INB_PKTS41),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS41_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS41_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS41_HELP,

(PIP_STAT_INB_PKTS44),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS44_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS44_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS44_HELP,

(PIP_STAT_INB_PKTS45),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS45_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS45_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS45_HELP,

(PIP_STAT_INB_PKTS46),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS46_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS46_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS46_HELP,

(PIP_STAT_INB_PKTS47),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS47_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS47_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS47_HELP,

(PIP_TAG_INC0),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC0_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC0_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC0_HELP,

(PIP_TAG_INC1),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC1_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC1_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC1_HELP,

(PIP_TAG_INC2),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC2_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC2_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC2_HELP,

(PIP_TAG_INC3),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC3_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC3_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC3_HELP,

(PIP_TAG_INC4),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC4_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC4_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC4_HELP,

(PIP_TAG_INC5),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC5_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC5_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC5_HELP,

(PIP_TAG_INC6),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC6_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC6_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC6_HELP,

(PIP_TAG_INC7),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC7_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC7_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC7_HELP,

(PIP_TAG_INC8),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC8_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC8_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC8_HELP,

(PIP_TAG_INC9),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC9_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC9_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC9_HELP,

(PIP_TAG_INC10),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC10_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC10_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC10_HELP,

(PIP_TAG_INC11),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC11_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC11_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC11_HELP,

(PIP_TAG_INC12),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC12_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC12_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC12_HELP,

(PIP_TAG_INC13),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC13_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC13_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC13_HELP,

(PIP_TAG_INC14),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC14_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC14_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC14_HELP,

(PIP_TAG_INC15),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC15_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC15_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC15_HELP,

(PIP_TAG_INC16),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC16_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC16_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC16_HELP,

(PIP_TAG_INC17),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC17_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC17_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC17_HELP,

(PIP_TAG_INC18),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC18_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC18_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC18_HELP,

(PIP_TAG_INC19),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC19_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC19_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC19_HELP,

(PIP_TAG_INC20),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC20_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC20_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC20_HELP,

(PIP_TAG_INC21),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC21_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC21_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC21_HELP,

(PIP_TAG_INC22),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC22_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC22_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC22_HELP,

(PIP_TAG_INC23),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC23_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC23_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC23_HELP,

(PIP_TAG_INC24),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC24_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC24_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC24_HELP,

(PIP_TAG_INC25),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC25_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC25_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC25_HELP,

(PIP_TAG_INC26),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC26_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC26_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC26_HELP,

(PIP_TAG_INC27),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC27_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC27_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC27_HELP,

(PIP_TAG_INC28),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC28_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC28_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC28_HELP,

(PIP_TAG_INC29),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC29_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC29_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC29_HELP,

(PIP_TAG_INC30),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC30_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC30_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC30_HELP,

(PIP_TAG_INC31),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC31_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC31_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC31_HELP,

(PIP_TAG_INC32),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC32_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC32_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC32_HELP,

(PIP_TAG_INC33),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC33_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC33_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC33_HELP,

(PIP_TAG_INC34),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC34_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC34_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC34_HELP,

(PIP_TAG_INC35),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC35_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC35_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC35_HELP,

(PIP_TAG_INC36),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC36_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC36_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC36_HELP,

(PIP_TAG_INC37),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC37_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC37_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC37_HELP,

(PIP_TAG_INC38),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC38_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC38_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC38_HELP,

(PIP_TAG_INC39),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC39_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC39_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC39_HELP,

(PIP_TAG_INC40),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC40_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC40_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC40_HELP,

(PIP_TAG_INC41),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC41_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC41_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC41_HELP,

(PIP_TAG_INC42),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC42_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC42_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC42_HELP,

(PIP_TAG_INC43),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC43_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC43_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC43_HELP,

(PIP_TAG_INC44),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC44_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC44_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC44_HELP,

(PIP_TAG_INC45),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC45_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC45_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC45_HELP,

(PIP_TAG_INC46),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC46_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC46_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC46_HELP,

(PIP_TAG_INC47),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC47_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC47_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC47_HELP,

(PIP_TAG_INC48),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC48_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC48_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC48_HELP,

(PIP_TAG_INC49),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC49_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC49_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC49_HELP,

(PIP_TAG_INC50),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC50_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC50_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC50_HELP,

(PIP_TAG_INC51),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC51_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC51_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC51_HELP,

(PIP_TAG_INC52),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC52_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC52_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC52_HELP,

(PIP_TAG_INC53),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC53_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC53_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC53_HELP,

(PIP_TAG_INC54),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC54_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC54_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC54_HELP,

(PIP_TAG_INC55),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC55_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC55_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC55_HELP,

(PIP_TAG_INC56),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC56_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC56_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC56_HELP,

(PIP_TAG_INC57),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC57_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC57_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC57_HELP,

(PIP_TAG_INC58),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC58_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC58_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC58_HELP,

(PIP_TAG_INC59),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC59_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC59_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC59_HELP,

(PIP_TAG_INC60),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC60_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC60_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC60_HELP,

(PIP_TAG_INC61),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC61_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC61_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC61_HELP,

(PIP_TAG_INC62),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC62_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC62_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC62_HELP,

(PIP_TAG_INC63),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC63_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC63_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC63_HELP,

(PIP_TAG_MASK),2,Mask bit in the tag generation,PIP,PIP_PIP_TAG_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_TAG_MASK_HELP,
T,MASK-When set MASK clears individual bits of lower 16,49,16,Hex,4,PIP_PIP_TAG_MASK_HELP,

(PIP_TAG_SECRET),3,Initial value in tag generation,PIP,PIP_PIP_TAG_SECRET_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_TAG_SECRET_HELP,
T,DST-Secret for the destination tuple tag CRC calc,33,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,
T,SRC-Secret for the source tuple tag CRC calc,49,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,

(PIP_TODO_ENTRY),3,Head entry of the Todo list (debug only),PIP,PIP_PIP_TODO_ENTRY_HELP
O,VAL-Entry is valid,Enable,Disable,1,1,PIP_PIP_TODO_ENTRY_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,PIP_PIP_TODO_ENTRY_HELP,
T,ENTRY-Todo list entry summary,3,62,Hex,16,PIP_PIP_TODO_ENTRY_HELP,

(PIP_VLAN_ETYPES0),4,Type=RSL,PIP,PIP_PIP_VLAN_ETYPES0_HELP
T,TYPE3-VLAN Ethertype,1,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,
T,TYPE2-VLAN Ethertype,17,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,
T,TYPE1-VLAN Ethertype,33,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,
T,TYPE0-VLAN Ethertype,49,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,

(PIP_VLAN_ETYPES1),4,Type=RSL,PIP,PIP_PIP_VLAN_ETYPES1_HELP
T,TYPE3-VLAN Ethertype,1,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,
T,TYPE2-VLAN Ethertype,17,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,
T,TYPE1-VLAN Ethertype,33,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,
T,TYPE0-VLAN Ethertype,49,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,

(PIP_XSTAT0_PRT40),2,PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS,PIP,PIP_PIP_XSTAT0_PRT40_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_XSTAT0_PRT40_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_XSTAT0_PRT40_HELP,

(PIP_XSTAT0_PRT41),2,PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS,PIP,PIP_PIP_XSTAT0_PRT41_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_XSTAT0_PRT41_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_XSTAT0_PRT41_HELP,

(PIP_XSTAT0_PRT44),2,PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS,PIP,PIP_PIP_XSTAT0_PRT44_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_XSTAT0_PRT44_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_XSTAT0_PRT44_HELP,

(PIP_XSTAT0_PRT45),2,PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS,PIP,PIP_PIP_XSTAT0_PRT45_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_XSTAT0_PRT45_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_XSTAT0_PRT45_HELP,

(PIP_XSTAT0_PRT46),2,PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS,PIP,PIP_PIP_XSTAT0_PRT46_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_XSTAT0_PRT46_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_XSTAT0_PRT46_HELP,

(PIP_XSTAT0_PRT47),2,PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS,PIP,PIP_PIP_XSTAT0_PRT47_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_XSTAT0_PRT47_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_XSTAT0_PRT47_HELP,

(PIP_XSTAT10_PRT40),2,X = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST,PIP,PIP_PIP_XSTAT10_PRT40_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_XSTAT10_PRT40_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_XSTAT10_PRT40_HELP,

(PIP_XSTAT10_PRT41),2,X = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST,PIP,PIP_PIP_XSTAT10_PRT41_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_XSTAT10_PRT41_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_XSTAT10_PRT41_HELP,

(PIP_XSTAT10_PRT44),2,X = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST,PIP,PIP_PIP_XSTAT10_PRT44_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_XSTAT10_PRT44_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_XSTAT10_PRT44_HELP,

(PIP_XSTAT10_PRT45),2,X = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST,PIP,PIP_PIP_XSTAT10_PRT45_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_XSTAT10_PRT45_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_XSTAT10_PRT45_HELP,

(PIP_XSTAT10_PRT46),2,X = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST,PIP,PIP_PIP_XSTAT10_PRT46_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_XSTAT10_PRT46_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_XSTAT10_PRT46_HELP,

(PIP_XSTAT10_PRT47),2,X = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST,PIP,PIP_PIP_XSTAT10_PRT47_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_XSTAT10_PRT47_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_XSTAT10_PRT47_HELP,

(PIP_XSTAT11_PRT40),2,X = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST,PIP,PIP_PIP_XSTAT11_PRT40_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_XSTAT11_PRT40_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_XSTAT11_PRT40_HELP,

(PIP_XSTAT11_PRT41),2,X = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST,PIP,PIP_PIP_XSTAT11_PRT41_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_XSTAT11_PRT41_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_XSTAT11_PRT41_HELP,

(PIP_XSTAT11_PRT44),2,X = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST,PIP,PIP_PIP_XSTAT11_PRT44_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_XSTAT11_PRT44_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_XSTAT11_PRT44_HELP,

(PIP_XSTAT11_PRT45),2,X = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST,PIP,PIP_PIP_XSTAT11_PRT45_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_XSTAT11_PRT45_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_XSTAT11_PRT45_HELP,

(PIP_XSTAT11_PRT46),2,X = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST,PIP,PIP_PIP_XSTAT11_PRT46_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_XSTAT11_PRT46_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_XSTAT11_PRT46_HELP,

(PIP_XSTAT11_PRT47),2,X = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST,PIP,PIP_PIP_XSTAT11_PRT47_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_XSTAT11_PRT47_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_XSTAT11_PRT47_HELP,

(PIP_XSTAT1_PRT40),2,X = PIP_XSTAT_OCTS,PIP,PIP_PIP_XSTAT1_PRT40_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_XSTAT1_PRT40_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_XSTAT1_PRT40_HELP,

(PIP_XSTAT1_PRT41),2,X = PIP_XSTAT_OCTS,PIP,PIP_PIP_XSTAT1_PRT41_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_XSTAT1_PRT41_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_XSTAT1_PRT41_HELP,

(PIP_XSTAT1_PRT44),2,X = PIP_XSTAT_OCTS,PIP,PIP_PIP_XSTAT1_PRT44_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_XSTAT1_PRT44_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_XSTAT1_PRT44_HELP,

(PIP_XSTAT1_PRT45),2,X = PIP_XSTAT_OCTS,PIP,PIP_PIP_XSTAT1_PRT45_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_XSTAT1_PRT45_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_XSTAT1_PRT45_HELP,

(PIP_XSTAT1_PRT46),2,X = PIP_XSTAT_OCTS,PIP,PIP_PIP_XSTAT1_PRT46_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_XSTAT1_PRT46_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_XSTAT1_PRT46_HELP,

(PIP_XSTAT1_PRT47),2,X = PIP_XSTAT_OCTS,PIP,PIP_PIP_XSTAT1_PRT47_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_XSTAT1_PRT47_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_XSTAT1_PRT47_HELP,

(PIP_XSTAT2_PRT40),2,X = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW,PIP,PIP_PIP_XSTAT2_PRT40_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_XSTAT2_PRT40_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_XSTAT2_PRT40_HELP,

(PIP_XSTAT2_PRT41),2,X = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW,PIP,PIP_PIP_XSTAT2_PRT41_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_XSTAT2_PRT41_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_XSTAT2_PRT41_HELP,

(PIP_XSTAT2_PRT44),2,X = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW,PIP,PIP_PIP_XSTAT2_PRT44_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_XSTAT2_PRT44_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_XSTAT2_PRT44_HELP,

(PIP_XSTAT2_PRT45),2,X = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW,PIP,PIP_PIP_XSTAT2_PRT45_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_XSTAT2_PRT45_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_XSTAT2_PRT45_HELP,

(PIP_XSTAT2_PRT46),2,X = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW,PIP,PIP_PIP_XSTAT2_PRT46_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_XSTAT2_PRT46_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_XSTAT2_PRT46_HELP,

(PIP_XSTAT2_PRT47),2,X = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW,PIP,PIP_PIP_XSTAT2_PRT47_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_XSTAT2_PRT47_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_XSTAT2_PRT47_HELP,

(PIP_XSTAT3_PRT40),2,X = PIP_XSTAT_BCST     / PIP_XSTAT_MCST,PIP,PIP_PIP_XSTAT3_PRT40_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_XSTAT3_PRT40_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_XSTAT3_PRT40_HELP,

(PIP_XSTAT3_PRT41),2,X = PIP_XSTAT_BCST     / PIP_XSTAT_MCST,PIP,PIP_PIP_XSTAT3_PRT41_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_XSTAT3_PRT41_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_XSTAT3_PRT41_HELP,

(PIP_XSTAT3_PRT44),2,X = PIP_XSTAT_BCST     / PIP_XSTAT_MCST,PIP,PIP_PIP_XSTAT3_PRT44_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_XSTAT3_PRT44_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_XSTAT3_PRT44_HELP,

(PIP_XSTAT3_PRT45),2,X = PIP_XSTAT_BCST     / PIP_XSTAT_MCST,PIP,PIP_PIP_XSTAT3_PRT45_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_XSTAT3_PRT45_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_XSTAT3_PRT45_HELP,

(PIP_XSTAT3_PRT46),2,X = PIP_XSTAT_BCST     / PIP_XSTAT_MCST,PIP,PIP_PIP_XSTAT3_PRT46_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_XSTAT3_PRT46_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_XSTAT3_PRT46_HELP,

(PIP_XSTAT3_PRT47),2,X = PIP_XSTAT_BCST     / PIP_XSTAT_MCST,PIP,PIP_PIP_XSTAT3_PRT47_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_XSTAT3_PRT47_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_XSTAT3_PRT47_HELP,

(PIP_XSTAT4_PRT40),2,X = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0,PIP,PIP_PIP_XSTAT4_PRT40_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_XSTAT4_PRT40_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_XSTAT4_PRT40_HELP,

(PIP_XSTAT4_PRT41),2,X = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0,PIP,PIP_PIP_XSTAT4_PRT41_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_XSTAT4_PRT41_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_XSTAT4_PRT41_HELP,

(PIP_XSTAT4_PRT44),2,X = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0,PIP,PIP_PIP_XSTAT4_PRT44_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_XSTAT4_PRT44_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_XSTAT4_PRT44_HELP,

(PIP_XSTAT4_PRT45),2,X = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0,PIP,PIP_PIP_XSTAT4_PRT45_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_XSTAT4_PRT45_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_XSTAT4_PRT45_HELP,

(PIP_XSTAT4_PRT46),2,X = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0,PIP,PIP_PIP_XSTAT4_PRT46_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_XSTAT4_PRT46_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_XSTAT4_PRT46_HELP,

(PIP_XSTAT4_PRT47),2,X = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0,PIP,PIP_PIP_XSTAT4_PRT47_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_XSTAT4_PRT47_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_XSTAT4_PRT47_HELP,

(PIP_XSTAT5_PRT40),2,X = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2,PIP,PIP_PIP_XSTAT5_PRT40_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_XSTAT5_PRT40_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_XSTAT5_PRT40_HELP,

(PIP_XSTAT5_PRT41),2,X = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2,PIP,PIP_PIP_XSTAT5_PRT41_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_XSTAT5_PRT41_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_XSTAT5_PRT41_HELP,

(PIP_XSTAT5_PRT44),2,X = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2,PIP,PIP_PIP_XSTAT5_PRT44_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_XSTAT5_PRT44_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_XSTAT5_PRT44_HELP,

(PIP_XSTAT5_PRT45),2,X = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2,PIP,PIP_PIP_XSTAT5_PRT45_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_XSTAT5_PRT45_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_XSTAT5_PRT45_HELP,

(PIP_XSTAT5_PRT46),2,X = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2,PIP,PIP_PIP_XSTAT5_PRT46_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_XSTAT5_PRT46_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_XSTAT5_PRT46_HELP,

(PIP_XSTAT5_PRT47),2,X = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2,PIP,PIP_PIP_XSTAT5_PRT47_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_XSTAT5_PRT47_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_XSTAT5_PRT47_HELP,

(PIP_XSTAT6_PRT40),2,X = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4,PIP,PIP_PIP_XSTAT6_PRT40_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_XSTAT6_PRT40_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_XSTAT6_PRT40_HELP,

(PIP_XSTAT6_PRT41),2,X = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4,PIP,PIP_PIP_XSTAT6_PRT41_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_XSTAT6_PRT41_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_XSTAT6_PRT41_HELP,

(PIP_XSTAT6_PRT44),2,X = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4,PIP,PIP_PIP_XSTAT6_PRT44_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_XSTAT6_PRT44_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_XSTAT6_PRT44_HELP,

(PIP_XSTAT6_PRT45),2,X = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4,PIP,PIP_PIP_XSTAT6_PRT45_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_XSTAT6_PRT45_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_XSTAT6_PRT45_HELP,

(PIP_XSTAT6_PRT46),2,X = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4,PIP,PIP_PIP_XSTAT6_PRT46_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_XSTAT6_PRT46_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_XSTAT6_PRT46_HELP,

(PIP_XSTAT6_PRT47),2,X = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4,PIP,PIP_PIP_XSTAT6_PRT47_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_XSTAT6_PRT47_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_XSTAT6_PRT47_HELP,

(PIP_XSTAT7_PRT40),2,X = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6,PIP,PIP_PIP_XSTAT7_PRT40_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_XSTAT7_PRT40_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_XSTAT7_PRT40_HELP,

(PIP_XSTAT7_PRT41),2,X = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6,PIP,PIP_PIP_XSTAT7_PRT41_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_XSTAT7_PRT41_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_XSTAT7_PRT41_HELP,

(PIP_XSTAT7_PRT44),2,X = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6,PIP,PIP_PIP_XSTAT7_PRT44_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_XSTAT7_PRT44_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_XSTAT7_PRT44_HELP,

(PIP_XSTAT7_PRT45),2,X = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6,PIP,PIP_PIP_XSTAT7_PRT45_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_XSTAT7_PRT45_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_XSTAT7_PRT45_HELP,

(PIP_XSTAT7_PRT46),2,X = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6,PIP,PIP_PIP_XSTAT7_PRT46_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_XSTAT7_PRT46_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_XSTAT7_PRT46_HELP,

(PIP_XSTAT7_PRT47),2,X = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6,PIP,PIP_PIP_XSTAT7_PRT47_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_XSTAT7_PRT47_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_XSTAT7_PRT47_HELP,

(PIP_XSTAT8_PRT40),2,X = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER,PIP,PIP_PIP_XSTAT8_PRT40_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_XSTAT8_PRT40_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_XSTAT8_PRT40_HELP,

(PIP_XSTAT8_PRT41),2,X = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER,PIP,PIP_PIP_XSTAT8_PRT41_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_XSTAT8_PRT41_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_XSTAT8_PRT41_HELP,

(PIP_XSTAT8_PRT44),2,X = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER,PIP,PIP_PIP_XSTAT8_PRT44_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_XSTAT8_PRT44_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_XSTAT8_PRT44_HELP,

(PIP_XSTAT8_PRT45),2,X = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER,PIP,PIP_PIP_XSTAT8_PRT45_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_XSTAT8_PRT45_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_XSTAT8_PRT45_HELP,

(PIP_XSTAT8_PRT46),2,X = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER,PIP,PIP_PIP_XSTAT8_PRT46_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_XSTAT8_PRT46_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_XSTAT8_PRT46_HELP,

(PIP_XSTAT8_PRT47),2,X = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER,PIP,PIP_PIP_XSTAT8_PRT47_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_XSTAT8_PRT47_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_XSTAT8_PRT47_HELP,

(PIP_XSTAT9_PRT40),2,X = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER,PIP,PIP_PIP_XSTAT9_PRT40_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_XSTAT9_PRT40_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_XSTAT9_PRT40_HELP,

(PIP_XSTAT9_PRT41),2,X = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER,PIP,PIP_PIP_XSTAT9_PRT41_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_XSTAT9_PRT41_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_XSTAT9_PRT41_HELP,

(PIP_XSTAT9_PRT44),2,X = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER,PIP,PIP_PIP_XSTAT9_PRT44_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_XSTAT9_PRT44_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_XSTAT9_PRT44_HELP,

(PIP_XSTAT9_PRT45),2,X = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER,PIP,PIP_PIP_XSTAT9_PRT45_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_XSTAT9_PRT45_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_XSTAT9_PRT45_HELP,

(PIP_XSTAT9_PRT46),2,X = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER,PIP,PIP_PIP_XSTAT9_PRT46_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_XSTAT9_PRT46_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_XSTAT9_PRT46_HELP,

(PIP_XSTAT9_PRT47),2,X = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER,PIP,PIP_PIP_XSTAT9_PRT47_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_XSTAT9_PRT47_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_XSTAT9_PRT47_HELP,

(PKO_MEM_COUNT0),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,
T,COUNT-Total number of packets seen by PKO,33,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,

(PKO_MEM_COUNT1),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PKO_PKO_MEM_COUNT1_HELP,
T,COUNT-Total number of bytes seen by PKO,17,48,Hex,12,PKO_PKO_MEM_COUNT1_HELP,

(PKO_MEM_DEBUG0),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG0_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG0_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG0_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,

(PKO_MEM_DEBUG1),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG1_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG1_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG1_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG1_HELP,

(PKO_MEM_DEBUG10),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG10_HELP
T,Reserved-Reserved,1,15,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,PTRS1-Internal state,16,17,Hex,5,PKO_PKO_MEM_DEBUG10_HELP,
T,Reserved-Reserved,33,15,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,PTRS2-Internal state,48,17,Hex,5,PKO_PKO_MEM_DEBUG10_HELP,

(PKO_MEM_DEBUG11),8,Type=RSL,PKO,PKO_PKO_MEM_DEBUG11_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_MEM_DEBUG11_HELP,
O,MAJ-Internal state,Enable,Disable,42,1,PKO_PKO_MEM_DEBUG11_HELP,
T,UID-Internal state,43,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,
O,SOP-Internal state,Enable,Disable,46,1,PKO_PKO_MEM_DEBUG11_HELP,
O,LEN-Internal state,Enable,Disable,47,1,PKO_PKO_MEM_DEBUG11_HELP,
O,CHK-Internal state,Enable,Disable,48,1,PKO_PKO_MEM_DEBUG11_HELP,
T,CNT-Internal state,49,13,Hex,4,PKO_PKO_MEM_DEBUG11_HELP,
T,MOD-Internal state,62,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,

(PKO_MEM_DEBUG12),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG12_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG12_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG12_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG12_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG12_HELP,

(PKO_MEM_DEBUG13),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG13_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG13_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG13_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG13_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG13_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG13_HELP,

(PKO_MEM_DEBUG14),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG14_HELP
T,DATA-Command words,1,64,Hex,16,PKO_PKO_MEM_DEBUG14_HELP,

(PKO_MEM_DEBUG2),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG2_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG2_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG2_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG2_HELP,

(PKO_MEM_DEBUG3),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG3_HELP
T,DATA-WorkQ data or Store0 pointer,1,64,Hex,16,PKO_PKO_MEM_DEBUG3_HELP,

(PKO_MEM_DEBUG4),13,Type=RSL,PKO,PKO_PKO_MEM_DEBUG4_HELP
T,CURR_SIZ-Internal state,1,8,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,CURR_OFF-Internal state,9,16,Hex,4,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_SEGS-Internal state,25,6,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_SIZ-Internal state,31,16,Hex,4,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_OFF-Internal state,47,6,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,UID-Internal state,53,2,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,
O,DREAD_SOP-Internal state,Enable,Disable,55,1,PKO_PKO_MEM_DEBUG4_HELP,
O,INIT_DWRITE-Internal state,Enable,Disable,56,1,PKO_PKO_MEM_DEBUG4_HELP,
O,CHK_ONCE-Internal state,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG4_HELP,
O,CHK_MODE-Internal state,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG4_HELP,
O,WAIT-Internal state,Enable,Disable,59,1,PKO_PKO_MEM_DEBUG4_HELP,
T,MINOR-Internal state,60,2,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,
T,MAJOR-Internal state,62,3,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,

(PKO_MEM_DEBUG5),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG5_HELP
T,Reserved-Reserved,1,8,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
O,PTP-Internal state,Enable,Disable,9,1,PKO_PKO_MEM_DEBUG5_HELP,
O,MAJOR_3-Internal state,Enable,Disable,10,1,PKO_PKO_MEM_DEBUG5_HELP,
T,NXT_INFLT-Internal state,11,6,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
T,CURR_PTR-Internal state,17,40,Hex,10,PKO_PKO_MEM_DEBUG5_HELP,
T,CURR_SIZ-Internal state,57,8,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,

(PKO_MEM_DEBUG6),13,Type=RSL,PKO,PKO_PKO_MEM_DEBUG6_HELP
T,Reserved-Reserved,1,27,Hex,7,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFRES-Internal state,28,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFTHS-Internal state,32,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTER-Internal state,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTEE-Internal state,Enable,Disable,37,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTED-Internal state,Enable,Disable,38,1,PKO_PKO_MEM_DEBUG6_HELP,
O,ACTIVE-Internal state,Enable,Disable,39,1,PKO_PKO_MEM_DEBUG6_HELP,
O,STATC-Internal state,Enable,Disable,40,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QOS-Internal state,41,3,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QCB_RIDX-Internal state,44,5,Hex,2,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFMAX-Internal state,49,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFF-Internal state,53,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_BASE-Internal state,57,8,Hex,2,PKO_PKO_MEM_DEBUG6_HELP,

(PKO_MEM_DEBUG7),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG7_HELP
T,QOS-QOS mask to enable the queue when set,1,5,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
O,TAIL-This queue is the last (tail) in the queue array,Enable,Disable,6,1,PKO_PKO_MEM_DEBUG7_HELP,
T,BUF_SIZ-Command buffer remaining size in words,7,13,Hex,4,PKO_PKO_MEM_DEBUG7_HELP,
T,BUF_PTR-Command word pointer,20,33,Hex,9,PKO_PKO_MEM_DEBUG7_HELP,
T,QCB_WIDX-Buffer write index for QCB,53,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
T,QCB_RIDX-Buffer read  index for QCB,59,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,

(PKO_MEM_DEBUG8),12,Type=RSL,PKO,PKO_PKO_MEM_DEBUG8_HELP
T,Reserved-Reserved,1,22,Hex,6,PKO_PKO_MEM_DEBUG8_HELP,
T,QID_QQOS-QOS_MASK,23,8,Hex,2,PKO_PKO_MEM_DEBUG8_HELP,
O,Reserved-Reserved,Enable,Disable,31,1,PKO_PKO_MEM_DEBUG8_HELP,
T,QID_IDX-IDX,32,4,Hex,1,PKO_PKO_MEM_DEBUG8_HELP,
O,PREEMPTER-Preempter,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG8_HELP,
T,DOORBELL-Doorbell count,37,20,Hex,5,PKO_PKO_MEM_DEBUG8_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG8_HELP,
O,PREEMPTEE-Preemptee,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG8_HELP,
O,STATIC_P-Static priority,Enable,Disable,59,1,PKO_PKO_MEM_DEBUG8_HELP,
O,S_TAIL-Static tail,Enable,Disable,60,1,PKO_PKO_MEM_DEBUG8_HELP,
O,STATIC_Q-Static priority,Enable,Disable,61,1,PKO_PKO_MEM_DEBUG8_HELP,
T,QOS-QOS mask to enable the queue when set,62,3,Hex,1,PKO_PKO_MEM_DEBUG8_HELP,

(PKO_MEM_DEBUG9),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG9_HELP
T,Reserved-Reserved,1,15,Hex,4,PKO_PKO_MEM_DEBUG9_HELP,
T,PTRS0-Internal state,16,17,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,
T,Reserved-Reserved,33,15,Hex,4,PKO_PKO_MEM_DEBUG9_HELP,
T,PTRS3-Internal state,48,17,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,

(PKO_MEM_PORT_PTRS),7,Type=RSL,PKO,PKO_PKO_MEM_PORT_PTRS_HELP
T,Reserved-Reserved,1,2,Hex,1,PKO_PKO_MEM_PORT_PTRS_HELP,
O,STATIC_P-Set if this PID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_PORT_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,
T,Reserved-Reserved,12,37,Hex,10,PKO_PKO_MEM_PORT_PTRS_HELP,
T,BP_PORT-PID listens to BP_PORT for per=packet backpressure,49,6,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,
T,EID-Engine ID to which this port is mapped,55,4,Hex,1,PKO_PKO_MEM_PORT_PTRS_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,

(PKO_MEM_PORT_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_PORT_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_PORT_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_PORT_QOS_HELP,
T,Reserved-Reserved,12,43,Hex,11,PKO_PKO_MEM_PORT_QOS_HELP,
T,EID-Engine ID to which this port is mapped,55,4,Hex,1,PKO_PKO_MEM_PORT_QOS_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_QOS_HELP,

(PKO_MEM_PORT_RATE0),5,Type=RSL,PKO,PKO_PKO_MEM_PORT_RATE0_HELP
T,Reserved-Reserved,1,13,Hex,4,PKO_PKO_MEM_PORT_RATE0_HELP,
T,RATE_WORD-Rate limiting adder per 8 byte,14,19,Hex,5,PKO_PKO_MEM_PORT_RATE0_HELP,
T,RATE_PKT-Rate limiting adder per packet,33,24,Hex,6,PKO_PKO_MEM_PORT_RATE0_HELP,
T,Reserved-Reserved,57,2,Hex,1,PKO_PKO_MEM_PORT_RATE0_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_RATE0_HELP,

(PKO_MEM_PORT_RATE1),4,Type=RSL,PKO,PKO_PKO_MEM_PORT_RATE1_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_PORT_RATE1_HELP,
T,RATE_LIM-Rate limiting accumulator limit,33,24,Hex,6,PKO_PKO_MEM_PORT_RATE1_HELP,
T,Reserved-Reserved,57,2,Hex,1,PKO_PKO_MEM_PORT_RATE1_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_RATE1_HELP,

(PKO_MEM_QUEUE_PTRS),9,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_PTRS_HELP
O,S_TAIL-Set if this QID is the tail of the static queues,Enable,Disable,1,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_P-Set if any QID in this PID has static priority,Enable,Disable,2,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_Q-Set if this QID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,BUF_PTR-Command buffer pointer <23:17> MBZ,12,36,Hex,9,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,TAIL-Set if this QID is the tail of the queue array,Enable,Disable,48,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,INDEX-Index[2:0] (distance from head) in the queue array,49,3,Hex,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,PORT-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QUEUE-Queue ID[6:0],58,7,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,

(PKO_MEM_QUEUE_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,Reserved-Reserved,12,40,Hex,10,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,PID-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QID-Queue ID,58,7,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,

(PKO_REG_BIST_RESULT),16,Type=RSL,PKO,PKO_PKO_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,29,Hex,8,PKO_PKO_REG_BIST_RESULT_HELP,
O,CSR-BiST result of CSR      memories (0=pass !0=fail),Enable,Disable,30,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,IOB-BiST result of IOB      memories (0=pass !0=fail),Enable,Disable,31,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_DAT-BiST result of OUT_DAT  memories (0=pass !0=fail),Enable,Disable,32,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,OUT_CTL-BiST result of OUT_CTL  memories (0=pass !0=fail),33,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_STA-BiST result of OUT_STA  memories (0=pass !0=fail),Enable,Disable,36,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_WIF-BiST result of OUT_WIF  memories (0=pass !0=fail),Enable,Disable,37,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_CHK-BiST result of PRT_CHK  memories (0=pass !0=fail),38,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,PRT_NXT-BiST result of PRT_NXT  memories (0=pass !0=fail),Enable,Disable,41,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_PSB-BiST result of PRT_PSB  memories (0=pass !0=fail),42,8,Hex,2,PKO_PKO_REG_BIST_RESULT_HELP,
T,NCB_INB-BiST result of NCB_INB  memories (0=pass !0=fail),50,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_QCB-BiST result of PRT_QCB  memories (0=pass !0=fail),52,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_QSB-BiST result of PRT_QSB  memories (0=pass !0=fail),54,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_CTL-BiST result of PRT_CTL  memories (0=pass !0=fail),57,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,DAT_DAT-BiST result of DAT_DAT  memories (0=pass !0=fail),59,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,DAT_PTR-BiST result of DAT_PTR  memories (0=pass !0=fail),61,4,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,

(PKO_REG_CMD_BUF),4,Type=RSL,PKO,PKO_PKO_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,42,3,Hex,1,PKO_PKO_REG_CMD_BUF_HELP,
T,Reserved-Reserved,45,7,Hex,2,PKO_PKO_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,52,13,Hex,4,PKO_PKO_REG_CMD_BUF_HELP,

(PKO_REG_DEBUG0),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG0_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG0_HELP,

(PKO_REG_DEBUG1),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG1_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG1_HELP,

(PKO_REG_DEBUG2),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG2_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG2_HELP,

(PKO_REG_DEBUG3),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG3_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG3_HELP,

(PKO_REG_ENGINE_INFLIGHT),15,Type=RSL,PKO,PKO_PKO_REG_ENGINE_INFLIGHT_HELP
T,Reserved-Reserved,1,8,Hex,2,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE13-Maximum number of inflight packets for engine13,9,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE12-Maximum number of inflight packets for engine12,13,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE11-Maximum number of inflight packets for engine11,17,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE10-Maximum number of inflight packets for engine10,21,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE9-Maximum number of inflight packets for engine9,25,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE8-Maximum number of inflight packets for engine8,29,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE7-Maximum number of inflight packets for engine7,33,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE6-Maximum number of inflight packets for engine6,37,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE5-Maximum number of inflight packets for engine5,41,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE4-Maximum number of inflight packets for engine4,45,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE3-Maximum number of inflight packets for engine3,49,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE2-Maximum number of inflight packets for engine2,53,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE1-Maximum number of inflight packets for engine1,57,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE0-Maximum number of inflight packets for engine0,61,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,

(PKO_REG_ENGINE_THRESH),2,Type=RSL,PKO,PKO_PKO_REG_ENGINE_THRESH_HELP
T,Reserved-Reserved,1,50,Hex,13,PKO_PKO_REG_ENGINE_THRESH_HELP,
T,MASK-Mask[n]=0 disables packet send threshold for engine n,51,14,Hex,4,PKO_PKO_REG_ENGINE_THRESH_HELP,

(PKO_REG_ERROR),4,Type=RSL,PKO,PKO_PKO_REG_ERROR_HELP
T,Reserved-Reserved,1,61,Hex,16,PKO_PKO_REG_ERROR_HELP,
O,CURRZERO-A packet data pointer has size=0,Enable,Disable,62,1,PKO_PKO_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,63,1,PKO_PKO_REG_ERROR_HELP,
O,PARITY-Read parity error at port data buffer,Enable,Disable,64,1,PKO_PKO_REG_ERROR_HELP,

(PKO_REG_FLAGS),8,Type=RSL,PKO,PKO_PKO_REG_FLAGS_HELP
T,Reserved-Reserved,1,55,Hex,14,PKO_PKO_REG_FLAGS_HELP,
O,DIS_PERF3-Set to disable inactive queue QOS skipping,Enable,Disable,56,1,PKO_PKO_REG_FLAGS_HELP,
O,DIS_PERF2-Set to disable inactive queue skipping,Enable,Disable,57,1,PKO_PKO_REG_FLAGS_HELP,
T,Reserved-Reserved,58,3,Hex,1,PKO_PKO_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse,Enable,Disable,61,1,PKO_PKO_REG_FLAGS_HELP,
O,STORE_BE-Force STORE0 byte write address to big endian,Enable,Disable,62,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_DWB-Set to enable DontWriteBacks,Enable,Disable,63,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_PKO-Set to enable the PKO picker,Enable,Disable,64,1,PKO_PKO_REG_FLAGS_HELP,

(PKO_REG_GMX_PORT_MODE),3,Type=RSL,PKO,PKO_PKO_REG_GMX_PORT_MODE_HELP
T,Reserved-Reserved,1,58,Hex,15,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE1-# of GM1 ports = 16 >> MODE0 0 <= MODE0 <= 4,59,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE0-# of GM0 ports = 16 >> MODE0 0 <= MODE0 <= 4,62,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,

(PKO_REG_INT_MASK),4,Type=RSL,PKO,PKO_PKO_REG_INT_MASK_HELP
T,Reserved-Reserved,1,61,Hex,16,PKO_PKO_REG_INT_MASK_HELP,
O,CURRZERO-Bit mask corresponding to PKO_REG_ERROR[2] above,Enable,Disable,62,1,PKO_PKO_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to PKO_REG_ERROR[1] above,Enable,Disable,63,1,PKO_PKO_REG_INT_MASK_HELP,
O,PARITY-Bit mask corresponding to PKO_REG_ERROR[0] above,Enable,Disable,64,1,PKO_PKO_REG_INT_MASK_HELP,

(PKO_REG_PREEMPT),2,Type=RSL,PKO,PKO_PKO_REG_PREEMPT_HELP
T,Reserved-Reserved,1,48,Hex,12,PKO_PKO_REG_PREEMPT_HELP,
T,MIN_SIZE-Threshhold for packet preemption measured in bytes.,49,16,Hex,4,PKO_PKO_REG_PREEMPT_HELP,

(PKO_REG_QUEUE_MODE),2,Type=RSL,PKO,PKO_PKO_REG_QUEUE_MODE_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_MODE_HELP,
T,MODE-# of queues = 256 >> MODE 0 <= MODE <=2,63,2,Hex,1,PKO_PKO_REG_QUEUE_MODE_HELP,

(PKO_REG_QUEUE_PREEMPT),3,Type=RSL,PKO,PKO_PKO_REG_QUEUE_PREEMPT_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_PREEMPT_HELP,
O,PREEMPTEE-Allow this QID to be preempted.,Enable,Disable,63,1,PKO_PKO_REG_QUEUE_PREEMPT_HELP,
O,PREEMPTER-Preempts the servicing of packet on PID to,Enable,Disable,64,1,PKO_PKO_REG_QUEUE_PREEMPT_HELP,

(PKO_REG_QUEUE_PTRS1),3,Type=RSL,PKO,PKO_PKO_REG_QUEUE_PTRS1_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_PTRS1_HELP,
O,IDX3-[3] of Index (distance from head) in the queue array,Enable,Disable,63,1,PKO_PKO_REG_QUEUE_PTRS1_HELP,
O,QID7-[7] of Queue ID,Enable,Disable,64,1,PKO_PKO_REG_QUEUE_PTRS1_HELP,

(PKO_REG_READ_IDX),3,Type=RSL,PKO,PKO_PKO_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,PKO_PKO_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,

(PKO_REG_TIMESTAMP),2,Type=RSL,PKO,PKO_PKO_REG_TIMESTAMP_HELP
T,Reserved-Reserved,1,60,Hex,15,PKO_PKO_REG_TIMESTAMP_HELP,
T,WQE_WORD-Specifies the 8=byte word in the WQE to which a PTP,61,4,Hex,1,PKO_PKO_REG_TIMESTAMP_HELP,

(POW_BIST_STAT),10,POW BIST Status Register,POW,POW_POW_BIST_STAT_HELP
T,Reserved-Reserved,1,38,Hex,10,POW_POW_BIST_STAT_HELP,
T,PP-Physical PP BIST status,39,10,Hex,3,POW_POW_BIST_STAT_HELP,
T,Reserved-Reserved,49,4,Hex,1,POW_POW_BIST_STAT_HELP,
O,CAM-POW CAM BIST status,Enable,Disable,53,1,POW_POW_BIST_STAT_HELP,
T,NBR-NCB receiver memory BIST status,54,3,Hex,1,POW_POW_BIST_STAT_HELP,
T,NBT-NCB transmitter memory BIST status,57,4,Hex,1,POW_POW_BIST_STAT_HELP,
O,INDEX-Index memory BIST status,Enable,Disable,61,1,POW_POW_BIST_STAT_HELP,
O,FIDX-Forward index memory BIST status,Enable,Disable,62,1,POW_POW_BIST_STAT_HELP,
O,PEND-Pending switch memory BIST status,Enable,Disable,63,1,POW_POW_BIST_STAT_HELP,
O,ADR-Address memory BIST status,Enable,Disable,64,1,POW_POW_BIST_STAT_HELP,

(POW_DS_PC),2,POW De-Schedule Performance Counter,POW,POW_POW_DS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_DS_PC_HELP,
T,DS_PC-De=schedule performance counter,33,32,Hex,8,POW_POW_DS_PC_HELP,

(POW_ECC_ERR),13,POW ECC Error Register,POW,POW_POW_ECC_ERR_HELP
T,Reserved-Reserved,1,19,Hex,5,POW_POW_ECC_ERR_HELP,
T,IOP_IE-Illegal operation interrupt enables,20,13,Hex,4,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,33,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,IOP-Illegal operation errors,36,13,Hex,4,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,49,2,Hex,1,POW_POW_ECC_ERR_HELP,
O,RPE_IE-Remote pointer error interrupt enable,Enable,Disable,51,1,POW_POW_ECC_ERR_HELP,
O,RPE-Remote pointer error,Enable,Disable,52,1,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,SYN-Syndrome value (only valid when DBE or SBE is set),56,5,Hex,2,POW_POW_ECC_ERR_HELP,
O,DBE_IE-Double bit error interrupt enable,Enable,Disable,61,1,POW_POW_ECC_ERR_HELP,
O,SBE_IE-Single bit error interrupt enable,Enable,Disable,62,1,POW_POW_ECC_ERR_HELP,
O,DBE-Double bit error,Enable,Disable,63,1,POW_POW_ECC_ERR_HELP,
O,SBE-Single bit error,Enable,Disable,64,1,POW_POW_ECC_ERR_HELP,

(POW_INT_CTL),3,POW Internal Control Register,POW,POW_POW_INT_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,POW_POW_INT_CTL_HELP,
O,PFR_DIS-High=perf pre=fetch reset mode disable,Enable,Disable,59,1,POW_POW_INT_CTL_HELP,
T,NBR_THR-NBR busy threshold,60,5,Hex,2,POW_POW_INT_CTL_HELP,

(POW_IQ_CNT0),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT0_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT0_HELP,

(POW_IQ_CNT1),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT1_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT1_HELP,

(POW_IQ_CNT2),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT2_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT2_HELP,

(POW_IQ_CNT3),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT3_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT3_HELP,

(POW_IQ_CNT4),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT4_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT4_HELP,

(POW_IQ_CNT5),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT5_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT5_HELP,

(POW_IQ_CNT6),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT6_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT6_HELP,

(POW_IQ_CNT7),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT7_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT7_HELP,

(POW_IQ_COM_CNT),2,POW Input Queue Combined Count Register,POW,POW_POW_IQ_COM_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,
T,IQ_CNT-Input queue combined count,33,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,

(POW_IQ_INT),2,POW Input Queue Interrupt Register,POW,POW_POW_IQ_INT_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_IQ_INT_HELP,
T,IQ_INT-Input queue interrupt bits,57,8,Hex,2,POW_POW_IQ_INT_HELP,

(POW_IQ_INT_EN),2,POW Input Queue Interrupt Enable Register,POW,POW_POW_IQ_INT_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_IQ_INT_EN_HELP,
T,INT_EN-Input queue interrupt enable bits,57,8,Hex,2,POW_POW_IQ_INT_EN_HELP,

(POW_IQ_THR0),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR0_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR0_HELP,

(POW_IQ_THR1),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR1_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR1_HELP,

(POW_IQ_THR2),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR2_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR2_HELP,

(POW_IQ_THR3),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR3_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR3_HELP,

(POW_IQ_THR4),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR4_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR4_HELP,

(POW_IQ_THR5),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR5_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR5_HELP,

(POW_IQ_THR6),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR6_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR6_HELP,

(POW_IQ_THR7),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR7_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR7_HELP,

(POW_NOS_CNT),2,POW No-schedule Count Register,POW,POW_POW_NOS_CNT_HELP
T,Reserved-Reserved,1,53,Hex,14,POW_POW_NOS_CNT_HELP,
T,NOS_CNT-# of work queue entries on the no=schedule list,54,11,Hex,3,POW_POW_NOS_CNT_HELP,

(POW_NW_TIM),2,POW New Work Timer Period Register,POW,POW_POW_NW_TIM_HELP
T,Reserved-Reserved,1,54,Hex,14,POW_POW_NW_TIM_HELP,
T,NW_TIM-New work timer period,55,10,Hex,3,POW_POW_NW_TIM_HELP,

(POW_PF_RST_MSK),2,POW Prefetch Reset Mask,POW,POW_POW_PF_RST_MSK_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_PF_RST_MSK_HELP,
T,RST_MSK-Prefetch engine reset mask,57,8,Hex,2,POW_POW_PF_RST_MSK_HELP,

(POW_PP_GRP_MSK0),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK0_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,

(POW_PP_GRP_MSK1),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK1_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,

(POW_PP_GRP_MSK2),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK2_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK2_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK2_HELP,

(POW_PP_GRP_MSK3),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK3_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK3_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK3_HELP,

(POW_PP_GRP_MSK4),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK4_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK4_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK4_HELP,

(POW_PP_GRP_MSK5),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK5_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK5_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK5_HELP,

(POW_PP_GRP_MSK6),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK6_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK6_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK6_HELP,

(POW_PP_GRP_MSK7),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK7_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK7_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK7_HELP,

(POW_PP_GRP_MSK8),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK8_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK8_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK8_HELP,

(POW_PP_GRP_MSK9),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK9_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK9_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK9_HELP,

(POW_QOS_RND0),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND0_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND0_HELP,

(POW_QOS_RND1),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND1_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND1_HELP,

(POW_QOS_RND2),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND2_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND2_HELP,

(POW_QOS_RND3),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND3_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND3_HELP,

(POW_QOS_RND4),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND4_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND4_HELP,

(POW_QOS_RND5),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND5_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND5_HELP,

(POW_QOS_RND6),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND6_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND6_HELP,

(POW_QOS_RND7),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND7_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND7_HELP,

(POW_QOS_THR0),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR0_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR0_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR0_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR0_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR0_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR0_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR0_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR0_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR0_HELP,

(POW_QOS_THR1),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR1_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR1_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR1_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR1_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR1_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR1_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR1_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR1_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR1_HELP,

(POW_QOS_THR2),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR2_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR2_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR2_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR2_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR2_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR2_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR2_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR2_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR2_HELP,

(POW_QOS_THR3),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR3_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR3_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR3_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR3_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR3_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR3_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR3_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR3_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR3_HELP,

(POW_QOS_THR4),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR4_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR4_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR4_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR4_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR4_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR4_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR4_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR4_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR4_HELP,

(POW_QOS_THR5),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR5_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR5_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR5_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR5_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR5_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR5_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR5_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR5_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR5_HELP,

(POW_QOS_THR6),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR6_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR6_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR6_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR6_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR6_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR6_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR6_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR6_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR6_HELP,

(POW_QOS_THR7),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR7_HELP
T,Reserved-Reserved,1,5,Hex,2,POW_POW_QOS_THR7_HELP,
T,DES_CNT-# of buffers on de=schedule list,6,11,Hex,3,POW_POW_QOS_THR7_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,POW_POW_QOS_THR7_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,18,11,Hex,3,POW_POW_QOS_THR7_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,POW_POW_QOS_THR7_HELP,
T,FREE_CNT-# of total free buffers,30,11,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_QOS_THR7_HELP,
T,MAX_THR-Max threshold for QOS level X,43,10,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_QOS_THR7_HELP,
T,MIN_THR-Min threshold for QOS level X,55,10,Hex,3,POW_POW_QOS_THR7_HELP,

(POW_TS_PC),2,POW Tag Switch Performance Counter,POW,POW_POW_TS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_TS_PC_HELP,
T,TS_PC-Tag switch performance counter,33,32,Hex,8,POW_POW_TS_PC_HELP,

(POW_WA_COM_PC),2,POW Work Add Combined Performance Counter,POW,POW_POW_WA_COM_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_COM_PC_HELP,
T,WA_PC-Work add combined performance counter,33,32,Hex,8,POW_POW_WA_COM_PC_HELP,

(POW_WA_PC0),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC0_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC0_HELP,

(POW_WA_PC1),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC1_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC1_HELP,

(POW_WA_PC2),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC2_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC2_HELP,

(POW_WA_PC3),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC3_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC3_HELP,

(POW_WA_PC4),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC4_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC4_HELP,

(POW_WA_PC5),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC5_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC5_HELP,

(POW_WA_PC6),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC6_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC6_HELP,

(POW_WA_PC7),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC7_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC7_HELP,

(POW_WQ_INT),3,POW Work Queue Interrupt Register,POW,POW_POW_WQ_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WQ_INT_HELP,
T,IQ_DIS-Input queue interrupt temporary disable mask,33,16,Hex,4,POW_POW_WQ_INT_HELP,
T,WQ_INT-Work queue interrupt bits,49,16,Hex,4,POW_POW_WQ_INT_HELP,

(POW_WQ_INT_CNT0),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT0_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT0_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT0_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT0_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT0_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT0_HELP,

(POW_WQ_INT_CNT1),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT1_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT1_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT1_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT1_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT1_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT1_HELP,

(POW_WQ_INT_CNT2),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT2_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT2_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT2_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT2_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT2_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT2_HELP,

(POW_WQ_INT_CNT3),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT3_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT3_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT3_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT3_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT3_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT3_HELP,

(POW_WQ_INT_CNT4),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT4_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT4_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT4_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT4_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT4_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT4_HELP,

(POW_WQ_INT_CNT5),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT5_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT5_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT5_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT5_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT5_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT5_HELP,

(POW_WQ_INT_CNT6),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT6_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT6_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT6_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT6_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT6_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT6_HELP,

(POW_WQ_INT_CNT7),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT7_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT7_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT7_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT7_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT7_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT7_HELP,

(POW_WQ_INT_CNT8),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT8_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT8_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT8_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT8_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT8_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT8_HELP,

(POW_WQ_INT_CNT9),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT9_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT9_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT9_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT9_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT9_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT9_HELP,

(POW_WQ_INT_CNT10),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT10_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT10_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT10_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT10_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT10_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT10_HELP,

(POW_WQ_INT_CNT11),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT11_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT11_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT11_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT11_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT11_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT11_HELP,

(POW_WQ_INT_CNT12),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT12_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT12_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT12_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT12_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT12_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT12_HELP,

(POW_WQ_INT_CNT13),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT13_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT13_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT13_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT13_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT13_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT13_HELP,

(POW_WQ_INT_CNT14),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT14_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT14_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT14_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT14_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT14_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT14_HELP,

(POW_WQ_INT_CNT15),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT15_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT15_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_CNT15_HELP,
T,DS_CNT-De=schedule executable count for group X,42,11,Hex,3,POW_POW_WQ_INT_CNT15_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_CNT15_HELP,
T,IQ_CNT-Input queue executable count for group X,54,11,Hex,3,POW_POW_WQ_INT_CNT15_HELP,

(POW_WQ_INT_PC),5,POW Work Queue Interrupt Periodic Counter Register,POW,POW_POW_WQ_INT_PC_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC-Work queue interrupt periodic counter,5,28,Hex,7,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,33,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC_THR-Work queue interrupt periodic counter threshold,37,20,Hex,5,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,57,8,Hex,2,POW_POW_WQ_INT_PC_HELP,

(POW_WQ_INT_THR0),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR0_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR0_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR0_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR0_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR0_HELP,

(POW_WQ_INT_THR1),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR1_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR1_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR1_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR1_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR1_HELP,

(POW_WQ_INT_THR2),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR2_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR2_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR2_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR2_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR2_HELP,

(POW_WQ_INT_THR3),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR3_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR3_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR3_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR3_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR3_HELP,

(POW_WQ_INT_THR4),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR4_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR4_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR4_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR4_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR4_HELP,

(POW_WQ_INT_THR5),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR5_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR5_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR5_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR5_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR5_HELP,

(POW_WQ_INT_THR6),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR6_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR6_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR6_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR6_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR6_HELP,

(POW_WQ_INT_THR7),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR7_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR7_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR7_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR7_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR7_HELP,

(POW_WQ_INT_THR8),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR8_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR8_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR8_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR8_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR8_HELP,

(POW_WQ_INT_THR9),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR9_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR9_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR9_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR9_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR9_HELP,

(POW_WQ_INT_THR10),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR10_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR10_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR10_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR10_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR10_HELP,

(POW_WQ_INT_THR11),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR11_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR11_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR11_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR11_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR11_HELP,

(POW_WQ_INT_THR12),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR12_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR12_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR12_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR12_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR12_HELP,

(POW_WQ_INT_THR13),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR13_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR13_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR13_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR13_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR13_HELP,

(POW_WQ_INT_THR14),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR14_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR14_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR14_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR14_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR14_HELP,

(POW_WQ_INT_THR15),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR15_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR15_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR15_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,DS_THR-De=schedule count threshold for group X,43,10,Hex,3,POW_POW_WQ_INT_THR15_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,IQ_THR-Input queue count threshold for group X,55,10,Hex,3,POW_POW_WQ_INT_THR15_HELP,

(POW_WS_PC0),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC0_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC0_HELP,

(POW_WS_PC1),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC1_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC1_HELP,

(POW_WS_PC2),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC2_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC2_HELP,

(POW_WS_PC3),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC3_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC3_HELP,

(POW_WS_PC4),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC4_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC4_HELP,

(POW_WS_PC5),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC5_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC5_HELP,

(POW_WS_PC6),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC6_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC6_HELP,

(POW_WS_PC7),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC7_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC7_HELP,

(POW_WS_PC8),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC8_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC8_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC8_HELP,

(POW_WS_PC9),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC9_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC9_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC9_HELP,

(POW_WS_PC10),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC10_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC10_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC10_HELP,

(POW_WS_PC11),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC11_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC11_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC11_HELP,

(POW_WS_PC12),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC12_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC12_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC12_HELP,

(POW_WS_PC13),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC13_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC13_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC13_HELP,

(POW_WS_PC14),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC14_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC14_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC14_HELP,

(POW_WS_PC15),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC15_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC15_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC15_HELP,

(RAD_MEM_DEBUG0),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG0_HELP
T,IWORD-IWord,1,64,Hex,16,RAD_RAD_MEM_DEBUG0_HELP,

(RAD_MEM_DEBUG1),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG1_HELP
T,P_DAT-P data,1,64,Hex,16,RAD_RAD_MEM_DEBUG1_HELP,

(RAD_MEM_DEBUG2),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG2_HELP
T,Q_DAT-Q data,1,64,Hex,16,RAD_RAD_MEM_DEBUG2_HELP,

(RAD_REG_BIST_RESULT),5,Type=RSL,RAD,RAD_RAD_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,58,Hex,15,RAD_RAD_REG_BIST_RESULT_HELP,
O,STA-BiST result of the STA     memories,Enable,Disable,59,1,RAD_RAD_REG_BIST_RESULT_HELP,
O,NCB_OUB-BiST result of the NCB_OUB memories,Enable,Disable,60,1,RAD_RAD_REG_BIST_RESULT_HELP,
T,NCB_INB-BiST result of the NCB_INB memories,61,2,Hex,1,RAD_RAD_REG_BIST_RESULT_HELP,
T,DAT-BiST result of the DAT     memories,63,2,Hex,1,RAD_RAD_REG_BIST_RESULT_HELP,

(RAD_REG_CMD_BUF),5,Type=RSL,RAD,RAD_RAD_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,RAD_RAD_REG_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks,7,9,Hex,3,RAD_RAD_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,16,3,Hex,1,RAD_RAD_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,19,13,Hex,4,RAD_RAD_REG_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned),32,33,Hex,9,RAD_RAD_REG_CMD_BUF_HELP,

(RAD_REG_CTL),4,Type=RSL,RAD,RAD_RAD_REG_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,RAD_RAD_REG_CTL_HELP,
T,MAX_READ-Maximum number of outstanding data read commands,59,4,Hex,1,RAD_RAD_REG_CTL_HELP,
O,STORE_LE-Force STORE0 byte write address to little endian,Enable,Disable,63,1,RAD_RAD_REG_CTL_HELP,
O,RESET-Reset oneshot pulse (lasts for 4 cycles),Enable,Disable,64,1,RAD_RAD_REG_CTL_HELP,

(RAD_REG_DEBUG0),10,Type=RSL,RAD,RAD_RAD_REG_DEBUG0_HELP
T,Reserved-Reserved,1,7,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
T,LOOP-Loop offset,8,25,Hex,7,RAD_RAD_REG_DEBUG0_HELP,
T,Reserved-Reserved,33,10,Hex,3,RAD_RAD_REG_DEBUG0_HELP,
T,IRIDX-IWords read index,43,6,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
T,Reserved-Reserved,49,2,Hex,1,RAD_RAD_REG_DEBUG0_HELP,
T,IWIDX-IWords write index,51,6,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
O,OWORDQV-Valid for OWORDQ,Enable,Disable,57,1,RAD_RAD_REG_DEBUG0_HELP,
O,OWORDPV-Valid for OWORDP,Enable,Disable,58,1,RAD_RAD_REG_DEBUG0_HELP,
O,COMMIT-Waiting for write commit,Enable,Disable,59,1,RAD_RAD_REG_DEBUG0_HELP,
T,STATE-Main state,60,5,Hex,2,RAD_RAD_REG_DEBUG0_HELP,

(RAD_REG_DEBUG1),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG1_HELP
T,CWORD-CWord,1,64,Hex,16,RAD_RAD_REG_DEBUG1_HELP,

(RAD_REG_DEBUG10),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG10_HELP
T,FLAGS-OCTL flags,1,8,Hex,2,RAD_RAD_REG_DEBUG10_HELP,
T,SIZE-OCTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG10_HELP,
T,PTR-OCTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG10_HELP,

(RAD_REG_DEBUG11),7,Type=RSL,RAD,RAD_RAD_REG_DEBUG11_HELP
T,Reserved-Reserved,1,51,Hex,13,RAD_RAD_REG_DEBUG11_HELP,
O,Q-OCTL q flag,Enable,Disable,52,1,RAD_RAD_REG_DEBUG11_HELP,
O,P-OCTL p flag,Enable,Disable,53,1,RAD_RAD_REG_DEBUG11_HELP,
O,WC-OCTL write commit flag,Enable,Disable,54,1,RAD_RAD_REG_DEBUG11_HELP,
O,EOD-OCTL eod flag,Enable,Disable,55,1,RAD_RAD_REG_DEBUG11_HELP,
O,SOD-OCTL sod flag,Enable,Disable,56,1,RAD_RAD_REG_DEBUG11_HELP,
T,INDEX-OCTL index,57,8,Hex,2,RAD_RAD_REG_DEBUG11_HELP,

(RAD_REG_DEBUG12),2,Type=RSL,RAD,RAD_RAD_REG_DEBUG12_HELP
T,Reserved-Reserved,1,49,Hex,13,RAD_RAD_REG_DEBUG12_HELP,
T,ASSERTS-Various assertion checks,50,15,Hex,4,RAD_RAD_REG_DEBUG12_HELP,

(RAD_REG_DEBUG2),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG2_HELP
T,OWORDP-OWordP,1,64,Hex,16,RAD_RAD_REG_DEBUG2_HELP,

(RAD_REG_DEBUG3),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG3_HELP
T,OWORDQ-OWordQ,1,64,Hex,16,RAD_RAD_REG_DEBUG3_HELP,

(RAD_REG_DEBUG4),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG4_HELP
T,RWORD-RWord,1,64,Hex,16,RAD_RAD_REG_DEBUG4_HELP,

(RAD_REG_DEBUG5),18,Type=RSL,RAD,RAD_RAD_REG_DEBUG5_HELP
T,Reserved-Reserved,1,11,Hex,3,RAD_RAD_REG_DEBUG5_HELP,
T,NIROPC7-NCBI ropc (stage7 grant),12,3,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRQUE7-NCBI rque (stage7 grant),15,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRVAL7-NCBI rval (stage7 grant),17,5,Hex,2,RAD_RAD_REG_DEBUG5_HELP,
T,NIROPC6-NCBI ropc (stage6 arb),22,3,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRQUE6-NCBI rque (stage6 arb),25,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
O,NIRARB6-NCBI rarb (stage6 arb),Enable,Disable,27,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRVAL6-NCBI rval (stage6 arb),28,5,Hex,2,RAD_RAD_REG_DEBUG5_HELP,
T,NIRIDX1-NCBI ridx1,33,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIWIDX1-NCBI widx1,37,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRIDX0-NCBI ridx0,41,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIWIDX0-NCBI widx0,45,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,WCCREDS-WC credits,49,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,FPACREDS-POW credits,51,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,Reserved-Reserved,53,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,POWCREDS-POW credits,55,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,N1CREDS-NCBI1 credits,57,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,N0CREDS-NCBI0 credits,61,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,

(RAD_REG_DEBUG6),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG6_HELP
T,CNT-CCTL count[7:0] (bytes),1,8,Hex,2,RAD_RAD_REG_DEBUG6_HELP,
T,SIZE-CCTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG6_HELP,
T,PTR-CCTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG6_HELP,

(RAD_REG_DEBUG7),2,Type=RSL,RAD,RAD_RAD_REG_DEBUG7_HELP
T,Reserved-Reserved,1,49,Hex,13,RAD_RAD_REG_DEBUG7_HELP,
T,CNT-CCTL count[22:8] (bytes),50,15,Hex,4,RAD_RAD_REG_DEBUG7_HELP,

(RAD_REG_DEBUG8),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG8_HELP
T,FLAGS-ICTL flags,1,8,Hex,2,RAD_RAD_REG_DEBUG8_HELP,
T,SIZE-ICTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG8_HELP,
T,PTR-ICTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG8_HELP,

(RAD_REG_DEBUG9),7,Type=RSL,RAD,RAD_RAD_REG_DEBUG9_HELP
T,Reserved-Reserved,1,44,Hex,11,RAD_RAD_REG_DEBUG9_HELP,
O,EOD-ICTL eod flag,Enable,Disable,45,1,RAD_RAD_REG_DEBUG9_HELP,
O,INI-ICTL init flag,Enable,Disable,46,1,RAD_RAD_REG_DEBUG9_HELP,
O,Q-ICTL q enable,Enable,Disable,47,1,RAD_RAD_REG_DEBUG9_HELP,
O,P-ICTL p enable,Enable,Disable,48,1,RAD_RAD_REG_DEBUG9_HELP,
T,MUL-ICTL multiplier,49,8,Hex,2,RAD_RAD_REG_DEBUG9_HELP,
T,INDEX-ICTL index,57,8,Hex,2,RAD_RAD_REG_DEBUG9_HELP,

(RAD_REG_ERROR),2,Type=RSL,RAD,RAD_RAD_REG_ERROR_HELP
T,Reserved-Reserved,1,63,Hex,16,RAD_RAD_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,64,1,RAD_RAD_REG_ERROR_HELP,

(RAD_REG_INT_MASK),2,Type=RSL,RAD,RAD_RAD_REG_INT_MASK_HELP
T,Reserved-Reserved,1,63,Hex,16,RAD_RAD_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to RAD_REG_ERROR[0] above,Enable,Disable,64,1,RAD_RAD_REG_INT_MASK_HELP,

(RAD_REG_POLYNOMIAL),2,Type=RSL,RAD,RAD_RAD_REG_POLYNOMIAL_HELP
T,Reserved-Reserved,1,56,Hex,14,RAD_RAD_REG_POLYNOMIAL_HELP,
T,COEFFS-coefficients of GF(2^8) irreducible polynomial,57,8,Hex,2,RAD_RAD_REG_POLYNOMIAL_HELP,

(RAD_REG_READ_IDX),3,Type=RSL,RAD,RAD_RAD_REG_READ_IDX_HELP
T,Reserved-Reserved,1,32,Hex,8,RAD_RAD_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,33,16,Hex,4,RAD_RAD_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,49,16,Hex,4,RAD_RAD_REG_READ_IDX_HELP,

(RNM_BIST_STATUS),3,RNM's BIST Status Register,RNM,RNM_RNM_BIST_STATUS_HELP
T,Reserved-Reserved,1,62,Hex,16,RNM_RNM_BIST_STATUS_HELP,
O,RRC-Status of RRC block bist.,Enable,Disable,63,1,RNM_RNM_BIST_STATUS_HELP,
O,MEM-Status of MEM block bist.,Enable,Disable,64,1,RNM_RNM_BIST_STATUS_HELP,

(RNM_CTL_STATUS),10,RNM's Control/Status Register,RNM,RNM_RNM_CTL_STATUS_HELP
T,Reserved-Reserved,1,52,Hex,13,RNM_RNM_CTL_STATUS_HELP,
O,DIS_MAK-Disable use of Master AES KEY,Enable,Disable,53,1,RNM_RNM_CTL_STATUS_HELP,
O,EER_LCK-Encryption enable register locked,Enable,Disable,54,1,RNM_RNM_CTL_STATUS_HELP,
O,EER_VAL-Dormant encryption key match,Enable,Disable,55,1,RNM_RNM_CTL_STATUS_HELP,
T,ENT_SEL-?,56,4,Hex,1,RNM_RNM_CTL_STATUS_HELP,
O,EXP_ENT-Exported entropy enable for random number generator,Enable,Disable,60,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_RST-Reset RNG as core reset.,Enable,Disable,61,1,RNM_RNM_CTL_STATUS_HELP,
O,RNM_RST-Reset the RNM as core reset except for register,Enable,Disable,62,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_EN-Enable the output of the RNG.,Enable,Disable,63,1,RNM_RNM_CTL_STATUS_HELP,
O,ENT_EN-Entropy enable for random number generator.,Enable,Disable,64,1,RNM_RNM_CTL_STATUS_HELP,

(RNM_EER_DBG),1,RNM's Encryption enable debug register,RNM,RNM_RNM_EER_DBG_HELP
T,DAT-Dormant encryption debug info.,1,64,Hex,16,RNM_RNM_EER_DBG_HELP,

(RNM_EER_KEY),1,RNM's Encryption enable register,RNM,RNM_RNM_EER_KEY_HELP
T,KEY-Dormant encryption key.  If dormant crypto is fuse,1,64,Hex,16,RNM_RNM_EER_KEY_HELP,

(RNM_SERIAL_NUM),1,RNM's fuse serial number register,RNM,RNM_RNM_SERIAL_NUM_HELP
T,DAT-Dormant encryption serial number,1,64,Hex,16,RNM_RNM_SERIAL_NUM_HELP,

(SLI_BIST_STATUS),24,SLI's BIST Status Register,SLI,SLI_SLI_BIST_STATUS_HELP
T,Reserved-Reserved,1,33,Hex,9,SLI_SLI_BIST_STATUS_HELP,
O,N2P0_C-BIST Status for N2P Port0 Cmd,Enable,Disable,34,1,SLI_SLI_BIST_STATUS_HELP,
O,N2P0_O-BIST Status for N2P Port0 Data,Enable,Disable,35,1,SLI_SLI_BIST_STATUS_HELP,
T,Reserved-Reserved,36,2,Hex,1,SLI_SLI_BIST_STATUS_HELP,
O,CPL_P0-BIST Status for CPL Port 0,Enable,Disable,38,1,SLI_SLI_BIST_STATUS_HELP,
O,CPL_P1-BIST Status for CPL Port 1,Enable,Disable,39,1,SLI_SLI_BIST_STATUS_HELP,
T,Reserved-Reserved,40,6,Hex,2,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_C0-BIST Status for P2N Port0 C0,Enable,Disable,46,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_C1-BIST Status for P2N Port0 C1,Enable,Disable,47,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_N-BIST Status for P2N Port0 N,Enable,Disable,48,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_P0-BIST Status for P2N Port0 P0,Enable,Disable,49,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_P1-BIST Status for P2N Port0 P1,Enable,Disable,50,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_C0-BIST Status for P2N Port1 C0,Enable,Disable,51,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_C1-BIST Status for P2N Port1 C1,Enable,Disable,52,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_N-BIST Status for P2N Port1 N,Enable,Disable,53,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_P0-BIST Status for P2N Port1 P0,Enable,Disable,54,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_P1-BIST Status for P2N Port1 P1,Enable,Disable,55,1,SLI_SLI_BIST_STATUS_HELP,
T,Reserved-Reserved,56,3,Hex,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI1_1-BIST Status for DSI1 Memory 1,Enable,Disable,59,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI1_0-BIST Status for DSI1 Memory 0,Enable,Disable,60,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI0_1-BIST Status for DSI0 Memory 1,Enable,Disable,61,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI0_0-BIST Status for DSI0 Memory 0,Enable,Disable,62,1,SLI_SLI_BIST_STATUS_HELP,
O,MSI-BIST Status for MSI Memory Map,Enable,Disable,63,1,SLI_SLI_BIST_STATUS_HELP,
O,NCB_CMD-BIST Status for NCB Outbound Commands,Enable,Disable,64,1,SLI_SLI_BIST_STATUS_HELP,

(SLI_CTL_PORT0),16,X = SLI's Control Port X,SLI,SLI_SLI_CTL_PORT0_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT0_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT0_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT0_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT0_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT0_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT0_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT0_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT0_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT0_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT0_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT0_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT0_HELP,

(SLI_CTL_PORT1),16,X = SLI's Control Port X,SLI,SLI_SLI_CTL_PORT1_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT1_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT1_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT1_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT1_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT1_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT1_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT1_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT1_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT1_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT1_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT1_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT1_HELP,

(SLI_CTL_PORT2),16,X = SLI's Control Port X,SLI,SLI_SLI_CTL_PORT2_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT2_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT2_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT2_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT2_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT2_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT2_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT2_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT2_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT2_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT2_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT2_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT2_HELP,

(SLI_CTL_PORT3),16,X = SLI's Control Port X,SLI,SLI_SLI_CTL_PORT3_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT3_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT3_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT3_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT3_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT3_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT3_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT3_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT3_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT3_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT3_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT3_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT3_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT3_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT3_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT3_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT3_HELP,

(SLI_CTL_STATUS),3,SLI Control Status Register,SLI,SLI_SLI_CTL_STATUS_HELP
T,Reserved-Reserved,1,50,Hex,13,SLI_SLI_CTL_STATUS_HELP,
T,P0_NTAGS-Number of tags available for outbound TLPs to the,51,6,Hex,2,SLI_SLI_CTL_STATUS_HELP,
T,CHIP_REV-The chip revision.,57,8,Hex,2,SLI_SLI_CTL_STATUS_HELP,

(SLI_DATA_OUT_CNT),5,SLI DATA OUT COUNT,SLI,SLI_SLI_DATA_OUT_CNT_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_DATA_OUT_CNT_HELP,
T,P1_UCNT-SLI Order=FIFO1 Fifo Unload Count. This counter is,21,16,Hex,4,SLI_SLI_DATA_OUT_CNT_HELP,
T,P1_FCNT-SLI Order=FIFO1 Data Out Fifo Count. Number of,37,6,Hex,2,SLI_SLI_DATA_OUT_CNT_HELP,
T,P0_UCNT-SLI Order=FIFO0 Fifo Unload Count. This counter is,43,16,Hex,4,SLI_SLI_DATA_OUT_CNT_HELP,
T,P0_FCNT-SLI Order=FIFO0 Data Out Fifo Count. Number of,59,6,Hex,2,SLI_SLI_DATA_OUT_CNT_HELP,

(SLI_DBG_DATA),3,SLI Debug Data Register,SLI,SLI_SLI_DBG_DATA_HELP
T,Reserved-Reserved,1,46,Hex,12,SLI_SLI_DBG_DATA_HELP,
O,DSEL_EXT-Allows changes in the external pins to set the,Enable,Disable,47,1,SLI_SLI_DBG_DATA_HELP,
T,DATA-Value on the debug data lines.,48,17,Hex,5,SLI_SLI_DBG_DATA_HELP,

(SLI_DBG_SELECT),3,Debug Select Register,SLI,SLI_SLI_DBG_SELECT_HELP
T,Reserved-Reserved,1,31,Hex,8,SLI_SLI_DBG_SELECT_HELP,
O,ADBG_SEL-When set '1' the SLI_DBG_DATA[DATA] will only be,Enable,Disable,32,1,SLI_SLI_DBG_SELECT_HELP,
T,DBG_SEL-When this register is written the RML will write,33,32,Hex,8,SLI_SLI_DBG_SELECT_HELP,

(SLI_DMA0_CNT),2,SLI_DMAx_CNT = SLI DMA Count,SLI,SLI_SLI_DMA0_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA0_CNT_HELP,
T,CNT-The DMA counter.,33,32,Hex,8,SLI_SLI_DMA0_CNT_HELP,

(SLI_DMA1_CNT),2,SLI_DMAx_CNT = SLI DMA Count,SLI,SLI_SLI_DMA1_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA1_CNT_HELP,
T,CNT-The DMA counter.,33,32,Hex,8,SLI_SLI_DMA1_CNT_HELP,

(SLI_DMA0_INT_LEVEL),2,SLI_DMAx_INT_LEVEL = SLI DMAx Interrupt Level,SLI,SLI_SLI_DMA0_INT_LEVEL_HELP
T,TIME-Whenever the SLI_DMAx_TIM[TIM] timer exceeds,1,32,Hex,8,SLI_SLI_DMA0_INT_LEVEL_HELP,
T,CNT-Whenever SLI_DMAx_CNT[CNT] exceeds this value,33,32,Hex,8,SLI_SLI_DMA0_INT_LEVEL_HELP,

(SLI_DMA1_INT_LEVEL),2,SLI_DMAx_INT_LEVEL = SLI DMAx Interrupt Level,SLI,SLI_SLI_DMA1_INT_LEVEL_HELP
T,TIME-Whenever the SLI_DMAx_TIM[TIM] timer exceeds,1,32,Hex,8,SLI_SLI_DMA1_INT_LEVEL_HELP,
T,CNT-Whenever SLI_DMAx_CNT[CNT] exceeds this value,33,32,Hex,8,SLI_SLI_DMA1_INT_LEVEL_HELP,

(SLI_DMA0_TIM),2,SLI_DMAx_TIM = SLI DMA Timer,SLI,SLI_SLI_DMA0_TIM_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA0_TIM_HELP,
T,TIM-The DMA timer value.,33,32,Hex,8,SLI_SLI_DMA0_TIM_HELP,

(SLI_DMA1_TIM),2,SLI_DMAx_TIM = SLI DMA Timer,SLI,SLI_SLI_DMA1_TIM_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA1_TIM_HELP,
T,TIM-The DMA timer value.,33,32,Hex,8,SLI_SLI_DMA1_TIM_HELP,

(SLI_INT_ENB_CIU),45,SLI's Interrupt Enable CIU Register,SLI,SLI_SLI_INT_ENB_CIU_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_CIU_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_CIU_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_CIU_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,33,4,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UN_WI-Enables SLI_INT_SUM[27] to generate an,Enable,Disable,37,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UN_B0-Enables SLI_INT_SUM[26] to generate an,Enable,Disable,38,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UP_WI-Enables SLI_INT_SUM[25] to generate an,Enable,Disable,39,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UP_B0-Enables SLI_INT_SUM[24] to generate an,Enable,Disable,40,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,45,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_CIU_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_CIU_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_CIU_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_CIU_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_CIU_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_CIU_HELP,

(SLI_INT_ENB_PORT0),46,X = SLI's Interrupt Enable Register per mac port,SLI,SLI_SLI_INT_ENB_PORT0_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_PORT0_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,Reserved-Reserved,33,4,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UN_WI-Enables SLI_INT_SUM[27] to generate an,Enable,Disable,37,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UN_B0-Enables SLI_INT_SUM[26] to generate an,Enable,Disable,38,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UP_WI-Enables SLI_INT_SUM[25] to generate an,Enable,Disable,39,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UP_B0-Enables SLI_INT_SUM[24] to generate an,Enable,Disable,40,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MAC1_INT-Enables SLI_INT_SUM[19] to generate an,Enable,Disable,45,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MAC0_INT-Enables SLI_INT_SUM[18] to generate an,Enable,Disable,46,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_PORT0_HELP,

(SLI_INT_ENB_PORT1),46,X = SLI's Interrupt Enable Register per mac port,SLI,SLI_SLI_INT_ENB_PORT1_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_PORT1_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,Reserved-Reserved,33,4,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UN_WI-Enables SLI_INT_SUM[27] to generate an,Enable,Disable,37,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UN_B0-Enables SLI_INT_SUM[26] to generate an,Enable,Disable,38,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UP_WI-Enables SLI_INT_SUM[25] to generate an,Enable,Disable,39,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UP_B0-Enables SLI_INT_SUM[24] to generate an,Enable,Disable,40,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MAC1_INT-Enables SLI_INT_SUM[19] to generate an,Enable,Disable,45,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MAC0_INT-Enables SLI_INT_SUM[18] to generate an,Enable,Disable,46,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_PORT1_HELP,

(SLI_INT_SUM),46,SLI Interrupt Summary Register,SLI,SLI_SLI_INT_SUM_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_SUM_HELP,
O,ILL_PAD-Set when a BAR0 address R/W falls into theaddress,Enable,Disable,4,1,SLI_SLI_INT_SUM_HELP,
O,SPRT3_ERR-When an error response received on SLI port 3,Enable,Disable,5,1,SLI_SLI_INT_SUM_HELP,
O,SPRT2_ERR-When an error response received on SLI port 2,Enable,Disable,6,1,SLI_SLI_INT_SUM_HELP,
O,SPRT1_ERR-When an error response received on SLI port 1,Enable,Disable,7,1,SLI_SLI_INT_SUM_HELP,
O,SPRT0_ERR-When an error response received on SLI port 0,Enable,Disable,8,1,SLI_SLI_INT_SUM_HELP,
O,PINS_ERR-When a read error occurs on a packet instruction,Enable,Disable,9,1,SLI_SLI_INT_SUM_HELP,
O,POP_ERR-When a read error occurs on a packet scatter,Enable,Disable,10,1,SLI_SLI_INT_SUM_HELP,
O,PDI_ERR-When a read error occurs on a packet data read,Enable,Disable,11,1,SLI_SLI_INT_SUM_HELP,
O,PGL_ERR-When a read error occurs on a packet gather list,Enable,Disable,12,1,SLI_SLI_INT_SUM_HELP,
O,PIN_BP-Packet input count has exceeded the WMARK.,Enable,Disable,13,1,SLI_SLI_INT_SUM_HELP,
O,POUT_ERR-Set when PKO sends packet data with the error bit,Enable,Disable,14,1,SLI_SLI_INT_SUM_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell count overflowed. Which,Enable,Disable,15,1,SLI_SLI_INT_SUM_HELP,
O,PIDBOF-Packet Instruction Doorbell count overflowed. Which,Enable,Disable,16,1,SLI_SLI_INT_SUM_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_SUM_HELP,
T,DTIME-Whenever SLI_DMAx_CNT[CNT] is not 0 the,27,2,Hex,1,SLI_SLI_INT_SUM_HELP,
T,DCNT-DCNT[x] is set whenever SLI_DMAx_CNT[CNT] >,29,2,Hex,1,SLI_SLI_INT_SUM_HELP,
T,DMAFI-DMA set Forced Interrupts.,31,2,Hex,1,SLI_SLI_INT_SUM_HELP,
T,Reserved-Reserved,33,4,Hex,1,SLI_SLI_INT_SUM_HELP,
O,M3_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,37,1,SLI_SLI_INT_SUM_HELP,
O,M3_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 3.,Enable,Disable,38,1,SLI_SLI_INT_SUM_HELP,
O,M3_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,39,1,SLI_SLI_INT_SUM_HELP,
O,M3_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 3.,Enable,Disable,40,1,SLI_SLI_INT_SUM_HELP,
O,M2_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,41,1,SLI_SLI_INT_SUM_HELP,
O,M2_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 2.,Enable,Disable,42,1,SLI_SLI_INT_SUM_HELP,
O,M2_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,43,1,SLI_SLI_INT_SUM_HELP,
O,M2_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 2.,Enable,Disable,44,1,SLI_SLI_INT_SUM_HELP,
O,MAC1_INT-Interrupt from MAC1.,Enable,Disable,45,1,SLI_SLI_INT_SUM_HELP,
O,MAC0_INT-Interrupt from MAC0.,Enable,Disable,46,1,SLI_SLI_INT_SUM_HELP,
O,MIO_INT1-Interrupt from MIO for PORT 1.,Enable,Disable,47,1,SLI_SLI_INT_SUM_HELP,
O,MIO_INT0-Interrupt from MIO for PORT 0.,Enable,Disable,48,1,SLI_SLI_INT_SUM_HELP,
O,M1_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,49,1,SLI_SLI_INT_SUM_HELP,
O,M1_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 1.,Enable,Disable,50,1,SLI_SLI_INT_SUM_HELP,
O,M1_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,51,1,SLI_SLI_INT_SUM_HELP,
O,M1_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 1.,Enable,Disable,52,1,SLI_SLI_INT_SUM_HELP,
O,M0_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,53,1,SLI_SLI_INT_SUM_HELP,
O,M0_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 0.,Enable,Disable,54,1,SLI_SLI_INT_SUM_HELP,
O,M0_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,55,1,SLI_SLI_INT_SUM_HELP,
O,M0_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 0.,Enable,Disable,56,1,SLI_SLI_INT_SUM_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_SUM_HELP,
O,PTIME-Packet Timer has an interrupt. Which rings can,Enable,Disable,59,1,SLI_SLI_INT_SUM_HELP,
O,PCNT-Packet Counter has an interrupt. Which rings can,Enable,Disable,60,1,SLI_SLI_INT_SUM_HELP,
O,IOB2BIG-A requested IOBDMA is to large.,Enable,Disable,61,1,SLI_SLI_INT_SUM_HELP,
O,BAR0_TO-BAR0 R/W to a NCB device did not receive,Enable,Disable,62,1,SLI_SLI_INT_SUM_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_SUM_HELP,
O,RML_TO-A read or write transfer did not complete,Enable,Disable,64,1,SLI_SLI_INT_SUM_HELP,

(SLI_LAST_WIN_RDATA0),1,SLI Last Window Read Data,SLI,SLI_SLI_LAST_WIN_RDATA0_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA0_HELP,

(SLI_LAST_WIN_RDATA1),1,SLI Last Window Read Data,SLI,SLI_SLI_LAST_WIN_RDATA1_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA1_HELP,

(SLI_LAST_WIN_RDATA2),1,SLI Last Window Read Data,SLI,SLI_SLI_LAST_WIN_RDATA2_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA2_HELP,

(SLI_LAST_WIN_RDATA3),1,SLI Last Window Read Data,SLI,SLI_SLI_LAST_WIN_RDATA3_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA3_HELP,

(SLI_MAC_CREDIT_CNT),13,SLI MAC Credit Count,SLI,SLI_SLI_MAC_CREDIT_CNT_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P1_C_D-When set does not allow writing of P1_CCNT.,Enable,Disable,11,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P1_N_D-When set does not allow writing of P1_NCNT.,Enable,Disable,12,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P1_P_D-When set does not allow writing of P1_PCNT.,Enable,Disable,13,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P0_C_D-When set does not allow writing of P0_CCNT.,Enable,Disable,14,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P0_N_D-When set does not allow writing of P0_NCNT.,Enable,Disable,15,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P0_P_D-When set does not allow writing of P0_PCNT.,Enable,Disable,16,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P1_CCNT-Port1 C=TLP FIFO Credits.,17,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P1_NCNT-Port1 N=TLP FIFO Credits.,25,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P1_PCNT-Port1 P=TLP FIFO Credits.,33,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P0_CCNT-Port0 C=TLP FIFO Credits.,41,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P0_NCNT-Port0 N=TLP FIFO Credits.,49,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P0_PCNT-Port0 P=TLP FIFO Credits.,57,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,

(SLI_MAC_CREDIT_CNT2),13,SLI MAC Credit Count2,SLI,SLI_SLI_MAC_CREDIT_CNT2_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P3_C_D-When set does not allow writing of P3_CCNT.,Enable,Disable,11,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P3_N_D-When set does not allow writing of P3_NCNT.,Enable,Disable,12,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P3_P_D-When set does not allow writing of P3_PCNT.,Enable,Disable,13,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P2_C_D-When set does not allow writing of P2_CCNT.,Enable,Disable,14,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P2_N_D-When set does not allow writing of P2_NCNT.,Enable,Disable,15,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P2_P_D-When set does not allow writing of P2_PCNT.,Enable,Disable,16,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P3_CCNT-Port3 C=TLP FIFO Credits.,17,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P3_NCNT-Port3 N=TLP FIFO Credits.,25,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P3_PCNT-Port3 P=TLP FIFO Credits.,33,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P2_CCNT-Port2 C=TLP FIFO Credits.,41,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P2_NCNT-Port2 N=TLP FIFO Credits.,49,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P2_PCNT-Port2 P=TLP FIFO Credits.,57,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,

(SLI_MEM_ACCESS_CTL),3,SLI's Memory Access Control,SLI,SLI_SLI_MEM_ACCESS_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,SLI_SLI_MEM_ACCESS_CTL_HELP,
T,MAX_WORD-The maximum number of words to merge into a single,51,4,Hex,1,SLI_SLI_MEM_ACCESS_CTL_HELP,
T,TIMER-When the SLI starts a PP to MAC write it waits,55,10,Hex,3,SLI_SLI_MEM_ACCESS_CTL_HELP,

(SLI_MEM_ACCESS_SUBID12),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID12_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID12_HELP,

(SLI_MEM_ACCESS_SUBID13),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID13_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID13_HELP,

(SLI_MEM_ACCESS_SUBID14),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID14_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID14_HELP,

(SLI_MEM_ACCESS_SUBID15),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID15_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID15_HELP,

(SLI_MEM_ACCESS_SUBID16),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID16_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID16_HELP,

(SLI_MEM_ACCESS_SUBID17),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID17_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID17_HELP,

(SLI_MEM_ACCESS_SUBID18),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID18_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID18_HELP,

(SLI_MEM_ACCESS_SUBID19),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID19_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID19_HELP,

(SLI_MEM_ACCESS_SUBID20),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID20_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID20_HELP,

(SLI_MEM_ACCESS_SUBID21),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID21_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID21_HELP,

(SLI_MEM_ACCESS_SUBID22),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID22_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID22_HELP,

(SLI_MEM_ACCESS_SUBID23),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID23_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID23_HELP,

(SLI_MEM_ACCESS_SUBID24),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID24_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID24_HELP,

(SLI_MEM_ACCESS_SUBID25),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID25_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID25_HELP,

(SLI_MEM_ACCESS_SUBID26),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID26_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID26_HELP,

(SLI_MEM_ACCESS_SUBID27),9,// *,SLI,SLI_SLI_MEM_ACCESS_SUBID27_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID27_HELP,

(SLI_MSI_ENB0),1,SLI MSI Enable0,SLI,SLI_SLI_MSI_ENB0_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV0.,1,64,Hex,16,SLI_SLI_MSI_ENB0_HELP,

(SLI_MSI_ENB1),1,SLI MSI Enable1,SLI,SLI_SLI_MSI_ENB1_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV1.,1,64,Hex,16,SLI_SLI_MSI_ENB1_HELP,

(SLI_MSI_ENB2),1,SLI MSI Enable2,SLI,SLI_SLI_MSI_ENB2_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV2.,1,64,Hex,16,SLI_SLI_MSI_ENB2_HELP,

(SLI_MSI_ENB3),1,SLI MSI Enable3,SLI,SLI_SLI_MSI_ENB3_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV3.,1,64,Hex,16,SLI_SLI_MSI_ENB3_HELP,

(SLI_MSI_RCV0),1,SLI MSI Receive0,SLI,SLI_SLI_MSI_RCV0_HELP
T,INTR-Bits 63=0 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV0_HELP,

(SLI_MSI_RCV1),1,SLI MSI Receive1,SLI,SLI_SLI_MSI_RCV1_HELP
T,INTR-Bits 127=64 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV1_HELP,

(SLI_MSI_RCV2),1,SLI MSI Receive2,SLI,SLI_SLI_MSI_RCV2_HELP
T,INTR-Bits 191=128 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV2_HELP,

(SLI_MSI_RCV3),1,SLI MSI Receive3,SLI,SLI_SLI_MSI_RCV3_HELP
T,INTR-Bits 255=192 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV3_HELP,

(SLI_MSI_RD_MAP),3,SLI MSI Read MAP,SLI,SLI_SLI_MSI_RD_MAP_HELP
T,Reserved-Reserved,1,48,Hex,12,SLI_SLI_MSI_RD_MAP_HELP,
T,RD_INT-The value of the map at the location PREVIOUSLY,49,8,Hex,2,SLI_SLI_MSI_RD_MAP_HELP,
T,MSI_INT-Selects the value that would be received when the,57,8,Hex,2,SLI_SLI_MSI_RD_MAP_HELP,

(SLI_MSI_W1C_ENB0),1,SLI MSI Write 1 To Clear Enable0,SLI,SLI_SLI_MSI_W1C_ENB0_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB0_HELP,

(SLI_MSI_W1C_ENB1),1,SLI MSI Write 1 To Clear Enable1,SLI,SLI_SLI_MSI_W1C_ENB1_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB1_HELP,

(SLI_MSI_W1C_ENB2),1,SLI MSI Write 1 To Clear Enable2,SLI,SLI_SLI_MSI_W1C_ENB2_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB2_HELP,

(SLI_MSI_W1C_ENB3),1,SLI MSI Write 1 To Clear Enable3,SLI,SLI_SLI_MSI_W1C_ENB3_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB3_HELP,

(SLI_MSI_W1S_ENB0),1,SLI MSI Write 1 To Set Enable0,SLI,SLI_SLI_MSI_W1S_ENB0_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB0_HELP,

(SLI_MSI_W1S_ENB1),1,SLI_MSI_W1S_ENB0 = SLI MSI Write 1 To Set Enable1,SLI,SLI_SLI_MSI_W1S_ENB1_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB1_HELP,

(SLI_MSI_W1S_ENB2),1,SLI MSI Write 1 To Set Enable2,SLI,SLI_SLI_MSI_W1S_ENB2_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB2_HELP,

(SLI_MSI_W1S_ENB3),1,SLI MSI Write 1 To Set Enable3,SLI,SLI_SLI_MSI_W1S_ENB3_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB3_HELP,

(SLI_MSI_WR_MAP),3,SLI MSI Write MAP,SLI,SLI_SLI_MSI_WR_MAP_HELP
T,Reserved-Reserved,1,48,Hex,12,SLI_SLI_MSI_WR_MAP_HELP,
T,CIU_INT-Selects which bit in the SLI_MSI_RCV# (0=255),49,8,Hex,2,SLI_SLI_MSI_WR_MAP_HELP,
T,MSI_INT-Selects the value that would be received when the,57,8,Hex,2,SLI_SLI_MSI_WR_MAP_HELP,

(SLI_PCIE_MSI_RCV),2,SLI MAC MSI Receive,SLI,SLI_SLI_PCIE_MSI_RCV_HELP
T,Reserved-Reserved,1,56,Hex,14,SLI_SLI_PCIE_MSI_RCV_HELP,
T,INTR-A write to this register will result in a bit in,57,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_HELP,

(SLI_PCIE_MSI_RCV_B1),3,SLI MAC MSI Receive Byte 1,SLI,SLI_SLI_PCIE_MSI_RCV_B1_HELP
T,Reserved-Reserved,1,48,Hex,12,SLI_SLI_PCIE_MSI_RCV_B1_HELP,
T,INTR-A write to this register will result in a bit in,49,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B1_HELP,
T,Reserved-Reserved,57,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B1_HELP,

(SLI_PCIE_MSI_RCV_B2),3,SLI MAC MSI Receive Byte 2,SLI,SLI_SLI_PCIE_MSI_RCV_B2_HELP
T,Reserved-Reserved,1,40,Hex,10,SLI_SLI_PCIE_MSI_RCV_B2_HELP,
T,INTR-A write to this register will result in a bit in,41,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B2_HELP,
T,Reserved-Reserved,49,16,Hex,4,SLI_SLI_PCIE_MSI_RCV_B2_HELP,

(SLI_PCIE_MSI_RCV_B3),3,SLI MAC MSI Receive Byte 3,SLI,SLI_SLI_PCIE_MSI_RCV_B3_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PCIE_MSI_RCV_B3_HELP,
T,INTR-A write to this register will result in a bit in,33,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B3_HELP,
T,Reserved-Reserved,41,24,Hex,6,SLI_SLI_PCIE_MSI_RCV_B3_HELP,

(SLI_PKT0_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT0_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT0_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT0_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT0_CNTS_HELP,

(SLI_PKT1_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT1_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT1_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT1_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT1_CNTS_HELP,

(SLI_PKT2_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT2_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT2_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT2_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT2_CNTS_HELP,

(SLI_PKT3_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT3_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT3_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT3_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT3_CNTS_HELP,

(SLI_PKT4_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT4_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT4_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT4_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT4_CNTS_HELP,

(SLI_PKT5_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT5_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT5_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT5_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT5_CNTS_HELP,

(SLI_PKT6_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT6_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT6_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT6_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT6_CNTS_HELP,

(SLI_PKT7_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT7_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT7_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT7_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT7_CNTS_HELP,

(SLI_PKT8_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT8_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT8_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT8_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT8_CNTS_HELP,

(SLI_PKT9_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT9_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT9_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT9_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT9_CNTS_HELP,

(SLI_PKT10_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT10_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT10_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT10_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT10_CNTS_HELP,

(SLI_PKT11_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT11_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT11_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT11_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT11_CNTS_HELP,

(SLI_PKT12_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT12_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT12_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT12_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT12_CNTS_HELP,

(SLI_PKT13_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT13_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT13_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT13_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT13_CNTS_HELP,

(SLI_PKT14_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT14_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT14_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT14_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT14_CNTS_HELP,

(SLI_PKT15_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT15_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT15_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT15_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT15_CNTS_HELP,

(SLI_PKT16_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT16_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT16_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT16_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT16_CNTS_HELP,

(SLI_PKT17_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT17_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT17_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT17_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT17_CNTS_HELP,

(SLI_PKT18_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT18_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT18_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT18_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT18_CNTS_HELP,

(SLI_PKT19_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT19_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT19_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT19_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT19_CNTS_HELP,

(SLI_PKT20_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT20_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT20_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT20_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT20_CNTS_HELP,

(SLI_PKT21_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT21_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT21_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT21_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT21_CNTS_HELP,

(SLI_PKT22_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT22_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT22_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT22_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT22_CNTS_HELP,

(SLI_PKT23_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT23_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT23_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT23_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT23_CNTS_HELP,

(SLI_PKT24_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT24_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT24_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT24_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT24_CNTS_HELP,

(SLI_PKT25_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT25_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT25_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT25_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT25_CNTS_HELP,

(SLI_PKT26_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT26_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT26_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT26_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT26_CNTS_HELP,

(SLI_PKT27_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT27_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT27_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT27_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT27_CNTS_HELP,

(SLI_PKT28_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT28_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT28_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT28_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT28_CNTS_HELP,

(SLI_PKT29_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT29_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT29_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT29_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT29_CNTS_HELP,

(SLI_PKT30_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT30_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT30_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT30_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT30_CNTS_HELP,

(SLI_PKT31_CNTS),3,SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT31_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT31_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT31_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT31_CNTS_HELP,

(SLI_PKT0_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT0_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT0_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT0_IN_BP_HELP,

(SLI_PKT1_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT1_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT1_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT1_IN_BP_HELP,

(SLI_PKT2_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT2_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT2_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT2_IN_BP_HELP,

(SLI_PKT3_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT3_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT3_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT3_IN_BP_HELP,

(SLI_PKT4_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT4_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT4_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT4_IN_BP_HELP,

(SLI_PKT5_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT5_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT5_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT5_IN_BP_HELP,

(SLI_PKT6_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT6_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT6_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT6_IN_BP_HELP,

(SLI_PKT7_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT7_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT7_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT7_IN_BP_HELP,

(SLI_PKT8_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT8_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT8_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT8_IN_BP_HELP,

(SLI_PKT9_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT9_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT9_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT9_IN_BP_HELP,

(SLI_PKT10_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT10_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT10_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT10_IN_BP_HELP,

(SLI_PKT11_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT11_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT11_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT11_IN_BP_HELP,

(SLI_PKT12_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT12_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT12_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT12_IN_BP_HELP,

(SLI_PKT13_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT13_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT13_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT13_IN_BP_HELP,

(SLI_PKT14_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT14_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT14_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT14_IN_BP_HELP,

(SLI_PKT15_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT15_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT15_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT15_IN_BP_HELP,

(SLI_PKT16_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT16_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT16_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT16_IN_BP_HELP,

(SLI_PKT17_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT17_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT17_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT17_IN_BP_HELP,

(SLI_PKT18_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT18_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT18_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT18_IN_BP_HELP,

(SLI_PKT19_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT19_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT19_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT19_IN_BP_HELP,

(SLI_PKT20_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT20_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT20_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT20_IN_BP_HELP,

(SLI_PKT21_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT21_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT21_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT21_IN_BP_HELP,

(SLI_PKT22_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT22_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT22_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT22_IN_BP_HELP,

(SLI_PKT23_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT23_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT23_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT23_IN_BP_HELP,

(SLI_PKT24_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT24_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT24_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT24_IN_BP_HELP,

(SLI_PKT25_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT25_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT25_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT25_IN_BP_HELP,

(SLI_PKT26_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT26_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT26_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT26_IN_BP_HELP,

(SLI_PKT27_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT27_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT27_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT27_IN_BP_HELP,

(SLI_PKT28_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT28_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT28_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT28_IN_BP_HELP,

(SLI_PKT29_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT29_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT29_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT29_IN_BP_HELP,

(SLI_PKT30_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT30_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT30_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT30_IN_BP_HELP,

(SLI_PKT31_IN_BP),2,SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT31_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT31_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT31_IN_BP_HELP,

(SLI_PKT0_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT0_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT0_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT0_INSTR_BADDR_HELP,

(SLI_PKT1_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT1_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT1_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT1_INSTR_BADDR_HELP,

(SLI_PKT2_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT2_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT2_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT2_INSTR_BADDR_HELP,

(SLI_PKT3_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT3_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT3_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT3_INSTR_BADDR_HELP,

(SLI_PKT4_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT4_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT4_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT4_INSTR_BADDR_HELP,

(SLI_PKT5_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT5_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT5_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT5_INSTR_BADDR_HELP,

(SLI_PKT6_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT6_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT6_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT6_INSTR_BADDR_HELP,

(SLI_PKT7_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT7_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT7_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT7_INSTR_BADDR_HELP,

(SLI_PKT8_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT8_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT8_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT8_INSTR_BADDR_HELP,

(SLI_PKT9_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT9_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT9_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT9_INSTR_BADDR_HELP,

(SLI_PKT10_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT10_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT10_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT10_INSTR_BADDR_HELP,

(SLI_PKT11_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT11_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT11_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT11_INSTR_BADDR_HELP,

(SLI_PKT12_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT12_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT12_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT12_INSTR_BADDR_HELP,

(SLI_PKT13_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT13_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT13_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT13_INSTR_BADDR_HELP,

(SLI_PKT14_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT14_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT14_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT14_INSTR_BADDR_HELP,

(SLI_PKT15_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT15_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT15_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT15_INSTR_BADDR_HELP,

(SLI_PKT16_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT16_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT16_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT16_INSTR_BADDR_HELP,

(SLI_PKT17_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT17_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT17_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT17_INSTR_BADDR_HELP,

(SLI_PKT18_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT18_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT18_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT18_INSTR_BADDR_HELP,

(SLI_PKT19_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT19_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT19_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT19_INSTR_BADDR_HELP,

(SLI_PKT20_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT20_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT20_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT20_INSTR_BADDR_HELP,

(SLI_PKT21_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT21_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT21_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT21_INSTR_BADDR_HELP,

(SLI_PKT22_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT22_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT22_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT22_INSTR_BADDR_HELP,

(SLI_PKT23_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT23_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT23_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT23_INSTR_BADDR_HELP,

(SLI_PKT24_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT24_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT24_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT24_INSTR_BADDR_HELP,

(SLI_PKT25_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT25_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT25_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT25_INSTR_BADDR_HELP,

(SLI_PKT26_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT26_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT26_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT26_INSTR_BADDR_HELP,

(SLI_PKT27_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT27_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT27_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT27_INSTR_BADDR_HELP,

(SLI_PKT28_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT28_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT28_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT28_INSTR_BADDR_HELP,

(SLI_PKT29_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT29_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT29_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT29_INSTR_BADDR_HELP,

(SLI_PKT30_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT30_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT30_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT30_INSTR_BADDR_HELP,

(SLI_PKT31_INSTR_BADDR),2,SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT31_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT31_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT31_INSTR_BADDR_HELP,

(SLI_PKT0_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT0_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT0_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT0_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT1_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT1_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT1_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT1_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT2_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT2_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT2_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT2_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT3_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT3_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT3_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT3_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT4_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT4_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT4_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT4_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT5_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT5_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT5_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT5_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT6_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT6_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT6_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT6_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT7_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT7_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT7_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT7_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT8_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT8_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT8_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT8_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT9_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT9_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT9_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT9_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT10_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT10_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT10_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT10_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT11_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT11_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT11_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT11_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT12_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT12_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT12_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT12_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT13_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT13_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT13_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT13_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT14_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT14_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT14_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT14_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT15_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT15_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT15_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT15_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT16_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT16_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT16_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT16_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT17_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT17_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT17_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT17_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT18_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT18_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT18_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT18_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT19_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT19_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT19_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT19_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT20_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT20_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT20_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT20_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT21_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT21_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT21_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT21_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT22_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT22_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT22_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT22_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT23_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT23_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT23_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT23_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT24_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT24_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT24_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT24_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT25_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT25_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT25_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT25_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT26_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT26_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT26_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT26_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT27_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT27_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT27_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT27_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT28_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT28_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT28_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT28_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT29_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT29_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT29_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT29_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT30_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT30_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT30_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT30_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT31_INSTR_BAOFF_DBELL),2,SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and Doorbell,SLI,SLI_SLI_PKT31_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT31_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT31_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT0_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT1_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT2_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT3_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT4_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT5_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT6_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT7_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT8_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT9_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT10_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT11_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT12_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT13_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT14_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT15_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT16_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT17_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT18_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT19_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT20_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT21_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT22_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT23_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT24_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT25_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT26_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT27_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT28_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT29_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT30_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT31_INSTR_FIFO_RSIZE),5,SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT0_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT0_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,

(SLI_PKT1_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT1_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,

(SLI_PKT2_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT2_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,

(SLI_PKT3_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT3_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,

(SLI_PKT4_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT4_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,

(SLI_PKT5_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT5_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,

(SLI_PKT6_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT6_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,

(SLI_PKT7_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT7_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,

(SLI_PKT8_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT8_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,

(SLI_PKT9_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT9_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,

(SLI_PKT10_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT10_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,

(SLI_PKT11_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT11_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,

(SLI_PKT12_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT12_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,

(SLI_PKT13_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT13_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,

(SLI_PKT14_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT14_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,

(SLI_PKT15_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT15_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,

(SLI_PKT16_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT16_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,

(SLI_PKT17_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT17_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,

(SLI_PKT18_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT18_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,

(SLI_PKT19_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT19_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,

(SLI_PKT20_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT20_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,

(SLI_PKT21_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT21_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,

(SLI_PKT22_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT22_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,

(SLI_PKT23_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT23_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,

(SLI_PKT24_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT24_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,

(SLI_PKT25_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT25_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,

(SLI_PKT26_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT26_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,

(SLI_PKT27_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT27_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,

(SLI_PKT28_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT28_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,

(SLI_PKT29_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT29_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,

(SLI_PKT30_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT30_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,

(SLI_PKT31_INSTR_HEADER),21,SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT31_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,

(SLI_PKT0_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT0_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT0_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT0_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT0_OUT_SIZE_HELP,

(SLI_PKT1_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT1_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT1_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT1_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT1_OUT_SIZE_HELP,

(SLI_PKT2_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT2_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT2_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT2_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT2_OUT_SIZE_HELP,

(SLI_PKT3_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT3_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT3_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT3_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT3_OUT_SIZE_HELP,

(SLI_PKT4_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT4_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT4_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT4_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT4_OUT_SIZE_HELP,

(SLI_PKT5_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT5_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT5_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT5_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT5_OUT_SIZE_HELP,

(SLI_PKT6_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT6_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT6_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT6_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT6_OUT_SIZE_HELP,

(SLI_PKT7_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT7_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT7_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT7_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT7_OUT_SIZE_HELP,

(SLI_PKT8_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT8_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT8_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT8_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT8_OUT_SIZE_HELP,

(SLI_PKT9_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT9_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT9_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT9_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT9_OUT_SIZE_HELP,

(SLI_PKT10_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT10_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT10_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT10_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT10_OUT_SIZE_HELP,

(SLI_PKT11_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT11_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT11_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT11_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT11_OUT_SIZE_HELP,

(SLI_PKT12_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT12_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT12_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT12_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT12_OUT_SIZE_HELP,

(SLI_PKT13_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT13_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT13_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT13_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT13_OUT_SIZE_HELP,

(SLI_PKT14_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT14_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT14_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT14_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT14_OUT_SIZE_HELP,

(SLI_PKT15_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT15_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT15_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT15_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT15_OUT_SIZE_HELP,

(SLI_PKT16_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT16_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT16_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT16_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT16_OUT_SIZE_HELP,

(SLI_PKT17_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT17_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT17_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT17_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT17_OUT_SIZE_HELP,

(SLI_PKT18_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT18_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT18_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT18_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT18_OUT_SIZE_HELP,

(SLI_PKT19_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT19_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT19_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT19_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT19_OUT_SIZE_HELP,

(SLI_PKT20_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT20_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT20_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT20_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT20_OUT_SIZE_HELP,

(SLI_PKT21_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT21_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT21_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT21_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT21_OUT_SIZE_HELP,

(SLI_PKT22_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT22_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT22_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT22_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT22_OUT_SIZE_HELP,

(SLI_PKT23_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT23_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT23_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT23_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT23_OUT_SIZE_HELP,

(SLI_PKT24_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT24_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT24_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT24_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT24_OUT_SIZE_HELP,

(SLI_PKT25_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT25_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT25_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT25_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT25_OUT_SIZE_HELP,

(SLI_PKT26_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT26_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT26_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT26_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT26_OUT_SIZE_HELP,

(SLI_PKT27_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT27_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT27_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT27_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT27_OUT_SIZE_HELP,

(SLI_PKT28_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT28_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT28_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT28_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT28_OUT_SIZE_HELP,

(SLI_PKT29_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT29_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT29_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT29_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT29_OUT_SIZE_HELP,

(SLI_PKT30_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT30_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT30_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT30_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT30_OUT_SIZE_HELP,

(SLI_PKT31_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT31_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT31_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT31_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT31_OUT_SIZE_HELP,

(SLI_PKT0_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT0_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT0_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT0_SLIST_BADDR_HELP,

(SLI_PKT1_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT1_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT1_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT1_SLIST_BADDR_HELP,

(SLI_PKT2_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT2_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT2_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT2_SLIST_BADDR_HELP,

(SLI_PKT3_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT3_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT3_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT3_SLIST_BADDR_HELP,

(SLI_PKT4_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT4_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT4_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT4_SLIST_BADDR_HELP,

(SLI_PKT5_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT5_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT5_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT5_SLIST_BADDR_HELP,

(SLI_PKT6_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT6_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT6_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT6_SLIST_BADDR_HELP,

(SLI_PKT7_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT7_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT7_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT7_SLIST_BADDR_HELP,

(SLI_PKT8_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT8_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT8_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT8_SLIST_BADDR_HELP,

(SLI_PKT9_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT9_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT9_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT9_SLIST_BADDR_HELP,

(SLI_PKT10_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT10_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT10_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT10_SLIST_BADDR_HELP,

(SLI_PKT11_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT11_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT11_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT11_SLIST_BADDR_HELP,

(SLI_PKT12_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT12_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT12_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT12_SLIST_BADDR_HELP,

(SLI_PKT13_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT13_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT13_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT13_SLIST_BADDR_HELP,

(SLI_PKT14_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT14_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT14_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT14_SLIST_BADDR_HELP,

(SLI_PKT15_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT15_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT15_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT15_SLIST_BADDR_HELP,

(SLI_PKT16_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT16_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT16_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT16_SLIST_BADDR_HELP,

(SLI_PKT17_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT17_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT17_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT17_SLIST_BADDR_HELP,

(SLI_PKT18_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT18_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT18_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT18_SLIST_BADDR_HELP,

(SLI_PKT19_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT19_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT19_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT19_SLIST_BADDR_HELP,

(SLI_PKT20_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT20_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT20_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT20_SLIST_BADDR_HELP,

(SLI_PKT21_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT21_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT21_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT21_SLIST_BADDR_HELP,

(SLI_PKT22_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT22_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT22_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT22_SLIST_BADDR_HELP,

(SLI_PKT23_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT23_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT23_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT23_SLIST_BADDR_HELP,

(SLI_PKT24_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT24_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT24_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT24_SLIST_BADDR_HELP,

(SLI_PKT25_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT25_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT25_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT25_SLIST_BADDR_HELP,

(SLI_PKT26_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT26_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT26_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT26_SLIST_BADDR_HELP,

(SLI_PKT27_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT27_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT27_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT27_SLIST_BADDR_HELP,

(SLI_PKT28_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT28_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT28_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT28_SLIST_BADDR_HELP,

(SLI_PKT29_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT29_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT29_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT29_SLIST_BADDR_HELP,

(SLI_PKT30_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT30_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT30_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT30_SLIST_BADDR_HELP,

(SLI_PKT31_SLIST_BADDR),2,SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT31_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT31_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT31_SLIST_BADDR_HELP,

(SLI_PKT0_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT0_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT0_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT0_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT1_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT1_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT1_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT1_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT2_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT2_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT2_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT2_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT3_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT3_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT3_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT3_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT4_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT4_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT4_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT4_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT5_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT5_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT5_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT5_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT6_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT6_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT6_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT6_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT7_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT7_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT7_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT7_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT8_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT8_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT8_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT8_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT9_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT9_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT9_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT9_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT10_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT10_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT10_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT10_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT11_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT11_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT11_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT11_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT12_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT12_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT12_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT12_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT13_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT13_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT13_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT13_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT14_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT14_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT14_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT14_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT15_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT15_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT15_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT15_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT16_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT16_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT16_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT16_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT17_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT17_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT17_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT17_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT18_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT18_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT18_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT18_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT19_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT19_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT19_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT19_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT20_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT20_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT20_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT20_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT21_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT21_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT21_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT21_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT22_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT22_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT22_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT22_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT23_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT23_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT23_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT23_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT24_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT24_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT24_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT24_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT25_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT25_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT25_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT25_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT26_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT26_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT26_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT26_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT27_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT27_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT27_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT27_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT28_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT28_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT28_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT28_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT29_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT29_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT29_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT29_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT30_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT30_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT30_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT30_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT31_SLIST_BAOFF_DBELL),2,SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and Doorbell,SLI,SLI_SLI_PKT31_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT31_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT31_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT0_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT0_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT0_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT0_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT1_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT1_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT1_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT1_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT2_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT2_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT2_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT2_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT3_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT3_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT3_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT3_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT4_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT4_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT4_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT4_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT5_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT5_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT5_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT5_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT6_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT6_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT6_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT6_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT7_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT7_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT7_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT7_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT8_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT8_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT8_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT8_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT9_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT9_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT9_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT9_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT10_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT10_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT10_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT10_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT11_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT11_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT11_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT11_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT12_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT12_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT12_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT12_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT13_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT13_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT13_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT13_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT14_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT14_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT14_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT14_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT15_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT15_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT15_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT15_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT16_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT16_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT16_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT16_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT17_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT17_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT17_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT17_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT18_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT18_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT18_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT18_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT19_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT19_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT19_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT19_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT20_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT20_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT20_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT20_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT21_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT21_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT21_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT21_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT22_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT22_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT22_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT22_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT23_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT23_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT23_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT23_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT24_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT24_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT24_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT24_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT25_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT25_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT25_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT25_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT26_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT26_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT26_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT26_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT27_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT27_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT27_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT27_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT28_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT28_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT28_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT28_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT29_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT29_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT29_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT29_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT30_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT30_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT30_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT30_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT31_SLIST_FIFO_RSIZE),2,SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT31_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT31_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT31_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT_CNT_INT),2,SLI Packet Counter Interrupt,SLI,SLI_SLI_PKT_CNT_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_CNT_INT_HELP,
T,PORT-Output ring packet counter interrupt bits,33,32,Hex,8,SLI_SLI_PKT_CNT_INT_HELP,

(SLI_PKT_CNT_INT_ENB),2,SLI Packet Counter Interrupt Enable,SLI,SLI_SLI_PKT_CNT_INT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_CNT_INT_ENB_HELP,
T,PORT-Output ring packet counter interrupt enables,33,32,Hex,8,SLI_SLI_PKT_CNT_INT_ENB_HELP,

(SLI_PKT_CTL),3,SLI Packet Control,SLI,SLI_SLI_PKT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_PKT_CTL_HELP,
O,RING_EN-When '0' forces "relative Q position" received,Enable,Disable,60,1,SLI_SLI_PKT_CTL_HELP,
T,PKT_BP-When set '1' enable the port level backpressure for,61,4,Hex,1,SLI_SLI_PKT_CTL_HELP,

(SLI_PKT_DATA_OUT_ES),1,SLI's Packet Data Out Endian Swap,SLI,SLI_SLI_PKT_DATA_OUT_ES_HELP
T,ES-ES<1:0> or MACADD<63:62> for buffer/info writes.,1,64,Hex,16,SLI_SLI_PKT_DATA_OUT_ES_HELP,

(SLI_PKT_DATA_OUT_NS),2,SLI's Packet Data Out No Snoop,SLI,SLI_SLI_PKT_DATA_OUT_NS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_DATA_OUT_NS_HELP,
T,NSR-ADDRTYPE<1> or MACADD<61> for buffer/info writes.,33,32,Hex,8,SLI_SLI_PKT_DATA_OUT_NS_HELP,

(SLI_PKT_DATA_OUT_ROR),2,SLI's Packet Data Out Relaxed Ordering,SLI,SLI_SLI_PKT_DATA_OUT_ROR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_DATA_OUT_ROR_HELP,
T,ROR-ADDRTYPE<0> or MACADD<60> for buffer/info writes.,33,32,Hex,8,SLI_SLI_PKT_DATA_OUT_ROR_HELP,

(SLI_PKT_DPADDR),2,SLI's Packet Data Pointer Addr,SLI,SLI_SLI_PKT_DPADDR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_DPADDR_HELP,
T,DPTR-Determines whether buffer/info pointers are,33,32,Hex,8,SLI_SLI_PKT_DPADDR_HELP,

(SLI_PKT_IN_BP),2,SLI Packet Input Backpressure,SLI,SLI_SLI_PKT_IN_BP_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_BP_HELP,
T,BP-A packet input  ring that has its count greater,33,32,Hex,8,SLI_SLI_PKT_IN_BP_HELP,

(SLI_PKT_IN_DONE0_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE0_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE0_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE0_CNTS_HELP,

(SLI_PKT_IN_DONE1_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE1_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE1_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE1_CNTS_HELP,

(SLI_PKT_IN_DONE2_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE2_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE2_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE2_CNTS_HELP,

(SLI_PKT_IN_DONE3_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE3_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE3_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE3_CNTS_HELP,

(SLI_PKT_IN_DONE4_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE4_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE4_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE4_CNTS_HELP,

(SLI_PKT_IN_DONE5_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE5_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE5_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE5_CNTS_HELP,

(SLI_PKT_IN_DONE6_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE6_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE6_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE6_CNTS_HELP,

(SLI_PKT_IN_DONE7_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE7_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE7_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE7_CNTS_HELP,

(SLI_PKT_IN_DONE8_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE8_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE8_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE8_CNTS_HELP,

(SLI_PKT_IN_DONE9_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE9_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE9_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE9_CNTS_HELP,

(SLI_PKT_IN_DONE10_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE10_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE10_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE10_CNTS_HELP,

(SLI_PKT_IN_DONE11_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE11_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE11_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE11_CNTS_HELP,

(SLI_PKT_IN_DONE12_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE12_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE12_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE12_CNTS_HELP,

(SLI_PKT_IN_DONE13_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE13_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE13_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE13_CNTS_HELP,

(SLI_PKT_IN_DONE14_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE14_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE14_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE14_CNTS_HELP,

(SLI_PKT_IN_DONE15_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE15_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE15_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE15_CNTS_HELP,

(SLI_PKT_IN_DONE16_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE16_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE16_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE16_CNTS_HELP,

(SLI_PKT_IN_DONE17_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE17_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE17_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE17_CNTS_HELP,

(SLI_PKT_IN_DONE18_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE18_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE18_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE18_CNTS_HELP,

(SLI_PKT_IN_DONE19_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE19_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE19_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE19_CNTS_HELP,

(SLI_PKT_IN_DONE20_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE20_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE20_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE20_CNTS_HELP,

(SLI_PKT_IN_DONE21_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE21_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE21_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE21_CNTS_HELP,

(SLI_PKT_IN_DONE22_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE22_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE22_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE22_CNTS_HELP,

(SLI_PKT_IN_DONE23_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE23_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE23_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE23_CNTS_HELP,

(SLI_PKT_IN_DONE24_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE24_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE24_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE24_CNTS_HELP,

(SLI_PKT_IN_DONE25_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE25_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE25_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE25_CNTS_HELP,

(SLI_PKT_IN_DONE26_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE26_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE26_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE26_CNTS_HELP,

(SLI_PKT_IN_DONE27_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE27_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE27_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE27_CNTS_HELP,

(SLI_PKT_IN_DONE28_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE28_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE28_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE28_CNTS_HELP,

(SLI_PKT_IN_DONE29_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE29_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE29_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE29_CNTS_HELP,

(SLI_PKT_IN_DONE30_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE30_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE30_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE30_CNTS_HELP,

(SLI_PKT_IN_DONE31_CNTS),2,SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE31_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE31_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE31_CNTS_HELP,

(SLI_PKT_IN_INSTR_COUNTS),2,SLI Packet Input Instrutction Counts,SLI,SLI_SLI_PKT_IN_INSTR_COUNTS_HELP
T,WR_CNT-Shows the number of packets sent to the IPD.,1,32,Hex,8,SLI_SLI_PKT_IN_INSTR_COUNTS_HELP,
T,RD_CNT-Shows the value of instructions that have had reads,33,32,Hex,8,SLI_SLI_PKT_IN_INSTR_COUNTS_HELP,

(SLI_PKT_IN_PCIE_PORT),1,SLI's Packet In To MAC Port Assignment,SLI,SLI_SLI_PKT_IN_PCIE_PORT_HELP
T,PP-The MAC port that the Packet ring number is,1,64,Hex,16,SLI_SLI_PKT_IN_PCIE_PORT_HELP,

(SLI_PKT_INPUT_CONTROL),17,SLI's Packet Input Control,SLI,SLI_SLI_PKT_INPUT_CONTROL_HELP
O,PRD_ERST-PRD Error Reset,Enable,Disable,1,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,PRD_RDS-PRD Reads Out,2,7,Hex,2,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,GII_ERST-GII Error Reset,Enable,Disable,9,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,GII_RDS-GII Reads Out,10,7,Hex,2,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,Reserved-Reserved,17,7,Hex,2,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,PRC_IDLE-PRC In IDLE,Enable,Disable,24,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,Reserved-Reserved,25,16,Hex,4,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,PIN_RST-Packet In Reset. When a gather=list read receives,Enable,Disable,41,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,PKT_RR-When set '1' the input packet selection will be,Enable,Disable,42,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,PBP_DHI-PBP_DHI replaces address bits that are used,43,13,Hex,4,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,D_NSR-ADDRTYPE<1> or MACADD<61> for packet input data,Enable,Disable,56,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,D_ESR-ES<1:0> or MACADD<63:62> for packet input data,57,2,Hex,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,D_ROR-ADDRTYPE<0> or MACADD<60> for packet input data,Enable,Disable,59,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,USE_CSR-When set '1' the csr value will be used for,Enable,Disable,60,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,NSR-ADDRTYPE<1> for packet input instruction reads and,Enable,Disable,61,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,ESR-ES<1:0> for packet input instruction reads and,62,2,Hex,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,ROR-ADDRTYPE<0> for packet input instruction reads and,Enable,Disable,64,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,

(SLI_PKT_INSTR_ENB),2,SLI's Packet Instruction Enable,SLI,SLI_SLI_PKT_INSTR_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_INSTR_ENB_HELP,
T,ENB-When ENB<i>=1 instruction input ring i is enabled.,33,32,Hex,8,SLI_SLI_PKT_INSTR_ENB_HELP,

(SLI_PKT_INSTR_RD_SIZE),1,SLI Instruction Read Size,SLI,SLI_SLI_PKT_INSTR_RD_SIZE_HELP
T,RDSIZE-Number of instructions to be read in one MAC read,1,64,Hex,16,SLI_SLI_PKT_INSTR_RD_SIZE_HELP,

(SLI_PKT_INSTR_SIZE),2,SLI's Packet Instruction Size,SLI,SLI_SLI_PKT_INSTR_SIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_INSTR_SIZE_HELP,
T,IS_64B-When IS_64B<i>=1 instruction input ring i uses 64B,33,32,Hex,8,SLI_SLI_PKT_INSTR_SIZE_HELP,

(SLI_PKT_INT_LEVELS),3,0x90F0 reserved SLI_PKT_PCIE_PORT2,SLI,SLI_SLI_PKT_INT_LEVELS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT_INT_LEVELS_HELP,
T,TIME-Output ring counter time interrupt threshold,11,22,Hex,6,SLI_SLI_PKT_INT_LEVELS_HELP,
T,CNT-Output ring counter interrupt threshold,33,32,Hex,8,SLI_SLI_PKT_INT_LEVELS_HELP,

(SLI_PKT_IPTR),2,SLI's Packet Info Poitner,SLI,SLI_SLI_PKT_IPTR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IPTR_HELP,
T,IPTR-When IPTR<i>=1 packet output ring i is in info=,33,32,Hex,8,SLI_SLI_PKT_IPTR_HELP,

(SLI_PKT_OUT_BMODE),2,SLI's Packet Out Byte Mode,SLI,SLI_SLI_PKT_OUT_BMODE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_OUT_BMODE_HELP,
T,BMODE-Determines whether SLI_PKTi_CNTS[CNT] is a byte or,33,32,Hex,8,SLI_SLI_PKT_OUT_BMODE_HELP,

(SLI_PKT_OUT_ENB),2,SLI's Packet Output Enable,SLI,SLI_SLI_PKT_OUT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_OUT_ENB_HELP,
T,ENB-When ENB<i>=1 packet output ring i is enabled.,33,32,Hex,8,SLI_SLI_PKT_OUT_ENB_HELP,

(SLI_PKT_OUTPUT_WMARK),2,SLI's Packet Output Water Mark,SLI,SLI_SLI_PKT_OUTPUT_WMARK_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_OUTPUT_WMARK_HELP,
T,WMARK-Value when DBELL count drops below backpressure,33,32,Hex,8,SLI_SLI_PKT_OUTPUT_WMARK_HELP,

(SLI_PKT_PCIE_PORT),1,SLI's Packet To MAC Port Assignment,SLI,SLI_SLI_PKT_PCIE_PORT_HELP
T,PP-The physical MAC  port that the output ring uses.,1,64,Hex,16,SLI_SLI_PKT_PCIE_PORT_HELP,

(SLI_PKT_PORT_IN_RST),2,91c0 reserved,SLI,SLI_SLI_PKT_PORT_IN_RST_HELP
T,IN_RST-When asserted '1' the vector bit cooresponding,1,32,Hex,8,SLI_SLI_PKT_PORT_IN_RST_HELP,
T,OUT_RST-When asserted '1' the vector bit cooresponding,33,32,Hex,8,SLI_SLI_PKT_PORT_IN_RST_HELP,

(SLI_PKT_SLIST_ES),1,SLI's Packet Scatter List Endian Swap,SLI,SLI_SLI_PKT_SLIST_ES_HELP
T,ES-ES<1:0> for the packet output ring reads that,1,64,Hex,16,SLI_SLI_PKT_SLIST_ES_HELP,

(SLI_PKT_SLIST_NS),2,SLI's Packet Scatter List No Snoop,SLI,SLI_SLI_PKT_SLIST_NS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_SLIST_NS_HELP,
T,NSR-ADDRTYPE<1> for the packet output ring reads that,33,32,Hex,8,SLI_SLI_PKT_SLIST_NS_HELP,

(SLI_PKT_SLIST_ROR),2,SLI's Packet Scatter List Relaxed Ordering,SLI,SLI_SLI_PKT_SLIST_ROR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_SLIST_ROR_HELP,
T,ROR-ADDRTYPE<0> for the packet output ring reads that,33,32,Hex,8,SLI_SLI_PKT_SLIST_ROR_HELP,

(SLI_PKT_TIME_INT),2,SLI Packet Timer Interrupt,SLI,SLI_SLI_PKT_TIME_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_TIME_INT_HELP,
T,PORT-Output ring packet timer interrupt bits,33,32,Hex,8,SLI_SLI_PKT_TIME_INT_HELP,

(SLI_PKT_TIME_INT_ENB),2,SLI Packet Timer Interrupt Enable,SLI,SLI_SLI_PKT_TIME_INT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_TIME_INT_ENB_HELP,
T,PORT-Output ring packet timer interrupt enables,33,32,Hex,8,SLI_SLI_PKT_TIME_INT_ENB_HELP,

(SLI_S2M_PORT0_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT0_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT0_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT0_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT0_CTL_HELP,

(SLI_S2M_PORT1_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT1_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT1_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT1_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT1_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT1_CTL_HELP,

(SLI_S2M_PORT2_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT2_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT2_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT2_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT2_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT2_CTL_HELP,

(SLI_S2M_PORT3_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT3_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT3_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT3_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT3_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT3_CTL_HELP,

(SLI_SCRATCH_1),1,SLI's Scratch 1,SLI,SLI_SLI_SCRATCH_1_HELP
T,DATA-The value in this register is totaly SW dependent.,1,64,Hex,16,SLI_SLI_SCRATCH_1_HELP,

(SLI_SCRATCH_2),1,SLI's Scratch 2,SLI,SLI_SLI_SCRATCH_2_HELP
T,DATA-The value in this register is totaly SW dependent.,1,64,Hex,16,SLI_SLI_SCRATCH_2_HELP,

(SLI_STATE1),4,SLI State 1,SLI,SLI_SLI_STATE1_HELP
T,CPL1-CPL1 State,1,12,Hex,3,SLI_SLI_STATE1_HELP,
T,CPL0-CPL0 State,13,12,Hex,3,SLI_SLI_STATE1_HELP,
O,ARB-ARB State,Enable,Disable,25,1,SLI_SLI_STATE1_HELP,
T,CSR-CSR State,26,39,Hex,10,SLI_SLI_STATE1_HELP,

(SLI_STATE2),8,SLI State 2,SLI,SLI_SLI_STATE2_HELP
T,Reserved-Reserved,1,8,Hex,2,SLI_SLI_STATE2_HELP,
T,NNP1-NNP1 State,9,8,Hex,2,SLI_SLI_STATE2_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SLI_SLI_STATE2_HELP,
O,RAC-RAC State,Enable,Disable,18,1,SLI_SLI_STATE2_HELP,
T,CSM1-CSM1 State,19,15,Hex,4,SLI_SLI_STATE2_HELP,
T,CSM0-CSM0 State,34,15,Hex,4,SLI_SLI_STATE2_HELP,
T,NNP0-NNP0 State,49,8,Hex,2,SLI_SLI_STATE2_HELP,
T,NND-NND State,57,8,Hex,2,SLI_SLI_STATE2_HELP,

(SLI_STATE3),5,SLI State 3,SLI,SLI_SLI_STATE3_HELP
T,Reserved-Reserved,1,8,Hex,2,SLI_SLI_STATE3_HELP,
T,PSM1-PSM1 State,9,15,Hex,4,SLI_SLI_STATE3_HELP,
T,PSM0-PSM0 State,24,15,Hex,4,SLI_SLI_STATE3_HELP,
T,NSM1-NSM1 State,39,13,Hex,4,SLI_SLI_STATE3_HELP,
T,NSM0-NSM0 State,52,13,Hex,4,SLI_SLI_STATE3_HELP,

(SLI_WINDOW_CTL),2,// *,SLI,SLI_SLI_WINDOW_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_WINDOW_CTL_HELP,
T,TIME-Time to wait in core clocks for a,33,32,Hex,8,SLI_SLI_WINDOW_CTL_HELP,

(SMI0_CLK),10,Clock Control Register,SMI,SMI_SMI0_CLK_HELP
T,Reserved-Reserved,1,39,Hex,10,SMI_SMI0_CLK_HELP,
O,MODE-IEEE operating mode,Enable,Disable,40,1,SMI_SMI0_CLK_HELP,
T,Reserved-Reserved,41,3,Hex,1,SMI_SMI0_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI0_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI0_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI0_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI0_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI0_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI0_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI0_CLK_HELP,

(SMI1_CLK),10,Clock Control Register,SMI,SMI_SMI1_CLK_HELP
T,Reserved-Reserved,1,39,Hex,10,SMI_SMI1_CLK_HELP,
O,MODE-IEEE operating mode,Enable,Disable,40,1,SMI_SMI1_CLK_HELP,
T,Reserved-Reserved,41,3,Hex,1,SMI_SMI1_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI1_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI1_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI1_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI1_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI1_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI1_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI1_CLK_HELP,

(SMI0_CMD),6,Force a Read/Write command to the PHY,SMI,SMI_SMI0_CMD_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_CMD_HELP,
T,PHY_OP-PHY Opcode depending on SMI_CLK[MODE],47,2,Hex,1,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI0_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI0_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI0_CMD_HELP,

(SMI1_CMD),6,Force a Read/Write command to the PHY,SMI,SMI_SMI1_CMD_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_CMD_HELP,
T,PHY_OP-PHY Opcode depending on SMI_CLK[MODE],47,2,Hex,1,SMI_SMI1_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI1_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI1_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI1_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI1_CMD_HELP,

(SMI0_EN),2,Enable the SMI interface,SMI,SMI_SMI0_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI0_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI0_EN_HELP,

(SMI1_EN),2,Enable the SMI interface,SMI,SMI_SMI1_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI1_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI1_EN_HELP,

(SMI0_RD_DAT),4,SMI Read Data,SMI,SMI_SMI0_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI0_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI0_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI0_RD_DAT_HELP,

(SMI1_RD_DAT),4,SMI Read Data,SMI,SMI_SMI1_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI1_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI1_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI1_RD_DAT_HELP,

(SMI0_WR_DAT),4,SMI Write Data,SMI,SMI_SMI0_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI0_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI0_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI0_WR_DAT_HELP,

(SMI1_WR_DAT),4,SMI Write Data,SMI,SMI_SMI1_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI1_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI1_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI1_WR_DAT_HELP,

(SMI_DRV_CTL),4,SMI Drive Strength Control,SMI,SMI_SMI_DRV_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,SMI_SMI_DRV_CTL_HELP,
T,PCTL-PCTL Drive strength control bits,51,6,Hex,2,SMI_SMI_DRV_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,SMI_SMI_DRV_CTL_HELP,
T,NCTL-NCTL Drive strength control bits,59,6,Hex,2,SMI_SMI_DRV_CTL_HELP,

(SRIO0_ACC_CTRL),8,SRIO Access Control,SRIO,SRIO_SRIO0_ACC_CTRL_HELP
T,Reserved-Reserved,1,57,Hex,15,SRIO_SRIO0_ACC_CTRL_HELP,
O,DENY_ADR2-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,58,1,SRIO_SRIO0_ACC_CTRL_HELP,
O,DENY_ADR1-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,59,1,SRIO_SRIO0_ACC_CTRL_HELP,
O,DENY_ADR0-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,60,1,SRIO_SRIO0_ACC_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,SRIO_SRIO0_ACC_CTRL_HELP,
O,DENY_BAR2-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,62,1,SRIO_SRIO0_ACC_CTRL_HELP,
O,DENY_BAR1-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,63,1,SRIO_SRIO0_ACC_CTRL_HELP,
O,DENY_BAR0-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,64,1,SRIO_SRIO0_ACC_CTRL_HELP,

(SRIO2_ACC_CTRL),8,SRIO Access Control,SRIO,SRIO_SRIO2_ACC_CTRL_HELP
T,Reserved-Reserved,1,57,Hex,15,SRIO_SRIO2_ACC_CTRL_HELP,
O,DENY_ADR2-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,58,1,SRIO_SRIO2_ACC_CTRL_HELP,
O,DENY_ADR1-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,59,1,SRIO_SRIO2_ACC_CTRL_HELP,
O,DENY_ADR0-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,60,1,SRIO_SRIO2_ACC_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,SRIO_SRIO2_ACC_CTRL_HELP,
O,DENY_BAR2-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,62,1,SRIO_SRIO2_ACC_CTRL_HELP,
O,DENY_BAR1-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,63,1,SRIO_SRIO2_ACC_CTRL_HELP,
O,DENY_BAR0-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,64,1,SRIO_SRIO2_ACC_CTRL_HELP,

(SRIO3_ACC_CTRL),8,SRIO Access Control,SRIO,SRIO_SRIO3_ACC_CTRL_HELP
T,Reserved-Reserved,1,57,Hex,15,SRIO_SRIO3_ACC_CTRL_HELP,
O,DENY_ADR2-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,58,1,SRIO_SRIO3_ACC_CTRL_HELP,
O,DENY_ADR1-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,59,1,SRIO_SRIO3_ACC_CTRL_HELP,
O,DENY_ADR0-Deny SRIO Write Access to SRIO Address Fields in,Enable,Disable,60,1,SRIO_SRIO3_ACC_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,SRIO_SRIO3_ACC_CTRL_HELP,
O,DENY_BAR2-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,62,1,SRIO_SRIO3_ACC_CTRL_HELP,
O,DENY_BAR1-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,63,1,SRIO_SRIO3_ACC_CTRL_HELP,
O,DENY_BAR0-Deny SRIO Write Access to non=SRIO Address Fields,Enable,Disable,64,1,SRIO_SRIO3_ACC_CTRL_HELP,

(SRIO0_ASMBLY_ID),3,SRIO Assembly ID,SRIO,SRIO_SRIO0_ASMBLY_ID_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_ASMBLY_ID_HELP,
T,ASSY_ID-Assembly Identifer,33,16,Hex,4,SRIO_SRIO0_ASMBLY_ID_HELP,
T,ASSY_VEN-Assembly Vendor Identifer,49,16,Hex,4,SRIO_SRIO0_ASMBLY_ID_HELP,

(SRIO2_ASMBLY_ID),3,SRIO Assembly ID,SRIO,SRIO_SRIO2_ASMBLY_ID_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_ASMBLY_ID_HELP,
T,ASSY_ID-Assembly Identifer,33,16,Hex,4,SRIO_SRIO2_ASMBLY_ID_HELP,
T,ASSY_VEN-Assembly Vendor Identifer,49,16,Hex,4,SRIO_SRIO2_ASMBLY_ID_HELP,

(SRIO3_ASMBLY_ID),3,SRIO Assembly ID,SRIO,SRIO_SRIO3_ASMBLY_ID_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_ASMBLY_ID_HELP,
T,ASSY_ID-Assembly Identifer,33,16,Hex,4,SRIO_SRIO3_ASMBLY_ID_HELP,
T,ASSY_VEN-Assembly Vendor Identifer,49,16,Hex,4,SRIO_SRIO3_ASMBLY_ID_HELP,

(SRIO0_ASMBLY_INFO),3,SRIO Assembly Information,SRIO,SRIO_SRIO0_ASMBLY_INFO_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_ASMBLY_INFO_HELP,
T,ASSY_REV-Assembly Revision,33,16,Hex,4,SRIO_SRIO0_ASMBLY_INFO_HELP,
T,Reserved-Reserved,49,16,Hex,4,SRIO_SRIO0_ASMBLY_INFO_HELP,

(SRIO2_ASMBLY_INFO),3,SRIO Assembly Information,SRIO,SRIO_SRIO2_ASMBLY_INFO_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_ASMBLY_INFO_HELP,
T,ASSY_REV-Assembly Revision,33,16,Hex,4,SRIO_SRIO2_ASMBLY_INFO_HELP,
T,Reserved-Reserved,49,16,Hex,4,SRIO_SRIO2_ASMBLY_INFO_HELP,

(SRIO3_ASMBLY_INFO),3,SRIO Assembly Information,SRIO,SRIO_SRIO3_ASMBLY_INFO_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_ASMBLY_INFO_HELP,
T,ASSY_REV-Assembly Revision,33,16,Hex,4,SRIO_SRIO3_ASMBLY_INFO_HELP,
T,Reserved-Reserved,49,16,Hex,4,SRIO_SRIO3_ASMBLY_INFO_HELP,

(SRIO0_BELL_RESP_CTRL),5,SRIO Doorbell Response Control,SRIO,SRIO_SRIO0_BELL_RESP_CTRL_HELP
T,Reserved-Reserved,1,58,Hex,15,SRIO_SRIO0_BELL_RESP_CTRL_HELP,
O,RP1_SID-Sets response priority for incomimg doorbells,Enable,Disable,59,1,SRIO_SRIO0_BELL_RESP_CTRL_HELP,
T,RP0_SID-Sets response priority for incomimg doorbells,60,2,Hex,1,SRIO_SRIO0_BELL_RESP_CTRL_HELP,
O,RP1_PID-Sets response priority for incomimg doorbells,Enable,Disable,62,1,SRIO_SRIO0_BELL_RESP_CTRL_HELP,
T,RP0_PID-Sets response priority for incomimg doorbells,63,2,Hex,1,SRIO_SRIO0_BELL_RESP_CTRL_HELP,

(SRIO2_BELL_RESP_CTRL),5,SRIO Doorbell Response Control,SRIO,SRIO_SRIO2_BELL_RESP_CTRL_HELP
T,Reserved-Reserved,1,58,Hex,15,SRIO_SRIO2_BELL_RESP_CTRL_HELP,
O,RP1_SID-Sets response priority for incomimg doorbells,Enable,Disable,59,1,SRIO_SRIO2_BELL_RESP_CTRL_HELP,
T,RP0_SID-Sets response priority for incomimg doorbells,60,2,Hex,1,SRIO_SRIO2_BELL_RESP_CTRL_HELP,
O,RP1_PID-Sets response priority for incomimg doorbells,Enable,Disable,62,1,SRIO_SRIO2_BELL_RESP_CTRL_HELP,
T,RP0_PID-Sets response priority for incomimg doorbells,63,2,Hex,1,SRIO_SRIO2_BELL_RESP_CTRL_HELP,

(SRIO3_BELL_RESP_CTRL),5,SRIO Doorbell Response Control,SRIO,SRIO_SRIO3_BELL_RESP_CTRL_HELP
T,Reserved-Reserved,1,58,Hex,15,SRIO_SRIO3_BELL_RESP_CTRL_HELP,
O,RP1_SID-Sets response priority for incomimg doorbells,Enable,Disable,59,1,SRIO_SRIO3_BELL_RESP_CTRL_HELP,
T,RP0_SID-Sets response priority for incomimg doorbells,60,2,Hex,1,SRIO_SRIO3_BELL_RESP_CTRL_HELP,
O,RP1_PID-Sets response priority for incomimg doorbells,Enable,Disable,62,1,SRIO_SRIO3_BELL_RESP_CTRL_HELP,
T,RP0_PID-Sets response priority for incomimg doorbells,63,2,Hex,1,SRIO_SRIO3_BELL_RESP_CTRL_HELP,

(SRIO0_BIST_STATUS),20,SRIO Bist Status,SRIO,SRIO_SRIO0_BIST_STATUS_HELP
T,Reserved-Reserved,1,19,Hex,5,SRIO_SRIO0_BIST_STATUS_HELP,
O,LRAM-Incoming Doorbell Lookup RAM.,Enable,Disable,20,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,MRAM-Incoming Message SLI FIFO.,21,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,CRAM-Incoming Rd/Wr/Response Command FIFO.,23,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,BELL-Incoming Doorbell FIFO.,25,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,OTAG-Outgoing Tag Data.,27,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
O,ITAG-Incoming TAG Data.,Enable,Disable,29,1,SRIO_SRIO0_BIST_STATUS_HELP,
O,OFREE-Outgoing Free Pointer RAM (OFIFO),Enable,Disable,30,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,RTN-Outgoing Response Return FIFO.,31,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,OBULK-Outgoing Bulk Data RAMs (OFIFO),33,4,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,OPTRS-Outgoing Priority Pointer RAMs (OFIFO),37,4,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,OARB2-Additional Outgoing Priority RAMs.,41,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,RXBUF2-Additional Incoming SRIO MAC Buffers.,43,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,OARB-Outgoing Priority RAMs (OARB),45,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
O,ISPF-Incoming Soft Packet FIFO,Enable,Disable,47,1,SRIO_SRIO0_BIST_STATUS_HELP,
O,OSPF-Outgoing Soft Packet FIFO,Enable,Disable,48,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,TXBUF-Outgoing SRIO MAC Buffer.,49,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,RXBUF-Incoming SRIO MAC Buffer.,51,2,Hex,1,SRIO_SRIO0_BIST_STATUS_HELP,
T,IMSG-Incoming Message RAMs.,53,5,Hex,2,SRIO_SRIO0_BIST_STATUS_HELP,
T,OMSG-Outgoing Message RAMs.,58,7,Hex,2,SRIO_SRIO0_BIST_STATUS_HELP,

(SRIO2_BIST_STATUS),20,SRIO Bist Status,SRIO,SRIO_SRIO2_BIST_STATUS_HELP
T,Reserved-Reserved,1,19,Hex,5,SRIO_SRIO2_BIST_STATUS_HELP,
O,LRAM-Incoming Doorbell Lookup RAM.,Enable,Disable,20,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,MRAM-Incoming Message SLI FIFO.,21,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,CRAM-Incoming Rd/Wr/Response Command FIFO.,23,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,BELL-Incoming Doorbell FIFO.,25,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,OTAG-Outgoing Tag Data.,27,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
O,ITAG-Incoming TAG Data.,Enable,Disable,29,1,SRIO_SRIO2_BIST_STATUS_HELP,
O,OFREE-Outgoing Free Pointer RAM (OFIFO),Enable,Disable,30,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,RTN-Outgoing Response Return FIFO.,31,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,OBULK-Outgoing Bulk Data RAMs (OFIFO),33,4,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,OPTRS-Outgoing Priority Pointer RAMs (OFIFO),37,4,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,OARB2-Additional Outgoing Priority RAMs.,41,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,RXBUF2-Additional Incoming SRIO MAC Buffers.,43,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,OARB-Outgoing Priority RAMs (OARB),45,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
O,ISPF-Incoming Soft Packet FIFO,Enable,Disable,47,1,SRIO_SRIO2_BIST_STATUS_HELP,
O,OSPF-Outgoing Soft Packet FIFO,Enable,Disable,48,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,TXBUF-Outgoing SRIO MAC Buffer.,49,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,RXBUF-Incoming SRIO MAC Buffer.,51,2,Hex,1,SRIO_SRIO2_BIST_STATUS_HELP,
T,IMSG-Incoming Message RAMs.,53,5,Hex,2,SRIO_SRIO2_BIST_STATUS_HELP,
T,OMSG-Outgoing Message RAMs.,58,7,Hex,2,SRIO_SRIO2_BIST_STATUS_HELP,

(SRIO3_BIST_STATUS),20,SRIO Bist Status,SRIO,SRIO_SRIO3_BIST_STATUS_HELP
T,Reserved-Reserved,1,19,Hex,5,SRIO_SRIO3_BIST_STATUS_HELP,
O,LRAM-Incoming Doorbell Lookup RAM.,Enable,Disable,20,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,MRAM-Incoming Message SLI FIFO.,21,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,CRAM-Incoming Rd/Wr/Response Command FIFO.,23,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,BELL-Incoming Doorbell FIFO.,25,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,OTAG-Outgoing Tag Data.,27,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
O,ITAG-Incoming TAG Data.,Enable,Disable,29,1,SRIO_SRIO3_BIST_STATUS_HELP,
O,OFREE-Outgoing Free Pointer RAM (OFIFO),Enable,Disable,30,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,RTN-Outgoing Response Return FIFO.,31,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,OBULK-Outgoing Bulk Data RAMs (OFIFO),33,4,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,OPTRS-Outgoing Priority Pointer RAMs (OFIFO),37,4,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,OARB2-Additional Outgoing Priority RAMs.,41,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,RXBUF2-Additional Incoming SRIO MAC Buffers.,43,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,OARB-Outgoing Priority RAMs (OARB),45,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
O,ISPF-Incoming Soft Packet FIFO,Enable,Disable,47,1,SRIO_SRIO3_BIST_STATUS_HELP,
O,OSPF-Outgoing Soft Packet FIFO,Enable,Disable,48,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,TXBUF-Outgoing SRIO MAC Buffer.,49,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,RXBUF-Incoming SRIO MAC Buffer.,51,2,Hex,1,SRIO_SRIO3_BIST_STATUS_HELP,
T,IMSG-Incoming Message RAMs.,53,5,Hex,2,SRIO_SRIO3_BIST_STATUS_HELP,
T,OMSG-Outgoing Message RAMs.,58,7,Hex,2,SRIO_SRIO3_BIST_STATUS_HELP,

(SRIO0_IMSG_CTRL),14,SRIO Incoming Message Control,SRIO,SRIO_SRIO0_IMSG_CTRL_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_IMSG_CTRL_HELP,
O,TO_MODE-MP message timeout mode:,Enable,Disable,33,1,SRIO_SRIO0_IMSG_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,RSP_THR-Reserved,35,6,Hex,2,SRIO_SRIO0_IMSG_CTRL_HELP,
T,Reserved-Reserved,41,2,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,
O,RP1_SID-Sets msg response priority for incomimg messages,Enable,Disable,43,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,RP0_SID-Sets msg response priority for incomimg messages,44,2,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,
O,RP1_PID-Sets msg response priority for incomimg messages,Enable,Disable,46,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,RP0_PID-Sets msg response priority for incomimg messages,47,2,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,PRT_SEL-Port/Controller selection method:,50,3,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,LTTR-Port/Controller selection letter table,53,4,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,PRIO-Port/Controller selection priority table,57,4,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,
T,MBOX-Port/Controller selection mailbox table,61,4,Hex,1,SRIO_SRIO0_IMSG_CTRL_HELP,

(SRIO2_IMSG_CTRL),14,SRIO Incoming Message Control,SRIO,SRIO_SRIO2_IMSG_CTRL_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_IMSG_CTRL_HELP,
O,TO_MODE-MP message timeout mode:,Enable,Disable,33,1,SRIO_SRIO2_IMSG_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,RSP_THR-Reserved,35,6,Hex,2,SRIO_SRIO2_IMSG_CTRL_HELP,
T,Reserved-Reserved,41,2,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,
O,RP1_SID-Sets msg response priority for incomimg messages,Enable,Disable,43,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,RP0_SID-Sets msg response priority for incomimg messages,44,2,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,
O,RP1_PID-Sets msg response priority for incomimg messages,Enable,Disable,46,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,RP0_PID-Sets msg response priority for incomimg messages,47,2,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,PRT_SEL-Port/Controller selection method:,50,3,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,LTTR-Port/Controller selection letter table,53,4,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,PRIO-Port/Controller selection priority table,57,4,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,
T,MBOX-Port/Controller selection mailbox table,61,4,Hex,1,SRIO_SRIO2_IMSG_CTRL_HELP,

(SRIO3_IMSG_CTRL),14,SRIO Incoming Message Control,SRIO,SRIO_SRIO3_IMSG_CTRL_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_IMSG_CTRL_HELP,
O,TO_MODE-MP message timeout mode:,Enable,Disable,33,1,SRIO_SRIO3_IMSG_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,RSP_THR-Reserved,35,6,Hex,2,SRIO_SRIO3_IMSG_CTRL_HELP,
T,Reserved-Reserved,41,2,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,
O,RP1_SID-Sets msg response priority for incomimg messages,Enable,Disable,43,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,RP0_SID-Sets msg response priority for incomimg messages,44,2,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,
O,RP1_PID-Sets msg response priority for incomimg messages,Enable,Disable,46,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,RP0_PID-Sets msg response priority for incomimg messages,47,2,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,PRT_SEL-Port/Controller selection method:,50,3,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,LTTR-Port/Controller selection letter table,53,4,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,PRIO-Port/Controller selection priority table,57,4,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,
T,MBOX-Port/Controller selection mailbox table,61,4,Hex,1,SRIO_SRIO3_IMSG_CTRL_HELP,

(SRIO0_IMSG_INST_HDR000),14,X = SRIO Incoming Message Packet Instruction Header,SRIO,SRIO_SRIO0_IMSG_INST_HDR000_HELP
O,R-Port/Controller X R,Enable,Disable,1,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,2,5,Hex,2,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,PM-Port/Controller X PM,7,2,Hex,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,SL-Port/Controller X SL,10,7,Hex,2,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
O,NQOS-Port/Controller X NQOS,Enable,Disable,19,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
O,NGRP-Port/Controller X NGRP,Enable,Disable,20,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
O,NTT-Port/Controller X NTT,Enable,Disable,21,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
O,NTAG-Port/Controller X NTAG,Enable,Disable,22,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,23,7,Hex,2,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
O,RS-Port/Controller X RS,Enable,Disable,30,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,TT-Port/Controller X TT,31,2,Hex,1,SRIO_SRIO0_IMSG_INST_HDR000_HELP,
T,TAG-Port/Controller X TAG,33,32,Hex,8,SRIO_SRIO0_IMSG_INST_HDR000_HELP,

(SRIO0_IMSG_INST_HDR001),14,X = SRIO Incoming Message Packet Instruction Header,SRIO,SRIO_SRIO0_IMSG_INST_HDR001_HELP
O,R-Port/Controller X R,Enable,Disable,1,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,2,5,Hex,2,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,PM-Port/Controller X PM,7,2,Hex,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,SL-Port/Controller X SL,10,7,Hex,2,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
O,NQOS-Port/Controller X NQOS,Enable,Disable,19,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
O,NGRP-Port/Controller X NGRP,Enable,Disable,20,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
O,NTT-Port/Controller X NTT,Enable,Disable,21,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
O,NTAG-Port/Controller X NTAG,Enable,Disable,22,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,23,7,Hex,2,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
O,RS-Port/Controller X RS,Enable,Disable,30,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,TT-Port/Controller X TT,31,2,Hex,1,SRIO_SRIO0_IMSG_INST_HDR001_HELP,
T,TAG-Port/Controller X TAG,33,32,Hex,8,SRIO_SRIO0_IMSG_INST_HDR001_HELP,

(SRIO2_IMSG_INST_HDR000),14,X = SRIO Incoming Message Packet Instruction Header,SRIO,SRIO_SRIO2_IMSG_INST_HDR000_HELP
O,R-Port/Controller X R,Enable,Disable,1,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,2,5,Hex,2,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,PM-Port/Controller X PM,7,2,Hex,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,SL-Port/Controller X SL,10,7,Hex,2,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
O,NQOS-Port/Controller X NQOS,Enable,Disable,19,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
O,NGRP-Port/Controller X NGRP,Enable,Disable,20,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
O,NTT-Port/Controller X NTT,Enable,Disable,21,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
O,NTAG-Port/Controller X NTAG,Enable,Disable,22,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,23,7,Hex,2,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
O,RS-Port/Controller X RS,Enable,Disable,30,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,TT-Port/Controller X TT,31,2,Hex,1,SRIO_SRIO2_IMSG_INST_HDR000_HELP,
T,TAG-Port/Controller X TAG,33,32,Hex,8,SRIO_SRIO2_IMSG_INST_HDR000_HELP,

(SRIO2_IMSG_INST_HDR001),14,X = SRIO Incoming Message Packet Instruction Header,SRIO,SRIO_SRIO2_IMSG_INST_HDR001_HELP
O,R-Port/Controller X R,Enable,Disable,1,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,2,5,Hex,2,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,PM-Port/Controller X PM,7,2,Hex,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,SL-Port/Controller X SL,10,7,Hex,2,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
O,NQOS-Port/Controller X NQOS,Enable,Disable,19,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
O,NGRP-Port/Controller X NGRP,Enable,Disable,20,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
O,NTT-Port/Controller X NTT,Enable,Disable,21,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
O,NTAG-Port/Controller X NTAG,Enable,Disable,22,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,23,7,Hex,2,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
O,RS-Port/Controller X RS,Enable,Disable,30,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,TT-Port/Controller X TT,31,2,Hex,1,SRIO_SRIO2_IMSG_INST_HDR001_HELP,
T,TAG-Port/Controller X TAG,33,32,Hex,8,SRIO_SRIO2_IMSG_INST_HDR001_HELP,

(SRIO3_IMSG_INST_HDR000),14,X = SRIO Incoming Message Packet Instruction Header,SRIO,SRIO_SRIO3_IMSG_INST_HDR000_HELP
O,R-Port/Controller X R,Enable,Disable,1,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,2,5,Hex,2,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,PM-Port/Controller X PM,7,2,Hex,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,SL-Port/Controller X SL,10,7,Hex,2,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
O,NQOS-Port/Controller X NQOS,Enable,Disable,19,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
O,NGRP-Port/Controller X NGRP,Enable,Disable,20,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
O,NTT-Port/Controller X NTT,Enable,Disable,21,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
O,NTAG-Port/Controller X NTAG,Enable,Disable,22,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,Reserved-Reserved,23,7,Hex,2,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
O,RS-Port/Controller X RS,Enable,Disable,30,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,TT-Port/Controller X TT,31,2,Hex,1,SRIO_SRIO3_IMSG_INST_HDR000_HELP,
T,TAG-Port/Controller X TAG,33,32,Hex,8,SRIO_SRIO3_IMSG_INST_HDR000_HELP,

(SRIO3_IMSG_INST_HDR001),14,X = SRIO Incoming Message Packet Instruction Header,SRIO,SRIO_SRIO3_IMSG_INST_HDR001_HELP
O,R-Port/Controller X R,Enable,Disable,1,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,2,5,Hex,2,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,PM-Port/Controller X PM,7,2,Hex,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,SL-Port/Controller X SL,10,7,Hex,2,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
O,NQOS-Port/Controller X NQOS,Enable,Disable,19,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
O,NGRP-Port/Controller X NGRP,Enable,Disable,20,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
O,NTT-Port/Controller X NTT,Enable,Disable,21,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
O,NTAG-Port/Controller X NTAG,Enable,Disable,22,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,Reserved-Reserved,23,7,Hex,2,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
O,RS-Port/Controller X RS,Enable,Disable,30,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,TT-Port/Controller X TT,31,2,Hex,1,SRIO_SRIO3_IMSG_INST_HDR001_HELP,
T,TAG-Port/Controller X TAG,33,32,Hex,8,SRIO_SRIO3_IMSG_INST_HDR001_HELP,

(SRIO0_IMSG_QOS_GRP000),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP000_HELP,

(SRIO0_IMSG_QOS_GRP001),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP001_HELP,

(SRIO0_IMSG_QOS_GRP002),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP002_HELP,

(SRIO0_IMSG_QOS_GRP003),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP003_HELP,

(SRIO0_IMSG_QOS_GRP004),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP004_HELP,

(SRIO0_IMSG_QOS_GRP005),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP005_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP005_HELP,

(SRIO0_IMSG_QOS_GRP006),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP006_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP006_HELP,

(SRIO0_IMSG_QOS_GRP007),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP007_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP007_HELP,

(SRIO0_IMSG_QOS_GRP008),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP008_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP008_HELP,

(SRIO0_IMSG_QOS_GRP009),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP009_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP009_HELP,

(SRIO0_IMSG_QOS_GRP010),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP010_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP010_HELP,

(SRIO0_IMSG_QOS_GRP011),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP011_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP011_HELP,

(SRIO0_IMSG_QOS_GRP012),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP012_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP012_HELP,

(SRIO0_IMSG_QOS_GRP013),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP013_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP013_HELP,

(SRIO0_IMSG_QOS_GRP014),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP014_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP014_HELP,

(SRIO0_IMSG_QOS_GRP015),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP015_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP015_HELP,

(SRIO0_IMSG_QOS_GRP016),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP016_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP016_HELP,

(SRIO0_IMSG_QOS_GRP017),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP017_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP017_HELP,

(SRIO0_IMSG_QOS_GRP018),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP018_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP018_HELP,

(SRIO0_IMSG_QOS_GRP019),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP019_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP019_HELP,

(SRIO0_IMSG_QOS_GRP020),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP020_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP020_HELP,

(SRIO0_IMSG_QOS_GRP021),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP021_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP021_HELP,

(SRIO0_IMSG_QOS_GRP022),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP022_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP022_HELP,

(SRIO0_IMSG_QOS_GRP023),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP023_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP023_HELP,

(SRIO0_IMSG_QOS_GRP024),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP024_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP024_HELP,

(SRIO0_IMSG_QOS_GRP025),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP025_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP025_HELP,

(SRIO0_IMSG_QOS_GRP026),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP026_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP026_HELP,

(SRIO0_IMSG_QOS_GRP027),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP027_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP027_HELP,

(SRIO0_IMSG_QOS_GRP028),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP028_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP028_HELP,

(SRIO0_IMSG_QOS_GRP029),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP029_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP029_HELP,

(SRIO0_IMSG_QOS_GRP030),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP030_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP030_HELP,

(SRIO0_IMSG_QOS_GRP031),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO0_IMSG_QOS_GRP031_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO0_IMSG_QOS_GRP031_HELP,

(SRIO2_IMSG_QOS_GRP000),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP000_HELP,

(SRIO2_IMSG_QOS_GRP001),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP001_HELP,

(SRIO2_IMSG_QOS_GRP002),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP002_HELP,

(SRIO2_IMSG_QOS_GRP003),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP003_HELP,

(SRIO2_IMSG_QOS_GRP004),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP004_HELP,

(SRIO2_IMSG_QOS_GRP005),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP005_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP005_HELP,

(SRIO2_IMSG_QOS_GRP006),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP006_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP006_HELP,

(SRIO2_IMSG_QOS_GRP007),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP007_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP007_HELP,

(SRIO2_IMSG_QOS_GRP008),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP008_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP008_HELP,

(SRIO2_IMSG_QOS_GRP009),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP009_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP009_HELP,

(SRIO2_IMSG_QOS_GRP010),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP010_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP010_HELP,

(SRIO2_IMSG_QOS_GRP011),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP011_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP011_HELP,

(SRIO2_IMSG_QOS_GRP012),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP012_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP012_HELP,

(SRIO2_IMSG_QOS_GRP013),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP013_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP013_HELP,

(SRIO2_IMSG_QOS_GRP014),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP014_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP014_HELP,

(SRIO2_IMSG_QOS_GRP015),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP015_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP015_HELP,

(SRIO2_IMSG_QOS_GRP016),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP016_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP016_HELP,

(SRIO2_IMSG_QOS_GRP017),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP017_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP017_HELP,

(SRIO2_IMSG_QOS_GRP018),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP018_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP018_HELP,

(SRIO2_IMSG_QOS_GRP019),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP019_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP019_HELP,

(SRIO2_IMSG_QOS_GRP020),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP020_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP020_HELP,

(SRIO2_IMSG_QOS_GRP021),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP021_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP021_HELP,

(SRIO2_IMSG_QOS_GRP022),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP022_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP022_HELP,

(SRIO2_IMSG_QOS_GRP023),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP023_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP023_HELP,

(SRIO2_IMSG_QOS_GRP024),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP024_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP024_HELP,

(SRIO2_IMSG_QOS_GRP025),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP025_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP025_HELP,

(SRIO2_IMSG_QOS_GRP026),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP026_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP026_HELP,

(SRIO2_IMSG_QOS_GRP027),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP027_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP027_HELP,

(SRIO2_IMSG_QOS_GRP028),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP028_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP028_HELP,

(SRIO2_IMSG_QOS_GRP029),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP029_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP029_HELP,

(SRIO2_IMSG_QOS_GRP030),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP030_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP030_HELP,

(SRIO2_IMSG_QOS_GRP031),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO2_IMSG_QOS_GRP031_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO2_IMSG_QOS_GRP031_HELP,

(SRIO3_IMSG_QOS_GRP000),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP000_HELP,

(SRIO3_IMSG_QOS_GRP001),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP001_HELP,

(SRIO3_IMSG_QOS_GRP002),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP002_HELP,

(SRIO3_IMSG_QOS_GRP003),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP003_HELP,

(SRIO3_IMSG_QOS_GRP004),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP004_HELP,

(SRIO3_IMSG_QOS_GRP005),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP005_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP005_HELP,

(SRIO3_IMSG_QOS_GRP006),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP006_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP006_HELP,

(SRIO3_IMSG_QOS_GRP007),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP007_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP007_HELP,

(SRIO3_IMSG_QOS_GRP008),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP008_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP008_HELP,

(SRIO3_IMSG_QOS_GRP009),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP009_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP009_HELP,

(SRIO3_IMSG_QOS_GRP010),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP010_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP010_HELP,

(SRIO3_IMSG_QOS_GRP011),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP011_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP011_HELP,

(SRIO3_IMSG_QOS_GRP012),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP012_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP012_HELP,

(SRIO3_IMSG_QOS_GRP013),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP013_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP013_HELP,

(SRIO3_IMSG_QOS_GRP014),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP014_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP014_HELP,

(SRIO3_IMSG_QOS_GRP015),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP015_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP015_HELP,

(SRIO3_IMSG_QOS_GRP016),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP016_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP016_HELP,

(SRIO3_IMSG_QOS_GRP017),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP017_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP017_HELP,

(SRIO3_IMSG_QOS_GRP018),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP018_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP018_HELP,

(SRIO3_IMSG_QOS_GRP019),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP019_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP019_HELP,

(SRIO3_IMSG_QOS_GRP020),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP020_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP020_HELP,

(SRIO3_IMSG_QOS_GRP021),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP021_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP021_HELP,

(SRIO3_IMSG_QOS_GRP022),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP022_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP022_HELP,

(SRIO3_IMSG_QOS_GRP023),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP023_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP023_HELP,

(SRIO3_IMSG_QOS_GRP024),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP024_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP024_HELP,

(SRIO3_IMSG_QOS_GRP025),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP025_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP025_HELP,

(SRIO3_IMSG_QOS_GRP026),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP026_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP026_HELP,

(SRIO3_IMSG_QOS_GRP027),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP027_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP027_HELP,

(SRIO3_IMSG_QOS_GRP028),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP028_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP028_HELP,

(SRIO3_IMSG_QOS_GRP029),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP029_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP029_HELP,

(SRIO3_IMSG_QOS_GRP030),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP030_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP030_HELP,

(SRIO3_IMSG_QOS_GRP031),24,X = SRIO Incoming Message QOS/GRP Table,SRIO,SRIO_SRIO3_IMSG_QOS_GRP031_HELP
O,Reserved-Reserved,Enable,Disable,1,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS7-Entry X:7 QOS (ID=1 LETTER=3),2,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP7-Entry X:7 GRP (ID=1 LETTER=3),5,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS6-Entry X:6 QOS (ID=1 LETTER=2),10,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP6-Entry X:6 GRP (ID=1 LETTER=2),13,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS5-Entry X:5 QOS (ID=1 LETTER=1),18,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP5-Entry X:5 GRP (ID=1 LETTER=1),21,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS4-Entry X:4 QOS (ID=1 LETTER=0),26,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP4-Entry X:4 GRP (ID=1 LETTER=0),29,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS3-Entry X:3 QOS (ID=0 LETTER=3),34,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP3-Entry X:3 GRP (ID=0 LETTER=3),37,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS2-Entry X:2 QOS (ID=0 LETTER=2),42,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP2-Entry X:2 GRP (ID=0 LETTER=2),45,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS1-Entry X:1 QOS (ID=0 LETTER=1),50,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP1-Entry X:1 GRP (ID=0 LETTER=1),53,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,QOS0-Entry X:0 QOS (ID=0 LETTER=0),58,3,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,
T,GRP0-Entry X:0 GRP (ID=0 LETTER=0),61,4,Hex,1,SRIO_SRIO3_IMSG_QOS_GRP031_HELP,

(SRIO0_IMSG_STATUS000),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS000_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS000_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS000_HELP,

(SRIO0_IMSG_STATUS001),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS001_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS001_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS001_HELP,

(SRIO0_IMSG_STATUS002),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS002_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS002_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS002_HELP,

(SRIO0_IMSG_STATUS003),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS003_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS003_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS003_HELP,

(SRIO0_IMSG_STATUS004),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS004_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS004_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS004_HELP,

(SRIO0_IMSG_STATUS005),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS005_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS005_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS005_HELP,

(SRIO0_IMSG_STATUS006),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS006_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS006_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS006_HELP,

(SRIO0_IMSG_STATUS007),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS007_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS007_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS007_HELP,

(SRIO0_IMSG_STATUS008),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS008_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS008_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS008_HELP,

(SRIO0_IMSG_STATUS009),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS009_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS009_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS009_HELP,

(SRIO0_IMSG_STATUS010),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS010_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS010_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS010_HELP,

(SRIO0_IMSG_STATUS011),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS011_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS011_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS011_HELP,

(SRIO0_IMSG_STATUS012),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS012_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS012_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS012_HELP,

(SRIO0_IMSG_STATUS013),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS013_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS013_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS013_HELP,

(SRIO0_IMSG_STATUS014),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS014_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS014_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS014_HELP,

(SRIO0_IMSG_STATUS015),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS015_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS015_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS015_HELP,

(SRIO0_IMSG_STATUS016),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS016_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS016_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS016_HELP,

(SRIO0_IMSG_STATUS017),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS017_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS017_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS017_HELP,

(SRIO0_IMSG_STATUS018),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS018_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS018_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS018_HELP,

(SRIO0_IMSG_STATUS019),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS019_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS019_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS019_HELP,

(SRIO0_IMSG_STATUS020),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS020_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS020_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS020_HELP,

(SRIO0_IMSG_STATUS021),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS021_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS021_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS021_HELP,

(SRIO0_IMSG_STATUS022),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS022_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS022_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS022_HELP,

(SRIO0_IMSG_STATUS023),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO0_IMSG_STATUS023_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO0_IMSG_STATUS023_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO0_IMSG_STATUS023_HELP,

(SRIO2_IMSG_STATUS000),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS000_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS000_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS000_HELP,

(SRIO2_IMSG_STATUS001),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS001_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS001_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS001_HELP,

(SRIO2_IMSG_STATUS002),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS002_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS002_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS002_HELP,

(SRIO2_IMSG_STATUS003),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS003_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS003_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS003_HELP,

(SRIO2_IMSG_STATUS004),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS004_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS004_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS004_HELP,

(SRIO2_IMSG_STATUS005),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS005_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS005_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS005_HELP,

(SRIO2_IMSG_STATUS006),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS006_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS006_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS006_HELP,

(SRIO2_IMSG_STATUS007),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS007_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS007_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS007_HELP,

(SRIO2_IMSG_STATUS008),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS008_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS008_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS008_HELP,

(SRIO2_IMSG_STATUS009),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS009_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS009_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS009_HELP,

(SRIO2_IMSG_STATUS010),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS010_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS010_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS010_HELP,

(SRIO2_IMSG_STATUS011),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS011_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS011_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS011_HELP,

(SRIO2_IMSG_STATUS012),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS012_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS012_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS012_HELP,

(SRIO2_IMSG_STATUS013),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS013_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS013_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS013_HELP,

(SRIO2_IMSG_STATUS014),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS014_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS014_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS014_HELP,

(SRIO2_IMSG_STATUS015),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS015_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS015_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS015_HELP,

(SRIO2_IMSG_STATUS016),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS016_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS016_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS016_HELP,

(SRIO2_IMSG_STATUS017),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS017_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS017_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS017_HELP,

(SRIO2_IMSG_STATUS018),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS018_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS018_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS018_HELP,

(SRIO2_IMSG_STATUS019),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS019_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS019_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS019_HELP,

(SRIO2_IMSG_STATUS020),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS020_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS020_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS020_HELP,

(SRIO2_IMSG_STATUS021),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS021_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS021_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS021_HELP,

(SRIO2_IMSG_STATUS022),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS022_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS022_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS022_HELP,

(SRIO2_IMSG_STATUS023),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO2_IMSG_STATUS023_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO2_IMSG_STATUS023_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO2_IMSG_STATUS023_HELP,

(SRIO3_IMSG_STATUS000),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS000_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS000_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS000_HELP,

(SRIO3_IMSG_STATUS001),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS001_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS001_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS001_HELP,

(SRIO3_IMSG_STATUS002),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS002_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS002_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS002_HELP,

(SRIO3_IMSG_STATUS003),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS003_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS003_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS003_HELP,

(SRIO3_IMSG_STATUS004),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS004_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS004_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS004_HELP,

(SRIO3_IMSG_STATUS005),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS005_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS005_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS005_HELP,

(SRIO3_IMSG_STATUS006),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS006_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS006_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS006_HELP,

(SRIO3_IMSG_STATUS007),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS007_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS007_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS007_HELP,

(SRIO3_IMSG_STATUS008),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS008_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS008_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS008_HELP,

(SRIO3_IMSG_STATUS009),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS009_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS009_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS009_HELP,

(SRIO3_IMSG_STATUS010),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS010_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS010_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS010_HELP,

(SRIO3_IMSG_STATUS011),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS011_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS011_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS011_HELP,

(SRIO3_IMSG_STATUS012),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS012_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS012_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS012_HELP,

(SRIO3_IMSG_STATUS013),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS013_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS013_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS013_HELP,

(SRIO3_IMSG_STATUS014),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS014_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS014_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS014_HELP,

(SRIO3_IMSG_STATUS015),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS015_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS015_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS015_HELP,

(SRIO3_IMSG_STATUS016),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS016_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS016_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS016_HELP,

(SRIO3_IMSG_STATUS017),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS017_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS017_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS017_HELP,

(SRIO3_IMSG_STATUS018),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS018_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS018_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS018_HELP,

(SRIO3_IMSG_STATUS019),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS019_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS019_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS019_HELP,

(SRIO3_IMSG_STATUS020),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS020_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS020_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS020_HELP,

(SRIO3_IMSG_STATUS021),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS021_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS021_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS021_HELP,

(SRIO3_IMSG_STATUS022),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS022_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS022_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS022_HELP,

(SRIO3_IMSG_STATUS023),24,X = SRIO Incoming Message Status Table,SRIO,SRIO_SRIO3_IMSG_STATUS023_HELP
O,VAL1-Entry X:1 Valid,Enable,Disable,1,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,ERR1-Entry X:1 Error,Enable,Disable,2,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,TOE1-Entry X:1 Timeout Error,Enable,Disable,3,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,TOC1-Entry X:1 Timeout Count,Enable,Disable,4,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,PRT1-Entry X:1 Port,Enable,Disable,5,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,TT1-Entry X:1 TT ID,Enable,Disable,7,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,DIS1-Entry X:1 Dest ID,Enable,Disable,8,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,SEG1-Entry X:1 Next Segment,9,4,Hex,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,MBOX1-Entry X:1 Mailbox,13,2,Hex,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,LTTR1-Entry X:1 Letter,15,2,Hex,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,SID1-Entry X:1 Source ID,17,16,Hex,4,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,VAL0-Entry X:0 Valid,Enable,Disable,33,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,ERR0-Entry X:0 Error,Enable,Disable,34,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,TOE0-Entry X:0 Timeout Error,Enable,Disable,35,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,TOC0-Entry X:0 Timeout Count,Enable,Disable,36,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,PRT0-Entry X:0 Port,Enable,Disable,37,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,TT0-Entry X:0 TT ID,Enable,Disable,39,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
O,DIS0-Entry X:0 Dest ID,Enable,Disable,40,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,SEG0-Entry X:0 Next Segment,41,4,Hex,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,MBOX0-Entry X:0 Mailbox,45,2,Hex,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,LTTR0-Entry X:0 Letter,47,2,Hex,1,SRIO_SRIO3_IMSG_STATUS023_HELP,
T,SID0-Entry X:0 Source ID,49,16,Hex,4,SRIO_SRIO3_IMSG_STATUS023_HELP,

(SRIO0_IMSG_VPORT_THR),13,SRIO Incoming Message Virtual Port Threshold,SRIO,SRIO_SRIO0_IMSG_VPORT_THR_HELP
T,Reserved-Reserved,1,10,Hex,3,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,MAX_TOT-Sets max number of vports available to the chip,11,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,MAX_S1-Reserved,19,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,25,2,Hex,1,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,MAX_S0-Sets max number of vports available to SRIO0,27,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
O,SP_VPORT-Single=segment vport pre=allocation.,Enable,Disable,33,1,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,34,11,Hex,3,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,BUF_THR-Sets number of vports to be buffered by this,45,4,Hex,1,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,49,2,Hex,1,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,MAX_P1-Sets max number of open vports in port 1,51,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_IMSG_VPORT_THR_HELP,
T,MAX_P0-Sets max number of open vports in port 0,59,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR_HELP,

(SRIO2_IMSG_VPORT_THR),13,SRIO Incoming Message Virtual Port Threshold,SRIO,SRIO_SRIO2_IMSG_VPORT_THR_HELP
T,Reserved-Reserved,1,10,Hex,3,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,MAX_TOT-Sets max number of vports available to the chip,11,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,MAX_S1-Reserved,19,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,25,2,Hex,1,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,MAX_S0-Sets max number of vports available to SRIO0,27,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
O,SP_VPORT-Single=segment vport pre=allocation.,Enable,Disable,33,1,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,34,11,Hex,3,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,BUF_THR-Sets number of vports to be buffered by this,45,4,Hex,1,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,49,2,Hex,1,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,MAX_P1-Sets max number of open vports in port 1,51,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_IMSG_VPORT_THR_HELP,
T,MAX_P0-Sets max number of open vports in port 0,59,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR_HELP,

(SRIO3_IMSG_VPORT_THR),13,SRIO Incoming Message Virtual Port Threshold,SRIO,SRIO_SRIO3_IMSG_VPORT_THR_HELP
T,Reserved-Reserved,1,10,Hex,3,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,MAX_TOT-Sets max number of vports available to the chip,11,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,17,2,Hex,1,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,MAX_S1-Reserved,19,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,25,2,Hex,1,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,MAX_S0-Sets max number of vports available to SRIO0,27,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
O,SP_VPORT-Single=segment vport pre=allocation.,Enable,Disable,33,1,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,34,11,Hex,3,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,BUF_THR-Sets number of vports to be buffered by this,45,4,Hex,1,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,49,2,Hex,1,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,MAX_P1-Sets max number of open vports in port 1,51,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_IMSG_VPORT_THR_HELP,
T,MAX_P0-Sets max number of open vports in port 0,59,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR_HELP,

(SRIO0_IMSG_VPORT_THR2),5,SRIO Incoming Message Virtual Port Additional Threshold,SRIO,SRIO_SRIO0_IMSG_VPORT_THR2_HELP
T,Reserved-Reserved,1,18,Hex,5,SRIO_SRIO0_IMSG_VPORT_THR2_HELP,
T,MAX_S3-Sets max number of vports available to SRIO3,19,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR2_HELP,
T,Reserved-Reserved,25,2,Hex,1,SRIO_SRIO0_IMSG_VPORT_THR2_HELP,
T,MAX_S2-Sets max number of vports available to SRIO2,27,6,Hex,2,SRIO_SRIO0_IMSG_VPORT_THR2_HELP,
T,Reserved-Reserved,33,32,Hex,8,SRIO_SRIO0_IMSG_VPORT_THR2_HELP,

(SRIO2_IMSG_VPORT_THR2),5,SRIO Incoming Message Virtual Port Additional Threshold,SRIO,SRIO_SRIO2_IMSG_VPORT_THR2_HELP
T,Reserved-Reserved,1,18,Hex,5,SRIO_SRIO2_IMSG_VPORT_THR2_HELP,
T,MAX_S3-Sets max number of vports available to SRIO3,19,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR2_HELP,
T,Reserved-Reserved,25,2,Hex,1,SRIO_SRIO2_IMSG_VPORT_THR2_HELP,
T,MAX_S2-Sets max number of vports available to SRIO2,27,6,Hex,2,SRIO_SRIO2_IMSG_VPORT_THR2_HELP,
T,Reserved-Reserved,33,32,Hex,8,SRIO_SRIO2_IMSG_VPORT_THR2_HELP,

(SRIO3_IMSG_VPORT_THR2),5,SRIO Incoming Message Virtual Port Additional Threshold,SRIO,SRIO_SRIO3_IMSG_VPORT_THR2_HELP
T,Reserved-Reserved,1,18,Hex,5,SRIO_SRIO3_IMSG_VPORT_THR2_HELP,
T,MAX_S3-Sets max number of vports available to SRIO3,19,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR2_HELP,
T,Reserved-Reserved,25,2,Hex,1,SRIO_SRIO3_IMSG_VPORT_THR2_HELP,
T,MAX_S2-Sets max number of vports available to SRIO2,27,6,Hex,2,SRIO_SRIO3_IMSG_VPORT_THR2_HELP,
T,Reserved-Reserved,33,32,Hex,8,SRIO_SRIO3_IMSG_VPORT_THR2_HELP,

(SRIO0_INT2_ENABLE),2,SRIO Interrupt 2 Enable,SRIO,SRIO_SRIO0_INT2_ENABLE_HELP
T,Reserved-Reserved,1,63,Hex,16,SRIO_SRIO0_INT2_ENABLE_HELP,
O,PKO_RST-PKO Reset Error Enable,Enable,Disable,64,1,SRIO_SRIO0_INT2_ENABLE_HELP,

(SRIO2_INT2_ENABLE),2,SRIO Interrupt 2 Enable,SRIO,SRIO_SRIO2_INT2_ENABLE_HELP
T,Reserved-Reserved,1,63,Hex,16,SRIO_SRIO2_INT2_ENABLE_HELP,
O,PKO_RST-PKO Reset Error Enable,Enable,Disable,64,1,SRIO_SRIO2_INT2_ENABLE_HELP,

(SRIO3_INT2_ENABLE),2,SRIO Interrupt 2 Enable,SRIO,SRIO_SRIO3_INT2_ENABLE_HELP
T,Reserved-Reserved,1,63,Hex,16,SRIO_SRIO3_INT2_ENABLE_HELP,
O,PKO_RST-PKO Reset Error Enable,Enable,Disable,64,1,SRIO_SRIO3_INT2_ENABLE_HELP,

(SRIO0_INT2_REG),4,SRIO Interrupt 2 Register,SRIO,SRIO_SRIO0_INT2_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_INT2_REG_HELP,
O,INT_SUM-Interrupt Set and Enabled in SRIO(02..3)_INT_REG,Enable,Disable,33,1,SRIO_SRIO0_INT2_REG_HELP,
T,Reserved-Reserved,34,30,Hex,8,SRIO_SRIO0_INT2_REG_HELP,
O,PKO_RST-PKO Reset Error = Message Received from PKO while,Enable,Disable,64,1,SRIO_SRIO0_INT2_REG_HELP,

(SRIO2_INT2_REG),4,SRIO Interrupt 2 Register,SRIO,SRIO_SRIO2_INT2_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_INT2_REG_HELP,
O,INT_SUM-Interrupt Set and Enabled in SRIO(02..3)_INT_REG,Enable,Disable,33,1,SRIO_SRIO2_INT2_REG_HELP,
T,Reserved-Reserved,34,30,Hex,8,SRIO_SRIO2_INT2_REG_HELP,
O,PKO_RST-PKO Reset Error = Message Received from PKO while,Enable,Disable,64,1,SRIO_SRIO2_INT2_REG_HELP,

(SRIO3_INT2_REG),4,SRIO Interrupt 2 Register,SRIO,SRIO_SRIO3_INT2_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_INT2_REG_HELP,
O,INT_SUM-Interrupt Set and Enabled in SRIO(02..3)_INT_REG,Enable,Disable,33,1,SRIO_SRIO3_INT2_REG_HELP,
T,Reserved-Reserved,34,30,Hex,8,SRIO_SRIO3_INT2_REG_HELP,
O,PKO_RST-PKO Reset Error = Message Received from PKO while,Enable,Disable,64,1,SRIO_SRIO3_INT2_REG_HELP,

(SRIO0_INT_ENABLE),28,SRIO Interrupt Enable,SRIO,SRIO_SRIO0_INT_ENABLE_HELP
T,Reserved-Reserved,1,37,Hex,10,SRIO_SRIO0_INT_ENABLE_HELP,
O,ZERO_PKT-Received Incoming SRIO Zero byte packet,Enable,Disable,38,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,TTL_TOUT-Outgoing Packet Time to Live Timeout,Enable,Disable,39,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,FAIL-ERB Error Rate reached Fail Count,Enable,Disable,40,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,DEGRADE-ERB Error Rate reached Degrade Count,Enable,Disable,41,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,MAC_BUF-SRIO MAC Buffer CRC Error,Enable,Disable,42,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,F_ERROR-SRIO Fatal Port Error (MAC reset required),Enable,Disable,43,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,RTRY_ERR-Outbound Message Retry Threshold Exceeded,Enable,Disable,44,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,PKO_ERR-Outbound Message Received PKO Error,Enable,Disable,45,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,OMSG_ERR-Outbound Message Invalid Descriptor Error,Enable,Disable,46,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,OMSG1-Controller 1 Outbound Message Complete,Enable,Disable,47,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,OMSG0-Controller 0 Outbound Message Complete,Enable,Disable,48,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,LINK_UP-Serial Link going from Inactive to Active,Enable,Disable,49,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,LINK_DWN-Serial Link going from Active to Inactive,Enable,Disable,50,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,PHY_ERB-Physical Layer Error detected in ERB,Enable,Disable,51,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,LOG_ERB-Logical/Transport Layer Error detected in ERB,Enable,Disable,52,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,SOFT_RX-Incoming Packet received by Soft Packet FIFO,Enable,Disable,53,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,SOFT_TX-Outgoing Packet sent by Soft Packet FIFO,Enable,Disable,54,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,MCE_RX-Incoming Multicast Event Symbol,Enable,Disable,55,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,MCE_TX-Outgoing Multicast Event Transmit Complete,Enable,Disable,56,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,WR_DONE-Outgoing Last Nwrite_R DONE Response Received.,Enable,Disable,57,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,SLI_ERR-Unsupported S2M Transaction Received.,Enable,Disable,58,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,DENY_WR-Incoming Maint_Wr Access to Denied Bar Registers.,Enable,Disable,59,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,BAR_ERR-Incoming Access Crossing/Missing BAR Address,Enable,Disable,60,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,MAINT_OP-Internal Maintenance Operation Complete.,Enable,Disable,61,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,RXBELL-One or more Incoming Doorbells Received.,Enable,Disable,62,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,BELL_ERR-Outgoing Doorbell Timeout Retry or Error.,Enable,Disable,63,1,SRIO_SRIO0_INT_ENABLE_HELP,
O,TXBELL-Outgoing Doorbell Complete.,Enable,Disable,64,1,SRIO_SRIO0_INT_ENABLE_HELP,

(SRIO2_INT_ENABLE),28,SRIO Interrupt Enable,SRIO,SRIO_SRIO2_INT_ENABLE_HELP
T,Reserved-Reserved,1,37,Hex,10,SRIO_SRIO2_INT_ENABLE_HELP,
O,ZERO_PKT-Received Incoming SRIO Zero byte packet,Enable,Disable,38,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,TTL_TOUT-Outgoing Packet Time to Live Timeout,Enable,Disable,39,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,FAIL-ERB Error Rate reached Fail Count,Enable,Disable,40,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,DEGRADE-ERB Error Rate reached Degrade Count,Enable,Disable,41,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,MAC_BUF-SRIO MAC Buffer CRC Error,Enable,Disable,42,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,F_ERROR-SRIO Fatal Port Error (MAC reset required),Enable,Disable,43,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,RTRY_ERR-Outbound Message Retry Threshold Exceeded,Enable,Disable,44,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,PKO_ERR-Outbound Message Received PKO Error,Enable,Disable,45,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,OMSG_ERR-Outbound Message Invalid Descriptor Error,Enable,Disable,46,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,OMSG1-Controller 1 Outbound Message Complete,Enable,Disable,47,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,OMSG0-Controller 0 Outbound Message Complete,Enable,Disable,48,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,LINK_UP-Serial Link going from Inactive to Active,Enable,Disable,49,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,LINK_DWN-Serial Link going from Active to Inactive,Enable,Disable,50,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,PHY_ERB-Physical Layer Error detected in ERB,Enable,Disable,51,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,LOG_ERB-Logical/Transport Layer Error detected in ERB,Enable,Disable,52,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,SOFT_RX-Incoming Packet received by Soft Packet FIFO,Enable,Disable,53,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,SOFT_TX-Outgoing Packet sent by Soft Packet FIFO,Enable,Disable,54,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,MCE_RX-Incoming Multicast Event Symbol,Enable,Disable,55,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,MCE_TX-Outgoing Multicast Event Transmit Complete,Enable,Disable,56,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,WR_DONE-Outgoing Last Nwrite_R DONE Response Received.,Enable,Disable,57,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,SLI_ERR-Unsupported S2M Transaction Received.,Enable,Disable,58,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,DENY_WR-Incoming Maint_Wr Access to Denied Bar Registers.,Enable,Disable,59,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,BAR_ERR-Incoming Access Crossing/Missing BAR Address,Enable,Disable,60,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,MAINT_OP-Internal Maintenance Operation Complete.,Enable,Disable,61,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,RXBELL-One or more Incoming Doorbells Received.,Enable,Disable,62,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,BELL_ERR-Outgoing Doorbell Timeout Retry or Error.,Enable,Disable,63,1,SRIO_SRIO2_INT_ENABLE_HELP,
O,TXBELL-Outgoing Doorbell Complete.,Enable,Disable,64,1,SRIO_SRIO2_INT_ENABLE_HELP,

(SRIO3_INT_ENABLE),28,SRIO Interrupt Enable,SRIO,SRIO_SRIO3_INT_ENABLE_HELP
T,Reserved-Reserved,1,37,Hex,10,SRIO_SRIO3_INT_ENABLE_HELP,
O,ZERO_PKT-Received Incoming SRIO Zero byte packet,Enable,Disable,38,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,TTL_TOUT-Outgoing Packet Time to Live Timeout,Enable,Disable,39,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,FAIL-ERB Error Rate reached Fail Count,Enable,Disable,40,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,DEGRADE-ERB Error Rate reached Degrade Count,Enable,Disable,41,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,MAC_BUF-SRIO MAC Buffer CRC Error,Enable,Disable,42,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,F_ERROR-SRIO Fatal Port Error (MAC reset required),Enable,Disable,43,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,RTRY_ERR-Outbound Message Retry Threshold Exceeded,Enable,Disable,44,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,PKO_ERR-Outbound Message Received PKO Error,Enable,Disable,45,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,OMSG_ERR-Outbound Message Invalid Descriptor Error,Enable,Disable,46,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,OMSG1-Controller 1 Outbound Message Complete,Enable,Disable,47,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,OMSG0-Controller 0 Outbound Message Complete,Enable,Disable,48,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,LINK_UP-Serial Link going from Inactive to Active,Enable,Disable,49,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,LINK_DWN-Serial Link going from Active to Inactive,Enable,Disable,50,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,PHY_ERB-Physical Layer Error detected in ERB,Enable,Disable,51,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,LOG_ERB-Logical/Transport Layer Error detected in ERB,Enable,Disable,52,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,SOFT_RX-Incoming Packet received by Soft Packet FIFO,Enable,Disable,53,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,SOFT_TX-Outgoing Packet sent by Soft Packet FIFO,Enable,Disable,54,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,MCE_RX-Incoming Multicast Event Symbol,Enable,Disable,55,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,MCE_TX-Outgoing Multicast Event Transmit Complete,Enable,Disable,56,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,WR_DONE-Outgoing Last Nwrite_R DONE Response Received.,Enable,Disable,57,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,SLI_ERR-Unsupported S2M Transaction Received.,Enable,Disable,58,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,DENY_WR-Incoming Maint_Wr Access to Denied Bar Registers.,Enable,Disable,59,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,BAR_ERR-Incoming Access Crossing/Missing BAR Address,Enable,Disable,60,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,MAINT_OP-Internal Maintenance Operation Complete.,Enable,Disable,61,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,RXBELL-One or more Incoming Doorbells Received.,Enable,Disable,62,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,BELL_ERR-Outgoing Doorbell Timeout Retry or Error.,Enable,Disable,63,1,SRIO_SRIO3_INT_ENABLE_HELP,
O,TXBELL-Outgoing Doorbell Complete.,Enable,Disable,64,1,SRIO_SRIO3_INT_ENABLE_HELP,

(SRIO0_INT_INFO0),9,SRIO Interrupt Information,SRIO,SRIO_SRIO0_INT_INFO0_HELP
T,CMD-Command,1,4,Hex,1,SRIO_SRIO0_INT_INFO0_HELP,
T,TYPE-Command Type,5,4,Hex,1,SRIO_SRIO0_INT_INFO0_HELP,
T,TAG-Internal Transaction Number,9,8,Hex,2,SRIO_SRIO0_INT_INFO0_HELP,
T,Reserved-Reserved,17,6,Hex,2,SRIO_SRIO0_INT_INFO0_HELP,
T,LENGTH-Data Length in 64=bit Words (Load/Store Only),23,10,Hex,3,SRIO_SRIO0_INT_INFO0_HELP,
T,STATUS-Response Status,33,3,Hex,1,SRIO_SRIO0_INT_INFO0_HELP,
T,Reserved-Reserved,36,13,Hex,4,SRIO_SRIO0_INT_INFO0_HELP,
T,BE0-First 64=bit Word Byte Enables (Load/Store Only),49,8,Hex,2,SRIO_SRIO0_INT_INFO0_HELP,
T,BE1-Last 64=bit Word Byte Enables (Load/Store Only),57,8,Hex,2,SRIO_SRIO0_INT_INFO0_HELP,

(SRIO2_INT_INFO0),9,SRIO Interrupt Information,SRIO,SRIO_SRIO2_INT_INFO0_HELP
T,CMD-Command,1,4,Hex,1,SRIO_SRIO2_INT_INFO0_HELP,
T,TYPE-Command Type,5,4,Hex,1,SRIO_SRIO2_INT_INFO0_HELP,
T,TAG-Internal Transaction Number,9,8,Hex,2,SRIO_SRIO2_INT_INFO0_HELP,
T,Reserved-Reserved,17,6,Hex,2,SRIO_SRIO2_INT_INFO0_HELP,
T,LENGTH-Data Length in 64=bit Words (Load/Store Only),23,10,Hex,3,SRIO_SRIO2_INT_INFO0_HELP,
T,STATUS-Response Status,33,3,Hex,1,SRIO_SRIO2_INT_INFO0_HELP,
T,Reserved-Reserved,36,13,Hex,4,SRIO_SRIO2_INT_INFO0_HELP,
T,BE0-First 64=bit Word Byte Enables (Load/Store Only),49,8,Hex,2,SRIO_SRIO2_INT_INFO0_HELP,
T,BE1-Last 64=bit Word Byte Enables (Load/Store Only),57,8,Hex,2,SRIO_SRIO2_INT_INFO0_HELP,

(SRIO3_INT_INFO0),9,SRIO Interrupt Information,SRIO,SRIO_SRIO3_INT_INFO0_HELP
T,CMD-Command,1,4,Hex,1,SRIO_SRIO3_INT_INFO0_HELP,
T,TYPE-Command Type,5,4,Hex,1,SRIO_SRIO3_INT_INFO0_HELP,
T,TAG-Internal Transaction Number,9,8,Hex,2,SRIO_SRIO3_INT_INFO0_HELP,
T,Reserved-Reserved,17,6,Hex,2,SRIO_SRIO3_INT_INFO0_HELP,
T,LENGTH-Data Length in 64=bit Words (Load/Store Only),23,10,Hex,3,SRIO_SRIO3_INT_INFO0_HELP,
T,STATUS-Response Status,33,3,Hex,1,SRIO_SRIO3_INT_INFO0_HELP,
T,Reserved-Reserved,36,13,Hex,4,SRIO_SRIO3_INT_INFO0_HELP,
T,BE0-First 64=bit Word Byte Enables (Load/Store Only),49,8,Hex,2,SRIO_SRIO3_INT_INFO0_HELP,
T,BE1-Last 64=bit Word Byte Enables (Load/Store Only),57,8,Hex,2,SRIO_SRIO3_INT_INFO0_HELP,

(SRIO0_INT_INFO1),1,SRIO Interrupt Information,SRIO,SRIO_SRIO0_INT_INFO1_HELP
T,INFO1-Address (Load/Store) or First 64=bit Word of,1,64,Hex,16,SRIO_SRIO0_INT_INFO1_HELP,

(SRIO2_INT_INFO1),1,SRIO Interrupt Information,SRIO,SRIO_SRIO2_INT_INFO1_HELP
T,INFO1-Address (Load/Store) or First 64=bit Word of,1,64,Hex,16,SRIO_SRIO2_INT_INFO1_HELP,

(SRIO3_INT_INFO1),1,SRIO Interrupt Information,SRIO,SRIO_SRIO3_INT_INFO1_HELP
T,INFO1-Address (Load/Store) or First 64=bit Word of,1,64,Hex,16,SRIO_SRIO3_INT_INFO1_HELP,

(SRIO0_INT_INFO2),11,SRIO Interrupt Information,SRIO,SRIO_SRIO0_INT_INFO2_HELP
T,PRIO-PRIO field of outbound message descriptor,1,2,Hex,1,SRIO_SRIO0_INT_INFO2_HELP,
O,TT-TT field of outbound message descriptor,Enable,Disable,3,1,SRIO_SRIO0_INT_INFO2_HELP,
O,SIS-SIS field of outbound message descriptor,Enable,Disable,4,1,SRIO_SRIO0_INT_INFO2_HELP,
T,SSIZE-SSIZE field of outbound message descriptor,5,4,Hex,1,SRIO_SRIO0_INT_INFO2_HELP,
T,DID-DID field of outbound message descriptor,9,16,Hex,4,SRIO_SRIO0_INT_INFO2_HELP,
T,XMBOX-XMBOX field of outbound message descriptor,25,4,Hex,1,SRIO_SRIO0_INT_INFO2_HELP,
T,MBOX-MBOX field of outbound message descriptor,29,2,Hex,1,SRIO_SRIO0_INT_INFO2_HELP,
T,LETTER-LETTER field of outbound message descriptor,31,2,Hex,1,SRIO_SRIO0_INT_INFO2_HELP,
T,RSRVD-RSRVD field of outbound message descriptor,33,30,Hex,8,SRIO_SRIO0_INT_INFO2_HELP,
O,LNS-LNS field of outbound message descriptor,Enable,Disable,63,1,SRIO_SRIO0_INT_INFO2_HELP,
O,INTR-INT field of outbound message descriptor,Enable,Disable,64,1,SRIO_SRIO0_INT_INFO2_HELP,

(SRIO2_INT_INFO2),11,SRIO Interrupt Information,SRIO,SRIO_SRIO2_INT_INFO2_HELP
T,PRIO-PRIO field of outbound message descriptor,1,2,Hex,1,SRIO_SRIO2_INT_INFO2_HELP,
O,TT-TT field of outbound message descriptor,Enable,Disable,3,1,SRIO_SRIO2_INT_INFO2_HELP,
O,SIS-SIS field of outbound message descriptor,Enable,Disable,4,1,SRIO_SRIO2_INT_INFO2_HELP,
T,SSIZE-SSIZE field of outbound message descriptor,5,4,Hex,1,SRIO_SRIO2_INT_INFO2_HELP,
T,DID-DID field of outbound message descriptor,9,16,Hex,4,SRIO_SRIO2_INT_INFO2_HELP,
T,XMBOX-XMBOX field of outbound message descriptor,25,4,Hex,1,SRIO_SRIO2_INT_INFO2_HELP,
T,MBOX-MBOX field of outbound message descriptor,29,2,Hex,1,SRIO_SRIO2_INT_INFO2_HELP,
T,LETTER-LETTER field of outbound message descriptor,31,2,Hex,1,SRIO_SRIO2_INT_INFO2_HELP,
T,RSRVD-RSRVD field of outbound message descriptor,33,30,Hex,8,SRIO_SRIO2_INT_INFO2_HELP,
O,LNS-LNS field of outbound message descriptor,Enable,Disable,63,1,SRIO_SRIO2_INT_INFO2_HELP,
O,INTR-INT field of outbound message descriptor,Enable,Disable,64,1,SRIO_SRIO2_INT_INFO2_HELP,

(SRIO3_INT_INFO2),11,SRIO Interrupt Information,SRIO,SRIO_SRIO3_INT_INFO2_HELP
T,PRIO-PRIO field of outbound message descriptor,1,2,Hex,1,SRIO_SRIO3_INT_INFO2_HELP,
O,TT-TT field of outbound message descriptor,Enable,Disable,3,1,SRIO_SRIO3_INT_INFO2_HELP,
O,SIS-SIS field of outbound message descriptor,Enable,Disable,4,1,SRIO_SRIO3_INT_INFO2_HELP,
T,SSIZE-SSIZE field of outbound message descriptor,5,4,Hex,1,SRIO_SRIO3_INT_INFO2_HELP,
T,DID-DID field of outbound message descriptor,9,16,Hex,4,SRIO_SRIO3_INT_INFO2_HELP,
T,XMBOX-XMBOX field of outbound message descriptor,25,4,Hex,1,SRIO_SRIO3_INT_INFO2_HELP,
T,MBOX-MBOX field of outbound message descriptor,29,2,Hex,1,SRIO_SRIO3_INT_INFO2_HELP,
T,LETTER-LETTER field of outbound message descriptor,31,2,Hex,1,SRIO_SRIO3_INT_INFO2_HELP,
T,RSRVD-RSRVD field of outbound message descriptor,33,30,Hex,8,SRIO_SRIO3_INT_INFO2_HELP,
O,LNS-LNS field of outbound message descriptor,Enable,Disable,63,1,SRIO_SRIO3_INT_INFO2_HELP,
O,INTR-INT field of outbound message descriptor,Enable,Disable,64,1,SRIO_SRIO3_INT_INFO2_HELP,

(SRIO0_INT_INFO3),5,SRIO Interrupt Information,SRIO,SRIO_SRIO0_INT_INFO3_HELP
T,PRIO-Priority of received retry response message,1,2,Hex,1,SRIO_SRIO0_INT_INFO3_HELP,
T,TT-TT of received retry response message,3,2,Hex,1,SRIO_SRIO0_INT_INFO3_HELP,
T,TYPE-Type of received retry response message,5,4,Hex,1,SRIO_SRIO0_INT_INFO3_HELP,
T,OTHER-Other fields of received retry response message,9,48,Hex,12,SRIO_SRIO0_INT_INFO3_HELP,
T,Reserved-Reserved,57,8,Hex,2,SRIO_SRIO0_INT_INFO3_HELP,

(SRIO2_INT_INFO3),5,SRIO Interrupt Information,SRIO,SRIO_SRIO2_INT_INFO3_HELP
T,PRIO-Priority of received retry response message,1,2,Hex,1,SRIO_SRIO2_INT_INFO3_HELP,
T,TT-TT of received retry response message,3,2,Hex,1,SRIO_SRIO2_INT_INFO3_HELP,
T,TYPE-Type of received retry response message,5,4,Hex,1,SRIO_SRIO2_INT_INFO3_HELP,
T,OTHER-Other fields of received retry response message,9,48,Hex,12,SRIO_SRIO2_INT_INFO3_HELP,
T,Reserved-Reserved,57,8,Hex,2,SRIO_SRIO2_INT_INFO3_HELP,

(SRIO3_INT_INFO3),5,SRIO Interrupt Information,SRIO,SRIO_SRIO3_INT_INFO3_HELP
T,PRIO-Priority of received retry response message,1,2,Hex,1,SRIO_SRIO3_INT_INFO3_HELP,
T,TT-TT of received retry response message,3,2,Hex,1,SRIO_SRIO3_INT_INFO3_HELP,
T,TYPE-Type of received retry response message,5,4,Hex,1,SRIO_SRIO3_INT_INFO3_HELP,
T,OTHER-Other fields of received retry response message,9,48,Hex,12,SRIO_SRIO3_INT_INFO3_HELP,
T,Reserved-Reserved,57,8,Hex,2,SRIO_SRIO3_INT_INFO3_HELP,

(SRIO0_INT_REG),30,SRIO Interrupt Register,SRIO,SRIO_SRIO0_INT_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_INT_REG_HELP,
O,INT2_SUM-Interrupt Set and Enabled in SRIO(02..3)_INT2_REG,Enable,Disable,33,1,SRIO_SRIO0_INT_REG_HELP,
T,Reserved-Reserved,34,4,Hex,1,SRIO_SRIO0_INT_REG_HELP,
O,ZERO_PKT-Received Incoming SRIO Zero byte packet,Enable,Disable,38,1,SRIO_SRIO0_INT_REG_HELP,
O,TTL_TOUT-Outgoing Packet Time to Live Timeout,Enable,Disable,39,1,SRIO_SRIO0_INT_REG_HELP,
O,FAIL-ERB Error Rate reached Fail Count,Enable,Disable,40,1,SRIO_SRIO0_INT_REG_HELP,
O,DEGRAD-ERB Error Rate reached Degrade Count,Enable,Disable,41,1,SRIO_SRIO0_INT_REG_HELP,
O,MAC_BUF-SRIO MAC Buffer CRC Error,Enable,Disable,42,1,SRIO_SRIO0_INT_REG_HELP,
O,F_ERROR-SRIO Fatal Port Error (MAC reset required),Enable,Disable,43,1,SRIO_SRIO0_INT_REG_HELP,
O,RTRY_ERR-Outbound Message Retry Threshold Exceeded,Enable,Disable,44,1,SRIO_SRIO0_INT_REG_HELP,
O,PKO_ERR-Outbound Message Received PKO Error,Enable,Disable,45,1,SRIO_SRIO0_INT_REG_HELP,
O,OMSG_ERR-Outbound Message Invalid Descriptor Error,Enable,Disable,46,1,SRIO_SRIO0_INT_REG_HELP,
O,OMSG1-Controller 1 Outbound Message Complete,Enable,Disable,47,1,SRIO_SRIO0_INT_REG_HELP,
O,OMSG0-Controller 0 Outbound Message Complete,Enable,Disable,48,1,SRIO_SRIO0_INT_REG_HELP,
O,LINK_UP-Serial Link going from Inactive to Active,Enable,Disable,49,1,SRIO_SRIO0_INT_REG_HELP,
O,LINK_DWN-Serial Link going from Active to Inactive,Enable,Disable,50,1,SRIO_SRIO0_INT_REG_HELP,
O,PHY_ERB-Physical Layer Error detected in ERB,Enable,Disable,51,1,SRIO_SRIO0_INT_REG_HELP,
O,LOG_ERB-Logical/Transport Layer Error detected in ERB,Enable,Disable,52,1,SRIO_SRIO0_INT_REG_HELP,
O,SOFT_RX-Incoming Packet received by Soft Packet FIFO,Enable,Disable,53,1,SRIO_SRIO0_INT_REG_HELP,
O,SOFT_TX-Outgoing Packet sent by Soft Packet FIFO,Enable,Disable,54,1,SRIO_SRIO0_INT_REG_HELP,
O,MCE_RX-Incoming Multicast Event Symbol,Enable,Disable,55,1,SRIO_SRIO0_INT_REG_HELP,
O,MCE_TX-Outgoing Multicast Event Transmit Complete,Enable,Disable,56,1,SRIO_SRIO0_INT_REG_HELP,
O,WR_DONE-Outgoing Last Nwrite_R DONE Response Received.,Enable,Disable,57,1,SRIO_SRIO0_INT_REG_HELP,
O,SLI_ERR-Unsupported S2M Transaction Received.,Enable,Disable,58,1,SRIO_SRIO0_INT_REG_HELP,
O,DENY_WR-Incoming Maint_Wr Access to Denied Bar Registers.,Enable,Disable,59,1,SRIO_SRIO0_INT_REG_HELP,
O,BAR_ERR-Incoming Access Crossing/Missing BAR Address,Enable,Disable,60,1,SRIO_SRIO0_INT_REG_HELP,
O,MAINT_OP-Internal Maintenance Operation Complete.,Enable,Disable,61,1,SRIO_SRIO0_INT_REG_HELP,
O,RXBELL-One or more Incoming Doorbells Received.,Enable,Disable,62,1,SRIO_SRIO0_INT_REG_HELP,
O,BELL_ERR-Outgoing Doorbell Timeout Retry or Error.,Enable,Disable,63,1,SRIO_SRIO0_INT_REG_HELP,
O,TXBELL-Outgoing Doorbell Complete.,Enable,Disable,64,1,SRIO_SRIO0_INT_REG_HELP,

(SRIO2_INT_REG),30,SRIO Interrupt Register,SRIO,SRIO_SRIO2_INT_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_INT_REG_HELP,
O,INT2_SUM-Interrupt Set and Enabled in SRIO(02..3)_INT2_REG,Enable,Disable,33,1,SRIO_SRIO2_INT_REG_HELP,
T,Reserved-Reserved,34,4,Hex,1,SRIO_SRIO2_INT_REG_HELP,
O,ZERO_PKT-Received Incoming SRIO Zero byte packet,Enable,Disable,38,1,SRIO_SRIO2_INT_REG_HELP,
O,TTL_TOUT-Outgoing Packet Time to Live Timeout,Enable,Disable,39,1,SRIO_SRIO2_INT_REG_HELP,
O,FAIL-ERB Error Rate reached Fail Count,Enable,Disable,40,1,SRIO_SRIO2_INT_REG_HELP,
O,DEGRAD-ERB Error Rate reached Degrade Count,Enable,Disable,41,1,SRIO_SRIO2_INT_REG_HELP,
O,MAC_BUF-SRIO MAC Buffer CRC Error,Enable,Disable,42,1,SRIO_SRIO2_INT_REG_HELP,
O,F_ERROR-SRIO Fatal Port Error (MAC reset required),Enable,Disable,43,1,SRIO_SRIO2_INT_REG_HELP,
O,RTRY_ERR-Outbound Message Retry Threshold Exceeded,Enable,Disable,44,1,SRIO_SRIO2_INT_REG_HELP,
O,PKO_ERR-Outbound Message Received PKO Error,Enable,Disable,45,1,SRIO_SRIO2_INT_REG_HELP,
O,OMSG_ERR-Outbound Message Invalid Descriptor Error,Enable,Disable,46,1,SRIO_SRIO2_INT_REG_HELP,
O,OMSG1-Controller 1 Outbound Message Complete,Enable,Disable,47,1,SRIO_SRIO2_INT_REG_HELP,
O,OMSG0-Controller 0 Outbound Message Complete,Enable,Disable,48,1,SRIO_SRIO2_INT_REG_HELP,
O,LINK_UP-Serial Link going from Inactive to Active,Enable,Disable,49,1,SRIO_SRIO2_INT_REG_HELP,
O,LINK_DWN-Serial Link going from Active to Inactive,Enable,Disable,50,1,SRIO_SRIO2_INT_REG_HELP,
O,PHY_ERB-Physical Layer Error detected in ERB,Enable,Disable,51,1,SRIO_SRIO2_INT_REG_HELP,
O,LOG_ERB-Logical/Transport Layer Error detected in ERB,Enable,Disable,52,1,SRIO_SRIO2_INT_REG_HELP,
O,SOFT_RX-Incoming Packet received by Soft Packet FIFO,Enable,Disable,53,1,SRIO_SRIO2_INT_REG_HELP,
O,SOFT_TX-Outgoing Packet sent by Soft Packet FIFO,Enable,Disable,54,1,SRIO_SRIO2_INT_REG_HELP,
O,MCE_RX-Incoming Multicast Event Symbol,Enable,Disable,55,1,SRIO_SRIO2_INT_REG_HELP,
O,MCE_TX-Outgoing Multicast Event Transmit Complete,Enable,Disable,56,1,SRIO_SRIO2_INT_REG_HELP,
O,WR_DONE-Outgoing Last Nwrite_R DONE Response Received.,Enable,Disable,57,1,SRIO_SRIO2_INT_REG_HELP,
O,SLI_ERR-Unsupported S2M Transaction Received.,Enable,Disable,58,1,SRIO_SRIO2_INT_REG_HELP,
O,DENY_WR-Incoming Maint_Wr Access to Denied Bar Registers.,Enable,Disable,59,1,SRIO_SRIO2_INT_REG_HELP,
O,BAR_ERR-Incoming Access Crossing/Missing BAR Address,Enable,Disable,60,1,SRIO_SRIO2_INT_REG_HELP,
O,MAINT_OP-Internal Maintenance Operation Complete.,Enable,Disable,61,1,SRIO_SRIO2_INT_REG_HELP,
O,RXBELL-One or more Incoming Doorbells Received.,Enable,Disable,62,1,SRIO_SRIO2_INT_REG_HELP,
O,BELL_ERR-Outgoing Doorbell Timeout Retry or Error.,Enable,Disable,63,1,SRIO_SRIO2_INT_REG_HELP,
O,TXBELL-Outgoing Doorbell Complete.,Enable,Disable,64,1,SRIO_SRIO2_INT_REG_HELP,

(SRIO3_INT_REG),30,SRIO Interrupt Register,SRIO,SRIO_SRIO3_INT_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_INT_REG_HELP,
O,INT2_SUM-Interrupt Set and Enabled in SRIO(02..3)_INT2_REG,Enable,Disable,33,1,SRIO_SRIO3_INT_REG_HELP,
T,Reserved-Reserved,34,4,Hex,1,SRIO_SRIO3_INT_REG_HELP,
O,ZERO_PKT-Received Incoming SRIO Zero byte packet,Enable,Disable,38,1,SRIO_SRIO3_INT_REG_HELP,
O,TTL_TOUT-Outgoing Packet Time to Live Timeout,Enable,Disable,39,1,SRIO_SRIO3_INT_REG_HELP,
O,FAIL-ERB Error Rate reached Fail Count,Enable,Disable,40,1,SRIO_SRIO3_INT_REG_HELP,
O,DEGRAD-ERB Error Rate reached Degrade Count,Enable,Disable,41,1,SRIO_SRIO3_INT_REG_HELP,
O,MAC_BUF-SRIO MAC Buffer CRC Error,Enable,Disable,42,1,SRIO_SRIO3_INT_REG_HELP,
O,F_ERROR-SRIO Fatal Port Error (MAC reset required),Enable,Disable,43,1,SRIO_SRIO3_INT_REG_HELP,
O,RTRY_ERR-Outbound Message Retry Threshold Exceeded,Enable,Disable,44,1,SRIO_SRIO3_INT_REG_HELP,
O,PKO_ERR-Outbound Message Received PKO Error,Enable,Disable,45,1,SRIO_SRIO3_INT_REG_HELP,
O,OMSG_ERR-Outbound Message Invalid Descriptor Error,Enable,Disable,46,1,SRIO_SRIO3_INT_REG_HELP,
O,OMSG1-Controller 1 Outbound Message Complete,Enable,Disable,47,1,SRIO_SRIO3_INT_REG_HELP,
O,OMSG0-Controller 0 Outbound Message Complete,Enable,Disable,48,1,SRIO_SRIO3_INT_REG_HELP,
O,LINK_UP-Serial Link going from Inactive to Active,Enable,Disable,49,1,SRIO_SRIO3_INT_REG_HELP,
O,LINK_DWN-Serial Link going from Active to Inactive,Enable,Disable,50,1,SRIO_SRIO3_INT_REG_HELP,
O,PHY_ERB-Physical Layer Error detected in ERB,Enable,Disable,51,1,SRIO_SRIO3_INT_REG_HELP,
O,LOG_ERB-Logical/Transport Layer Error detected in ERB,Enable,Disable,52,1,SRIO_SRIO3_INT_REG_HELP,
O,SOFT_RX-Incoming Packet received by Soft Packet FIFO,Enable,Disable,53,1,SRIO_SRIO3_INT_REG_HELP,
O,SOFT_TX-Outgoing Packet sent by Soft Packet FIFO,Enable,Disable,54,1,SRIO_SRIO3_INT_REG_HELP,
O,MCE_RX-Incoming Multicast Event Symbol,Enable,Disable,55,1,SRIO_SRIO3_INT_REG_HELP,
O,MCE_TX-Outgoing Multicast Event Transmit Complete,Enable,Disable,56,1,SRIO_SRIO3_INT_REG_HELP,
O,WR_DONE-Outgoing Last Nwrite_R DONE Response Received.,Enable,Disable,57,1,SRIO_SRIO3_INT_REG_HELP,
O,SLI_ERR-Unsupported S2M Transaction Received.,Enable,Disable,58,1,SRIO_SRIO3_INT_REG_HELP,
O,DENY_WR-Incoming Maint_Wr Access to Denied Bar Registers.,Enable,Disable,59,1,SRIO_SRIO3_INT_REG_HELP,
O,BAR_ERR-Incoming Access Crossing/Missing BAR Address,Enable,Disable,60,1,SRIO_SRIO3_INT_REG_HELP,
O,MAINT_OP-Internal Maintenance Operation Complete.,Enable,Disable,61,1,SRIO_SRIO3_INT_REG_HELP,
O,RXBELL-One or more Incoming Doorbells Received.,Enable,Disable,62,1,SRIO_SRIO3_INT_REG_HELP,
O,BELL_ERR-Outgoing Doorbell Timeout Retry or Error.,Enable,Disable,63,1,SRIO_SRIO3_INT_REG_HELP,
O,TXBELL-Outgoing Doorbell Complete.,Enable,Disable,64,1,SRIO_SRIO3_INT_REG_HELP,

(SRIO0_IP_FEATURE),10,SRIO IP Feature Select,SRIO,SRIO_SRIO0_IP_FEATURE_HELP
T,OPS-Reset Value for the OPs fields in both the,1,32,Hex,8,SRIO_SRIO0_IP_FEATURE_HELP,
T,Reserved-Reserved,33,17,Hex,5,SRIO_SRIO0_IP_FEATURE_HELP,
O,NO_VMIN-Lane Sync Valid Minimum Count Disable. (Pass 3),Enable,Disable,50,1,SRIO_SRIO0_IP_FEATURE_HELP,
O,A66-66=bit Address Support.  Value for bit 2 of the,Enable,Disable,51,1,SRIO_SRIO0_IP_FEATURE_HELP,
O,A50-50=bit Address Support.  Value for bit 1 of the,Enable,Disable,52,1,SRIO_SRIO0_IP_FEATURE_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,SRIO_SRIO0_IP_FEATURE_HELP,
O,TX_FLOW-Reset Value for the TX_FLOW field in the,Enable,Disable,54,1,SRIO_SRIO0_IP_FEATURE_HELP,
T,PT_WIDTH-Value for the PT_WIDTH field in the,55,2,Hex,1,SRIO_SRIO0_IP_FEATURE_HELP,
T,TX_POL-TX Serdes Polarity Lanes 3=0,57,4,Hex,1,SRIO_SRIO0_IP_FEATURE_HELP,
T,RX_POL-RX Serdes Polarity Lanes 3=0,61,4,Hex,1,SRIO_SRIO0_IP_FEATURE_HELP,

(SRIO2_IP_FEATURE),10,SRIO IP Feature Select,SRIO,SRIO_SRIO2_IP_FEATURE_HELP
T,OPS-Reset Value for the OPs fields in both the,1,32,Hex,8,SRIO_SRIO2_IP_FEATURE_HELP,
T,Reserved-Reserved,33,17,Hex,5,SRIO_SRIO2_IP_FEATURE_HELP,
O,NO_VMIN-Lane Sync Valid Minimum Count Disable. (Pass 3),Enable,Disable,50,1,SRIO_SRIO2_IP_FEATURE_HELP,
O,A66-66=bit Address Support.  Value for bit 2 of the,Enable,Disable,51,1,SRIO_SRIO2_IP_FEATURE_HELP,
O,A50-50=bit Address Support.  Value for bit 1 of the,Enable,Disable,52,1,SRIO_SRIO2_IP_FEATURE_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,SRIO_SRIO2_IP_FEATURE_HELP,
O,TX_FLOW-Reset Value for the TX_FLOW field in the,Enable,Disable,54,1,SRIO_SRIO2_IP_FEATURE_HELP,
T,PT_WIDTH-Value for the PT_WIDTH field in the,55,2,Hex,1,SRIO_SRIO2_IP_FEATURE_HELP,
T,TX_POL-TX Serdes Polarity Lanes 3=0,57,4,Hex,1,SRIO_SRIO2_IP_FEATURE_HELP,
T,RX_POL-RX Serdes Polarity Lanes 3=0,61,4,Hex,1,SRIO_SRIO2_IP_FEATURE_HELP,

(SRIO3_IP_FEATURE),10,SRIO IP Feature Select,SRIO,SRIO_SRIO3_IP_FEATURE_HELP
T,OPS-Reset Value for the OPs fields in both the,1,32,Hex,8,SRIO_SRIO3_IP_FEATURE_HELP,
T,Reserved-Reserved,33,17,Hex,5,SRIO_SRIO3_IP_FEATURE_HELP,
O,NO_VMIN-Lane Sync Valid Minimum Count Disable. (Pass 3),Enable,Disable,50,1,SRIO_SRIO3_IP_FEATURE_HELP,
O,A66-66=bit Address Support.  Value for bit 2 of the,Enable,Disable,51,1,SRIO_SRIO3_IP_FEATURE_HELP,
O,A50-50=bit Address Support.  Value for bit 1 of the,Enable,Disable,52,1,SRIO_SRIO3_IP_FEATURE_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,SRIO_SRIO3_IP_FEATURE_HELP,
O,TX_FLOW-Reset Value for the TX_FLOW field in the,Enable,Disable,54,1,SRIO_SRIO3_IP_FEATURE_HELP,
T,PT_WIDTH-Value for the PT_WIDTH field in the,55,2,Hex,1,SRIO_SRIO3_IP_FEATURE_HELP,
T,TX_POL-TX Serdes Polarity Lanes 3=0,57,4,Hex,1,SRIO_SRIO3_IP_FEATURE_HELP,
T,RX_POL-RX Serdes Polarity Lanes 3=0,61,4,Hex,1,SRIO_SRIO3_IP_FEATURE_HELP,

(SRIO0_MAC_BUFFERS),10,SRIO MAC Buffer Control,SRIO,SRIO_SRIO0_MAC_BUFFERS_HELP
T,Reserved-Reserved,1,8,Hex,2,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,TX_ENB-TX Buffer Enable.  Each bit enables a specific TX,9,8,Hex,2,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,Reserved-Reserved,17,4,Hex,1,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,TX_INUSE-Number of TX buffers containing packets waiting,21,4,Hex,1,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,TX_STAT-Errors detected in main SRIO Transmit Buffers.,25,8,Hex,2,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,Reserved-Reserved,33,8,Hex,2,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,RX_ENB-RX Buffer Enable.  Each bit enables a specific RX,41,8,Hex,2,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,Reserved-Reserved,49,4,Hex,1,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,RX_INUSE-Number of RX buffers containing valid packets,53,4,Hex,1,SRIO_SRIO0_MAC_BUFFERS_HELP,
T,RX_STAT-Errors detected in main SRIO Receive Buffers.  CRC,57,8,Hex,2,SRIO_SRIO0_MAC_BUFFERS_HELP,

(SRIO2_MAC_BUFFERS),10,SRIO MAC Buffer Control,SRIO,SRIO_SRIO2_MAC_BUFFERS_HELP
T,Reserved-Reserved,1,8,Hex,2,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,TX_ENB-TX Buffer Enable.  Each bit enables a specific TX,9,8,Hex,2,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,Reserved-Reserved,17,4,Hex,1,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,TX_INUSE-Number of TX buffers containing packets waiting,21,4,Hex,1,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,TX_STAT-Errors detected in main SRIO Transmit Buffers.,25,8,Hex,2,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,Reserved-Reserved,33,8,Hex,2,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,RX_ENB-RX Buffer Enable.  Each bit enables a specific RX,41,8,Hex,2,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,Reserved-Reserved,49,4,Hex,1,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,RX_INUSE-Number of RX buffers containing valid packets,53,4,Hex,1,SRIO_SRIO2_MAC_BUFFERS_HELP,
T,RX_STAT-Errors detected in main SRIO Receive Buffers.  CRC,57,8,Hex,2,SRIO_SRIO2_MAC_BUFFERS_HELP,

(SRIO3_MAC_BUFFERS),10,SRIO MAC Buffer Control,SRIO,SRIO_SRIO3_MAC_BUFFERS_HELP
T,Reserved-Reserved,1,8,Hex,2,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,TX_ENB-TX Buffer Enable.  Each bit enables a specific TX,9,8,Hex,2,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,Reserved-Reserved,17,4,Hex,1,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,TX_INUSE-Number of TX buffers containing packets waiting,21,4,Hex,1,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,TX_STAT-Errors detected in main SRIO Transmit Buffers.,25,8,Hex,2,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,Reserved-Reserved,33,8,Hex,2,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,RX_ENB-RX Buffer Enable.  Each bit enables a specific RX,41,8,Hex,2,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,Reserved-Reserved,49,4,Hex,1,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,RX_INUSE-Number of RX buffers containing valid packets,53,4,Hex,1,SRIO_SRIO3_MAC_BUFFERS_HELP,
T,RX_STAT-Errors detected in main SRIO Receive Buffers.  CRC,57,8,Hex,2,SRIO_SRIO3_MAC_BUFFERS_HELP,

(SRIO0_MAINT_OP),6,SRIO Maintenance Operation,SRIO,SRIO_SRIO0_MAINT_OP_HELP
T,WR_DATA-Write Data[31:0].,1,32,Hex,8,SRIO_SRIO0_MAINT_OP_HELP,
T,Reserved-Reserved,33,5,Hex,2,SRIO_SRIO0_MAINT_OP_HELP,
O,FAIL-Maintenance Operation Address Error,Enable,Disable,38,1,SRIO_SRIO0_MAINT_OP_HELP,
O,PENDING-Maintenance Operation Pending,Enable,Disable,39,1,SRIO_SRIO0_MAINT_OP_HELP,
O,OP-Operation. 0=Read 1=Write,Enable,Disable,40,1,SRIO_SRIO0_MAINT_OP_HELP,
T,ADDR-Address. Addr[1:0] are ignored.,41,24,Hex,6,SRIO_SRIO0_MAINT_OP_HELP,

(SRIO2_MAINT_OP),6,SRIO Maintenance Operation,SRIO,SRIO_SRIO2_MAINT_OP_HELP
T,WR_DATA-Write Data[31:0].,1,32,Hex,8,SRIO_SRIO2_MAINT_OP_HELP,
T,Reserved-Reserved,33,5,Hex,2,SRIO_SRIO2_MAINT_OP_HELP,
O,FAIL-Maintenance Operation Address Error,Enable,Disable,38,1,SRIO_SRIO2_MAINT_OP_HELP,
O,PENDING-Maintenance Operation Pending,Enable,Disable,39,1,SRIO_SRIO2_MAINT_OP_HELP,
O,OP-Operation. 0=Read 1=Write,Enable,Disable,40,1,SRIO_SRIO2_MAINT_OP_HELP,
T,ADDR-Address. Addr[1:0] are ignored.,41,24,Hex,6,SRIO_SRIO2_MAINT_OP_HELP,

(SRIO3_MAINT_OP),6,SRIO Maintenance Operation,SRIO,SRIO_SRIO3_MAINT_OP_HELP
T,WR_DATA-Write Data[31:0].,1,32,Hex,8,SRIO_SRIO3_MAINT_OP_HELP,
T,Reserved-Reserved,33,5,Hex,2,SRIO_SRIO3_MAINT_OP_HELP,
O,FAIL-Maintenance Operation Address Error,Enable,Disable,38,1,SRIO_SRIO3_MAINT_OP_HELP,
O,PENDING-Maintenance Operation Pending,Enable,Disable,39,1,SRIO_SRIO3_MAINT_OP_HELP,
O,OP-Operation. 0=Read 1=Write,Enable,Disable,40,1,SRIO_SRIO3_MAINT_OP_HELP,
T,ADDR-Address. Addr[1:0] are ignored.,41,24,Hex,6,SRIO_SRIO3_MAINT_OP_HELP,

(SRIO0_MAINT_RD_DATA),3,SRIO Maintenance Read Data,SRIO,SRIO_SRIO0_MAINT_RD_DATA_HELP
T,Reserved-Reserved,1,31,Hex,8,SRIO_SRIO0_MAINT_RD_DATA_HELP,
O,VALID-Read Data Valid.,Enable,Disable,32,1,SRIO_SRIO0_MAINT_RD_DATA_HELP,
T,RD_DATA-Read Data[31:0].,33,32,Hex,8,SRIO_SRIO0_MAINT_RD_DATA_HELP,

(SRIO2_MAINT_RD_DATA),3,SRIO Maintenance Read Data,SRIO,SRIO_SRIO2_MAINT_RD_DATA_HELP
T,Reserved-Reserved,1,31,Hex,8,SRIO_SRIO2_MAINT_RD_DATA_HELP,
O,VALID-Read Data Valid.,Enable,Disable,32,1,SRIO_SRIO2_MAINT_RD_DATA_HELP,
T,RD_DATA-Read Data[31:0].,33,32,Hex,8,SRIO_SRIO2_MAINT_RD_DATA_HELP,

(SRIO3_MAINT_RD_DATA),3,SRIO Maintenance Read Data,SRIO,SRIO_SRIO3_MAINT_RD_DATA_HELP
T,Reserved-Reserved,1,31,Hex,8,SRIO_SRIO3_MAINT_RD_DATA_HELP,
O,VALID-Read Data Valid.,Enable,Disable,32,1,SRIO_SRIO3_MAINT_RD_DATA_HELP,
T,RD_DATA-Read Data[31:0].,33,32,Hex,8,SRIO_SRIO3_MAINT_RD_DATA_HELP,

(SRIO0_MCE_TX_CTL),2,SRIO Multicast Event Transmit Control,SRIO,SRIO_SRIO0_MCE_TX_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,SRIO_SRIO0_MCE_TX_CTL_HELP,
O,MCE-Multicast Event Transmit.,Enable,Disable,64,1,SRIO_SRIO0_MCE_TX_CTL_HELP,

(SRIO2_MCE_TX_CTL),2,SRIO Multicast Event Transmit Control,SRIO,SRIO_SRIO2_MCE_TX_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,SRIO_SRIO2_MCE_TX_CTL_HELP,
O,MCE-Multicast Event Transmit.,Enable,Disable,64,1,SRIO_SRIO2_MCE_TX_CTL_HELP,

(SRIO3_MCE_TX_CTL),2,SRIO Multicast Event Transmit Control,SRIO,SRIO_SRIO3_MCE_TX_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,SRIO_SRIO3_MCE_TX_CTL_HELP,
O,MCE-Multicast Event Transmit.,Enable,Disable,64,1,SRIO_SRIO3_MCE_TX_CTL_HELP,

(SRIO0_MEM_OP_CTRL),8,SRIO Memory Operation Control,SRIO,SRIO_SRIO0_MEM_OP_CTRL_HELP
T,Reserved-Reserved,1,54,Hex,14,SRIO_SRIO0_MEM_OP_CTRL_HELP,
O,RR_RO-Read Response Relaxed Ordering.  Controls ordering,Enable,Disable,55,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,
O,W_RO-Write Relaxed Ordering.  Controls ordering rules,Enable,Disable,56,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,
O,RP1_SID-Sets response priority for incomimg memory ops,Enable,Disable,59,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,
T,RP0_SID-Sets response priority for incomimg memory ops,60,2,Hex,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,
O,RP1_PID-Sets response priority for incomimg memory ops,Enable,Disable,62,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,
T,RP0_PID-Sets response priority for incomimg memory ops,63,2,Hex,1,SRIO_SRIO0_MEM_OP_CTRL_HELP,

(SRIO2_MEM_OP_CTRL),8,SRIO Memory Operation Control,SRIO,SRIO_SRIO2_MEM_OP_CTRL_HELP
T,Reserved-Reserved,1,54,Hex,14,SRIO_SRIO2_MEM_OP_CTRL_HELP,
O,RR_RO-Read Response Relaxed Ordering.  Controls ordering,Enable,Disable,55,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,
O,W_RO-Write Relaxed Ordering.  Controls ordering rules,Enable,Disable,56,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,
O,RP1_SID-Sets response priority for incomimg memory ops,Enable,Disable,59,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,
T,RP0_SID-Sets response priority for incomimg memory ops,60,2,Hex,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,
O,RP1_PID-Sets response priority for incomimg memory ops,Enable,Disable,62,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,
T,RP0_PID-Sets response priority for incomimg memory ops,63,2,Hex,1,SRIO_SRIO2_MEM_OP_CTRL_HELP,

(SRIO3_MEM_OP_CTRL),8,SRIO Memory Operation Control,SRIO,SRIO_SRIO3_MEM_OP_CTRL_HELP
T,Reserved-Reserved,1,54,Hex,14,SRIO_SRIO3_MEM_OP_CTRL_HELP,
O,RR_RO-Read Response Relaxed Ordering.  Controls ordering,Enable,Disable,55,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,
O,W_RO-Write Relaxed Ordering.  Controls ordering rules,Enable,Disable,56,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,
O,RP1_SID-Sets response priority for incomimg memory ops,Enable,Disable,59,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,
T,RP0_SID-Sets response priority for incomimg memory ops,60,2,Hex,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,
O,RP1_PID-Sets response priority for incomimg memory ops,Enable,Disable,62,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,
T,RP0_PID-Sets response priority for incomimg memory ops,63,2,Hex,1,SRIO_SRIO3_MEM_OP_CTRL_HELP,

(SRIO0_OMSG_CTRL000),11,X = SRIO Outbound Message Control,SRIO,SRIO_SRIO0_OMSG_CTRL000_HELP
O,TESTMODE-Controller X test mode (keep as RSVD in HRM),Enable,Disable,1,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
T,Reserved-Reserved,2,26,Hex,7,SRIO_SRIO0_OMSG_CTRL000_HELP,
T,SILO_MAX-Sets max number outgoing segments for controller X,28,5,Hex,2,SRIO_SRIO0_OMSG_CTRL000_HELP,
T,RTRY_THR-Controller X Retry threshold,33,16,Hex,4,SRIO_SRIO0_OMSG_CTRL000_HELP,
O,RTRY_EN-Controller X Retry threshold enable,Enable,Disable,49,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
T,Reserved-Reserved,50,4,Hex,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
O,IDM_TT-Controller X ID match includes TT ID,Enable,Disable,54,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
O,IDM_SIS-Controller X ID match includes SIS,Enable,Disable,55,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
O,IDM_DID-Controller X ID match includes DID,Enable,Disable,56,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
T,LTTR_SP-Controller X SP allowable letters in dynamic,57,4,Hex,1,SRIO_SRIO0_OMSG_CTRL000_HELP,
T,LTTR_MP-Controller X MP allowable letters in dynamic,61,4,Hex,1,SRIO_SRIO0_OMSG_CTRL000_HELP,

(SRIO0_OMSG_CTRL001),11,X = SRIO Outbound Message Control,SRIO,SRIO_SRIO0_OMSG_CTRL001_HELP
O,TESTMODE-Controller X test mode (keep as RSVD in HRM),Enable,Disable,1,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
T,Reserved-Reserved,2,26,Hex,7,SRIO_SRIO0_OMSG_CTRL001_HELP,
T,SILO_MAX-Sets max number outgoing segments for controller X,28,5,Hex,2,SRIO_SRIO0_OMSG_CTRL001_HELP,
T,RTRY_THR-Controller X Retry threshold,33,16,Hex,4,SRIO_SRIO0_OMSG_CTRL001_HELP,
O,RTRY_EN-Controller X Retry threshold enable,Enable,Disable,49,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
T,Reserved-Reserved,50,4,Hex,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
O,IDM_TT-Controller X ID match includes TT ID,Enable,Disable,54,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
O,IDM_SIS-Controller X ID match includes SIS,Enable,Disable,55,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
O,IDM_DID-Controller X ID match includes DID,Enable,Disable,56,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
T,LTTR_SP-Controller X SP allowable letters in dynamic,57,4,Hex,1,SRIO_SRIO0_OMSG_CTRL001_HELP,
T,LTTR_MP-Controller X MP allowable letters in dynamic,61,4,Hex,1,SRIO_SRIO0_OMSG_CTRL001_HELP,

(SRIO2_OMSG_CTRL000),11,X = SRIO Outbound Message Control,SRIO,SRIO_SRIO2_OMSG_CTRL000_HELP
O,TESTMODE-Controller X test mode (keep as RSVD in HRM),Enable,Disable,1,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
T,Reserved-Reserved,2,26,Hex,7,SRIO_SRIO2_OMSG_CTRL000_HELP,
T,SILO_MAX-Sets max number outgoing segments for controller X,28,5,Hex,2,SRIO_SRIO2_OMSG_CTRL000_HELP,
T,RTRY_THR-Controller X Retry threshold,33,16,Hex,4,SRIO_SRIO2_OMSG_CTRL000_HELP,
O,RTRY_EN-Controller X Retry threshold enable,Enable,Disable,49,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
T,Reserved-Reserved,50,4,Hex,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
O,IDM_TT-Controller X ID match includes TT ID,Enable,Disable,54,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
O,IDM_SIS-Controller X ID match includes SIS,Enable,Disable,55,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
O,IDM_DID-Controller X ID match includes DID,Enable,Disable,56,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
T,LTTR_SP-Controller X SP allowable letters in dynamic,57,4,Hex,1,SRIO_SRIO2_OMSG_CTRL000_HELP,
T,LTTR_MP-Controller X MP allowable letters in dynamic,61,4,Hex,1,SRIO_SRIO2_OMSG_CTRL000_HELP,

(SRIO2_OMSG_CTRL001),11,X = SRIO Outbound Message Control,SRIO,SRIO_SRIO2_OMSG_CTRL001_HELP
O,TESTMODE-Controller X test mode (keep as RSVD in HRM),Enable,Disable,1,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
T,Reserved-Reserved,2,26,Hex,7,SRIO_SRIO2_OMSG_CTRL001_HELP,
T,SILO_MAX-Sets max number outgoing segments for controller X,28,5,Hex,2,SRIO_SRIO2_OMSG_CTRL001_HELP,
T,RTRY_THR-Controller X Retry threshold,33,16,Hex,4,SRIO_SRIO2_OMSG_CTRL001_HELP,
O,RTRY_EN-Controller X Retry threshold enable,Enable,Disable,49,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
T,Reserved-Reserved,50,4,Hex,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
O,IDM_TT-Controller X ID match includes TT ID,Enable,Disable,54,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
O,IDM_SIS-Controller X ID match includes SIS,Enable,Disable,55,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
O,IDM_DID-Controller X ID match includes DID,Enable,Disable,56,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
T,LTTR_SP-Controller X SP allowable letters in dynamic,57,4,Hex,1,SRIO_SRIO2_OMSG_CTRL001_HELP,
T,LTTR_MP-Controller X MP allowable letters in dynamic,61,4,Hex,1,SRIO_SRIO2_OMSG_CTRL001_HELP,

(SRIO3_OMSG_CTRL000),11,X = SRIO Outbound Message Control,SRIO,SRIO_SRIO3_OMSG_CTRL000_HELP
O,TESTMODE-Controller X test mode (keep as RSVD in HRM),Enable,Disable,1,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
T,Reserved-Reserved,2,26,Hex,7,SRIO_SRIO3_OMSG_CTRL000_HELP,
T,SILO_MAX-Sets max number outgoing segments for controller X,28,5,Hex,2,SRIO_SRIO3_OMSG_CTRL000_HELP,
T,RTRY_THR-Controller X Retry threshold,33,16,Hex,4,SRIO_SRIO3_OMSG_CTRL000_HELP,
O,RTRY_EN-Controller X Retry threshold enable,Enable,Disable,49,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
T,Reserved-Reserved,50,4,Hex,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
O,IDM_TT-Controller X ID match includes TT ID,Enable,Disable,54,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
O,IDM_SIS-Controller X ID match includes SIS,Enable,Disable,55,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
O,IDM_DID-Controller X ID match includes DID,Enable,Disable,56,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
T,LTTR_SP-Controller X SP allowable letters in dynamic,57,4,Hex,1,SRIO_SRIO3_OMSG_CTRL000_HELP,
T,LTTR_MP-Controller X MP allowable letters in dynamic,61,4,Hex,1,SRIO_SRIO3_OMSG_CTRL000_HELP,

(SRIO3_OMSG_CTRL001),11,X = SRIO Outbound Message Control,SRIO,SRIO_SRIO3_OMSG_CTRL001_HELP
O,TESTMODE-Controller X test mode (keep as RSVD in HRM),Enable,Disable,1,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
T,Reserved-Reserved,2,26,Hex,7,SRIO_SRIO3_OMSG_CTRL001_HELP,
T,SILO_MAX-Sets max number outgoing segments for controller X,28,5,Hex,2,SRIO_SRIO3_OMSG_CTRL001_HELP,
T,RTRY_THR-Controller X Retry threshold,33,16,Hex,4,SRIO_SRIO3_OMSG_CTRL001_HELP,
O,RTRY_EN-Controller X Retry threshold enable,Enable,Disable,49,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
T,Reserved-Reserved,50,4,Hex,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
O,IDM_TT-Controller X ID match includes TT ID,Enable,Disable,54,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
O,IDM_SIS-Controller X ID match includes SIS,Enable,Disable,55,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
O,IDM_DID-Controller X ID match includes DID,Enable,Disable,56,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
T,LTTR_SP-Controller X SP allowable letters in dynamic,57,4,Hex,1,SRIO_SRIO3_OMSG_CTRL001_HELP,
T,LTTR_MP-Controller X MP allowable letters in dynamic,61,4,Hex,1,SRIO_SRIO3_OMSG_CTRL001_HELP,

(SRIO0_OMSG_DONE_COUNTS000),3,X = SRIO Outbound Message Complete Counts,SRIO,SRIO_SRIO0_OMSG_DONE_COUNTS000_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_OMSG_DONE_COUNTS000_HELP,
T,BAD-Number of Outbound Messages requesting an INT that,33,16,Hex,4,SRIO_SRIO0_OMSG_DONE_COUNTS000_HELP,
T,GOOD-Number of Outbound Messages requesting an INT that,49,16,Hex,4,SRIO_SRIO0_OMSG_DONE_COUNTS000_HELP,

(SRIO0_OMSG_DONE_COUNTS001),3,X = SRIO Outbound Message Complete Counts,SRIO,SRIO_SRIO0_OMSG_DONE_COUNTS001_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_OMSG_DONE_COUNTS001_HELP,
T,BAD-Number of Outbound Messages requesting an INT that,33,16,Hex,4,SRIO_SRIO0_OMSG_DONE_COUNTS001_HELP,
T,GOOD-Number of Outbound Messages requesting an INT that,49,16,Hex,4,SRIO_SRIO0_OMSG_DONE_COUNTS001_HELP,

(SRIO2_OMSG_DONE_COUNTS000),3,X = SRIO Outbound Message Complete Counts,SRIO,SRIO_SRIO2_OMSG_DONE_COUNTS000_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_OMSG_DONE_COUNTS000_HELP,
T,BAD-Number of Outbound Messages requesting an INT that,33,16,Hex,4,SRIO_SRIO2_OMSG_DONE_COUNTS000_HELP,
T,GOOD-Number of Outbound Messages requesting an INT that,49,16,Hex,4,SRIO_SRIO2_OMSG_DONE_COUNTS000_HELP,

(SRIO2_OMSG_DONE_COUNTS001),3,X = SRIO Outbound Message Complete Counts,SRIO,SRIO_SRIO2_OMSG_DONE_COUNTS001_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_OMSG_DONE_COUNTS001_HELP,
T,BAD-Number of Outbound Messages requesting an INT that,33,16,Hex,4,SRIO_SRIO2_OMSG_DONE_COUNTS001_HELP,
T,GOOD-Number of Outbound Messages requesting an INT that,49,16,Hex,4,SRIO_SRIO2_OMSG_DONE_COUNTS001_HELP,

(SRIO3_OMSG_DONE_COUNTS000),3,X = SRIO Outbound Message Complete Counts,SRIO,SRIO_SRIO3_OMSG_DONE_COUNTS000_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_OMSG_DONE_COUNTS000_HELP,
T,BAD-Number of Outbound Messages requesting an INT that,33,16,Hex,4,SRIO_SRIO3_OMSG_DONE_COUNTS000_HELP,
T,GOOD-Number of Outbound Messages requesting an INT that,49,16,Hex,4,SRIO_SRIO3_OMSG_DONE_COUNTS000_HELP,

(SRIO3_OMSG_DONE_COUNTS001),3,X = SRIO Outbound Message Complete Counts,SRIO,SRIO_SRIO3_OMSG_DONE_COUNTS001_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_OMSG_DONE_COUNTS001_HELP,
T,BAD-Number of Outbound Messages requesting an INT that,33,16,Hex,4,SRIO_SRIO3_OMSG_DONE_COUNTS001_HELP,
T,GOOD-Number of Outbound Messages requesting an INT that,49,16,Hex,4,SRIO_SRIO3_OMSG_DONE_COUNTS001_HELP,

(SRIO0_OMSG_FMP_MR000),16,X = SRIO Outbound Message FIRSTMP Message Restriction,SRIO,SRIO_SRIO0_OMSG_FMP_MR000_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,CTLR_SP-Controller X FIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,CTLR_FMP-Controller X FIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,CTLR_NMP-Controller X FIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ID_SP-Controller X FIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ID_FMP-Controller X FIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ID_NMP-Controller X FIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ID_PSD-Controller X FIRSTMP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,MBOX_SP-Controller X FIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,MBOX_FMP-Controller X FIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,MBOX_NMP-Controller X FIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,MBOX_PSD-Controller X FIRSTMP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ALL_SP-Controller X FIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ALL_FMP-Controller X FIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ALL_NMP-Controller X FIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,
O,ALL_PSD-Controller X FIRSTMP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO0_OMSG_FMP_MR000_HELP,

(SRIO0_OMSG_FMP_MR001),16,X = SRIO Outbound Message FIRSTMP Message Restriction,SRIO,SRIO_SRIO0_OMSG_FMP_MR001_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,CTLR_SP-Controller X FIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,CTLR_FMP-Controller X FIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,CTLR_NMP-Controller X FIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ID_SP-Controller X FIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ID_FMP-Controller X FIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ID_NMP-Controller X FIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ID_PSD-Controller X FIRSTMP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,MBOX_SP-Controller X FIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,MBOX_FMP-Controller X FIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,MBOX_NMP-Controller X FIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,MBOX_PSD-Controller X FIRSTMP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ALL_SP-Controller X FIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ALL_FMP-Controller X FIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ALL_NMP-Controller X FIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,
O,ALL_PSD-Controller X FIRSTMP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO0_OMSG_FMP_MR001_HELP,

(SRIO2_OMSG_FMP_MR000),16,X = SRIO Outbound Message FIRSTMP Message Restriction,SRIO,SRIO_SRIO2_OMSG_FMP_MR000_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,CTLR_SP-Controller X FIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,CTLR_FMP-Controller X FIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,CTLR_NMP-Controller X FIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ID_SP-Controller X FIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ID_FMP-Controller X FIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ID_NMP-Controller X FIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ID_PSD-Controller X FIRSTMP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,MBOX_SP-Controller X FIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,MBOX_FMP-Controller X FIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,MBOX_NMP-Controller X FIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,MBOX_PSD-Controller X FIRSTMP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ALL_SP-Controller X FIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ALL_FMP-Controller X FIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ALL_NMP-Controller X FIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,
O,ALL_PSD-Controller X FIRSTMP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO2_OMSG_FMP_MR000_HELP,

(SRIO2_OMSG_FMP_MR001),16,X = SRIO Outbound Message FIRSTMP Message Restriction,SRIO,SRIO_SRIO2_OMSG_FMP_MR001_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,CTLR_SP-Controller X FIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,CTLR_FMP-Controller X FIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,CTLR_NMP-Controller X FIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ID_SP-Controller X FIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ID_FMP-Controller X FIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ID_NMP-Controller X FIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ID_PSD-Controller X FIRSTMP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,MBOX_SP-Controller X FIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,MBOX_FMP-Controller X FIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,MBOX_NMP-Controller X FIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,MBOX_PSD-Controller X FIRSTMP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ALL_SP-Controller X FIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ALL_FMP-Controller X FIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ALL_NMP-Controller X FIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,
O,ALL_PSD-Controller X FIRSTMP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO2_OMSG_FMP_MR001_HELP,

(SRIO3_OMSG_FMP_MR000),16,X = SRIO Outbound Message FIRSTMP Message Restriction,SRIO,SRIO_SRIO3_OMSG_FMP_MR000_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,CTLR_SP-Controller X FIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,CTLR_FMP-Controller X FIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,CTLR_NMP-Controller X FIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ID_SP-Controller X FIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ID_FMP-Controller X FIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ID_NMP-Controller X FIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ID_PSD-Controller X FIRSTMP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,MBOX_SP-Controller X FIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,MBOX_FMP-Controller X FIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,MBOX_NMP-Controller X FIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,MBOX_PSD-Controller X FIRSTMP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ALL_SP-Controller X FIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ALL_FMP-Controller X FIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ALL_NMP-Controller X FIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,
O,ALL_PSD-Controller X FIRSTMP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO3_OMSG_FMP_MR000_HELP,

(SRIO3_OMSG_FMP_MR001),16,X = SRIO Outbound Message FIRSTMP Message Restriction,SRIO,SRIO_SRIO3_OMSG_FMP_MR001_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,CTLR_SP-Controller X FIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,CTLR_FMP-Controller X FIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,CTLR_NMP-Controller X FIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ID_SP-Controller X FIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ID_FMP-Controller X FIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ID_NMP-Controller X FIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ID_PSD-Controller X FIRSTMP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,MBOX_SP-Controller X FIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,MBOX_FMP-Controller X FIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,MBOX_NMP-Controller X FIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,MBOX_PSD-Controller X FIRSTMP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ALL_SP-Controller X FIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ALL_FMP-Controller X FIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ALL_NMP-Controller X FIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,
O,ALL_PSD-Controller X FIRSTMP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO3_OMSG_FMP_MR001_HELP,

(SRIO0_OMSG_NMP_MR000),16,X = SRIO Outbound Message NFIRSTMP Message Restriction,SRIO,SRIO_SRIO0_OMSG_NMP_MR000_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,CTLR_SP-Controller X NFIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,CTLR_FMP-Controller X NFIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,CTLR_NMP-Controller X NFIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,ID_SP-Controller X NFIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,ID_FMP-Controller X NFIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,ID_NMP-Controller X NFIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,MBOX_SP-Controller X NFIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,MBOX_FMP-Controller X NFIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,MBOX_NMP-Controller X NFIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,ALL_SP-Controller X NFIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,ALL_FMP-Controller X NFIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,ALL_NMP-Controller X NFIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SRIO_SRIO0_OMSG_NMP_MR000_HELP,

(SRIO0_OMSG_NMP_MR001),16,X = SRIO Outbound Message NFIRSTMP Message Restriction,SRIO,SRIO_SRIO0_OMSG_NMP_MR001_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,CTLR_SP-Controller X NFIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,CTLR_FMP-Controller X NFIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,CTLR_NMP-Controller X NFIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,ID_SP-Controller X NFIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,ID_FMP-Controller X NFIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,ID_NMP-Controller X NFIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,MBOX_SP-Controller X NFIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,MBOX_FMP-Controller X NFIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,MBOX_NMP-Controller X NFIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,ALL_SP-Controller X NFIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,ALL_FMP-Controller X NFIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,ALL_NMP-Controller X NFIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SRIO_SRIO0_OMSG_NMP_MR001_HELP,

(SRIO2_OMSG_NMP_MR000),16,X = SRIO Outbound Message NFIRSTMP Message Restriction,SRIO,SRIO_SRIO2_OMSG_NMP_MR000_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,CTLR_SP-Controller X NFIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,CTLR_FMP-Controller X NFIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,CTLR_NMP-Controller X NFIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,ID_SP-Controller X NFIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,ID_FMP-Controller X NFIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,ID_NMP-Controller X NFIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,MBOX_SP-Controller X NFIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,MBOX_FMP-Controller X NFIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,MBOX_NMP-Controller X NFIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,ALL_SP-Controller X NFIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,ALL_FMP-Controller X NFIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,ALL_NMP-Controller X NFIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SRIO_SRIO2_OMSG_NMP_MR000_HELP,

(SRIO2_OMSG_NMP_MR001),16,X = SRIO Outbound Message NFIRSTMP Message Restriction,SRIO,SRIO_SRIO2_OMSG_NMP_MR001_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,CTLR_SP-Controller X NFIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,CTLR_FMP-Controller X NFIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,CTLR_NMP-Controller X NFIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,ID_SP-Controller X NFIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,ID_FMP-Controller X NFIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,ID_NMP-Controller X NFIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,MBOX_SP-Controller X NFIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,MBOX_FMP-Controller X NFIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,MBOX_NMP-Controller X NFIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,ALL_SP-Controller X NFIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,ALL_FMP-Controller X NFIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,ALL_NMP-Controller X NFIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SRIO_SRIO2_OMSG_NMP_MR001_HELP,

(SRIO3_OMSG_NMP_MR000),16,X = SRIO Outbound Message NFIRSTMP Message Restriction,SRIO,SRIO_SRIO3_OMSG_NMP_MR000_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,CTLR_SP-Controller X NFIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,CTLR_FMP-Controller X NFIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,CTLR_NMP-Controller X NFIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,ID_SP-Controller X NFIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,ID_FMP-Controller X NFIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,ID_NMP-Controller X NFIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,MBOX_SP-Controller X NFIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,MBOX_FMP-Controller X NFIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,MBOX_NMP-Controller X NFIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,ALL_SP-Controller X NFIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,ALL_FMP-Controller X NFIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,ALL_NMP-Controller X NFIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SRIO_SRIO3_OMSG_NMP_MR000_HELP,

(SRIO3_OMSG_NMP_MR001),16,X = SRIO Outbound Message NFIRSTMP Message Restriction,SRIO,SRIO_SRIO3_OMSG_NMP_MR001_HELP
T,Reserved-Reserved,1,49,Hex,13,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,CTLR_SP-Controller X NFIRSTMP enable controller SP,Enable,Disable,50,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,CTLR_FMP-Controller X NFIRSTMP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,CTLR_NMP-Controller X NFIRSTMP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,ID_SP-Controller X NFIRSTMP enable ID SP,Enable,Disable,53,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,ID_FMP-Controller X NFIRSTMP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,ID_NMP-Controller X NFIRSTMP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,MBOX_SP-Controller X NFIRSTMP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,MBOX_FMP-Controller X NFIRSTMP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,MBOX_NMP-Controller X NFIRSTMP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,ALL_SP-Controller X NFIRSTMP enable all SP,Enable,Disable,61,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,ALL_FMP-Controller X NFIRSTMP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,ALL_NMP-Controller X NFIRSTMP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SRIO_SRIO3_OMSG_NMP_MR001_HELP,

(SRIO0_OMSG_PORT000),4,X = SRIO Outbound Message Port,SRIO,SRIO_SRIO0_OMSG_PORT000_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_OMSG_PORT000_HELP,
O,ENABLE-Controller X enable,Enable,Disable,33,1,SRIO_SRIO0_OMSG_PORT000_HELP,
T,Reserved-Reserved,34,28,Hex,7,SRIO_SRIO0_OMSG_PORT000_HELP,
T,PORT-Controller X PKO port,62,3,Hex,1,SRIO_SRIO0_OMSG_PORT000_HELP,

(SRIO0_OMSG_PORT001),4,X = SRIO Outbound Message Port,SRIO,SRIO_SRIO0_OMSG_PORT001_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_OMSG_PORT001_HELP,
O,ENABLE-Controller X enable,Enable,Disable,33,1,SRIO_SRIO0_OMSG_PORT001_HELP,
T,Reserved-Reserved,34,28,Hex,7,SRIO_SRIO0_OMSG_PORT001_HELP,
T,PORT-Controller X PKO port,62,3,Hex,1,SRIO_SRIO0_OMSG_PORT001_HELP,

(SRIO2_OMSG_PORT000),4,X = SRIO Outbound Message Port,SRIO,SRIO_SRIO2_OMSG_PORT000_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_OMSG_PORT000_HELP,
O,ENABLE-Controller X enable,Enable,Disable,33,1,SRIO_SRIO2_OMSG_PORT000_HELP,
T,Reserved-Reserved,34,28,Hex,7,SRIO_SRIO2_OMSG_PORT000_HELP,
T,PORT-Controller X PKO port,62,3,Hex,1,SRIO_SRIO2_OMSG_PORT000_HELP,

(SRIO2_OMSG_PORT001),4,X = SRIO Outbound Message Port,SRIO,SRIO_SRIO2_OMSG_PORT001_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_OMSG_PORT001_HELP,
O,ENABLE-Controller X enable,Enable,Disable,33,1,SRIO_SRIO2_OMSG_PORT001_HELP,
T,Reserved-Reserved,34,28,Hex,7,SRIO_SRIO2_OMSG_PORT001_HELP,
T,PORT-Controller X PKO port,62,3,Hex,1,SRIO_SRIO2_OMSG_PORT001_HELP,

(SRIO3_OMSG_PORT000),4,X = SRIO Outbound Message Port,SRIO,SRIO_SRIO3_OMSG_PORT000_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_OMSG_PORT000_HELP,
O,ENABLE-Controller X enable,Enable,Disable,33,1,SRIO_SRIO3_OMSG_PORT000_HELP,
T,Reserved-Reserved,34,28,Hex,7,SRIO_SRIO3_OMSG_PORT000_HELP,
T,PORT-Controller X PKO port,62,3,Hex,1,SRIO_SRIO3_OMSG_PORT000_HELP,

(SRIO3_OMSG_PORT001),4,X = SRIO Outbound Message Port,SRIO,SRIO_SRIO3_OMSG_PORT001_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_OMSG_PORT001_HELP,
O,ENABLE-Controller X enable,Enable,Disable,33,1,SRIO_SRIO3_OMSG_PORT001_HELP,
T,Reserved-Reserved,34,28,Hex,7,SRIO_SRIO3_OMSG_PORT001_HELP,
T,PORT-Controller X PKO port,62,3,Hex,1,SRIO_SRIO3_OMSG_PORT001_HELP,

(SRIO0_OMSG_SILO_THR),2,SRIO Outgoing Message SILO Thresholds,SRIO,SRIO_SRIO0_OMSG_SILO_THR_HELP
T,Reserved-Reserved,1,59,Hex,15,SRIO_SRIO0_OMSG_SILO_THR_HELP,
T,TOT_SILO-Sets max number segments in flight for all,60,5,Hex,2,SRIO_SRIO0_OMSG_SILO_THR_HELP,

(SRIO2_OMSG_SILO_THR),2,SRIO Outgoing Message SILO Thresholds,SRIO,SRIO_SRIO2_OMSG_SILO_THR_HELP
T,Reserved-Reserved,1,59,Hex,15,SRIO_SRIO2_OMSG_SILO_THR_HELP,
T,TOT_SILO-Sets max number segments in flight for all,60,5,Hex,2,SRIO_SRIO2_OMSG_SILO_THR_HELP,

(SRIO3_OMSG_SILO_THR),2,SRIO Outgoing Message SILO Thresholds,SRIO,SRIO_SRIO3_OMSG_SILO_THR_HELP
T,Reserved-Reserved,1,59,Hex,15,SRIO_SRIO3_OMSG_SILO_THR_HELP,
T,TOT_SILO-Sets max number segments in flight for all,60,5,Hex,2,SRIO_SRIO3_OMSG_SILO_THR_HELP,

(SRIO0_OMSG_SP_MR000),17,X = SRIO Outbound Message SP Message Restriction,SRIO,SRIO_SRIO0_OMSG_SP_MR000_HELP
T,Reserved-Reserved,1,48,Hex,12,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,XMBOX_SP-Controller X SP enable XMBOX SP,Enable,Disable,49,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,CTLR_SP-Controller X SP enable controller SP,Enable,Disable,50,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,CTLR_FMP-Controller X SP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,CTLR_NMP-Controller X SP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ID_SP-Controller X SP enable ID SP,Enable,Disable,53,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ID_FMP-Controller X SP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ID_NMP-Controller X SP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ID_PSD-Controller X SP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,MBOX_SP-Controller X SP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,MBOX_FMP-Controller X SP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,MBOX_NMP-Controller X SP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,MBOX_PSD-Controller X SP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ALL_SP-Controller X SP enable all SP,Enable,Disable,61,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ALL_FMP-Controller X SP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ALL_NMP-Controller X SP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,
O,ALL_PSD-Controller X SP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO0_OMSG_SP_MR000_HELP,

(SRIO0_OMSG_SP_MR001),17,X = SRIO Outbound Message SP Message Restriction,SRIO,SRIO_SRIO0_OMSG_SP_MR001_HELP
T,Reserved-Reserved,1,48,Hex,12,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,XMBOX_SP-Controller X SP enable XMBOX SP,Enable,Disable,49,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,CTLR_SP-Controller X SP enable controller SP,Enable,Disable,50,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,CTLR_FMP-Controller X SP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,CTLR_NMP-Controller X SP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ID_SP-Controller X SP enable ID SP,Enable,Disable,53,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ID_FMP-Controller X SP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ID_NMP-Controller X SP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ID_PSD-Controller X SP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,MBOX_SP-Controller X SP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,MBOX_FMP-Controller X SP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,MBOX_NMP-Controller X SP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,MBOX_PSD-Controller X SP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ALL_SP-Controller X SP enable all SP,Enable,Disable,61,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ALL_FMP-Controller X SP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ALL_NMP-Controller X SP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,
O,ALL_PSD-Controller X SP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO0_OMSG_SP_MR001_HELP,

(SRIO2_OMSG_SP_MR000),17,X = SRIO Outbound Message SP Message Restriction,SRIO,SRIO_SRIO2_OMSG_SP_MR000_HELP
T,Reserved-Reserved,1,48,Hex,12,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,XMBOX_SP-Controller X SP enable XMBOX SP,Enable,Disable,49,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,CTLR_SP-Controller X SP enable controller SP,Enable,Disable,50,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,CTLR_FMP-Controller X SP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,CTLR_NMP-Controller X SP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ID_SP-Controller X SP enable ID SP,Enable,Disable,53,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ID_FMP-Controller X SP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ID_NMP-Controller X SP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ID_PSD-Controller X SP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,MBOX_SP-Controller X SP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,MBOX_FMP-Controller X SP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,MBOX_NMP-Controller X SP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,MBOX_PSD-Controller X SP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ALL_SP-Controller X SP enable all SP,Enable,Disable,61,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ALL_FMP-Controller X SP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ALL_NMP-Controller X SP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,
O,ALL_PSD-Controller X SP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO2_OMSG_SP_MR000_HELP,

(SRIO2_OMSG_SP_MR001),17,X = SRIO Outbound Message SP Message Restriction,SRIO,SRIO_SRIO2_OMSG_SP_MR001_HELP
T,Reserved-Reserved,1,48,Hex,12,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,XMBOX_SP-Controller X SP enable XMBOX SP,Enable,Disable,49,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,CTLR_SP-Controller X SP enable controller SP,Enable,Disable,50,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,CTLR_FMP-Controller X SP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,CTLR_NMP-Controller X SP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ID_SP-Controller X SP enable ID SP,Enable,Disable,53,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ID_FMP-Controller X SP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ID_NMP-Controller X SP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ID_PSD-Controller X SP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,MBOX_SP-Controller X SP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,MBOX_FMP-Controller X SP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,MBOX_NMP-Controller X SP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,MBOX_PSD-Controller X SP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ALL_SP-Controller X SP enable all SP,Enable,Disable,61,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ALL_FMP-Controller X SP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ALL_NMP-Controller X SP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,
O,ALL_PSD-Controller X SP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO2_OMSG_SP_MR001_HELP,

(SRIO3_OMSG_SP_MR000),17,X = SRIO Outbound Message SP Message Restriction,SRIO,SRIO_SRIO3_OMSG_SP_MR000_HELP
T,Reserved-Reserved,1,48,Hex,12,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,XMBOX_SP-Controller X SP enable XMBOX SP,Enable,Disable,49,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,CTLR_SP-Controller X SP enable controller SP,Enable,Disable,50,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,CTLR_FMP-Controller X SP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,CTLR_NMP-Controller X SP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ID_SP-Controller X SP enable ID SP,Enable,Disable,53,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ID_FMP-Controller X SP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ID_NMP-Controller X SP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ID_PSD-Controller X SP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,MBOX_SP-Controller X SP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,MBOX_FMP-Controller X SP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,MBOX_NMP-Controller X SP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,MBOX_PSD-Controller X SP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ALL_SP-Controller X SP enable all SP,Enable,Disable,61,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ALL_FMP-Controller X SP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ALL_NMP-Controller X SP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,
O,ALL_PSD-Controller X SP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO3_OMSG_SP_MR000_HELP,

(SRIO3_OMSG_SP_MR001),17,X = SRIO Outbound Message SP Message Restriction,SRIO,SRIO_SRIO3_OMSG_SP_MR001_HELP
T,Reserved-Reserved,1,48,Hex,12,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,XMBOX_SP-Controller X SP enable XMBOX SP,Enable,Disable,49,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,CTLR_SP-Controller X SP enable controller SP,Enable,Disable,50,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,CTLR_FMP-Controller X SP enable controller FIRSTMP,Enable,Disable,51,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,CTLR_NMP-Controller X SP enable controller NFIRSTMP,Enable,Disable,52,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ID_SP-Controller X SP enable ID SP,Enable,Disable,53,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ID_FMP-Controller X SP enable ID FIRSTMP,Enable,Disable,54,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ID_NMP-Controller X SP enable ID NFIRSTMP,Enable,Disable,55,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ID_PSD-Controller X SP enable ID PSEUDO,Enable,Disable,56,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,MBOX_SP-Controller X SP enable MBOX SP,Enable,Disable,57,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,MBOX_FMP-Controller X SP enable MBOX FIRSTMP,Enable,Disable,58,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,MBOX_NMP-Controller X SP enable MBOX NFIRSTMP,Enable,Disable,59,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,MBOX_PSD-Controller X SP enable MBOX PSEUDO,Enable,Disable,60,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ALL_SP-Controller X SP enable all SP,Enable,Disable,61,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ALL_FMP-Controller X SP enable all FIRSTMP,Enable,Disable,62,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ALL_NMP-Controller X SP enable all NFIRSTMP,Enable,Disable,63,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,
O,ALL_PSD-Controller X SP enable all PSEUDO,Enable,Disable,64,1,SRIO_SRIO3_OMSG_SP_MR001_HELP,

(SRIO0_PRIO000_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO0_PRIO000_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_PRIO000_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO0_PRIO000_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO0_PRIO000_IN_USE_HELP,

(SRIO0_PRIO001_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO0_PRIO001_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_PRIO001_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO0_PRIO001_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO0_PRIO001_IN_USE_HELP,

(SRIO0_PRIO002_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO0_PRIO002_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_PRIO002_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO0_PRIO002_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO0_PRIO002_IN_USE_HELP,

(SRIO0_PRIO003_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO0_PRIO003_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_PRIO003_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO0_PRIO003_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO0_PRIO003_IN_USE_HELP,

(SRIO2_PRIO000_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO2_PRIO000_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_PRIO000_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO2_PRIO000_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO2_PRIO000_IN_USE_HELP,

(SRIO2_PRIO001_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO2_PRIO001_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_PRIO001_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO2_PRIO001_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO2_PRIO001_IN_USE_HELP,

(SRIO2_PRIO002_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO2_PRIO002_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_PRIO002_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO2_PRIO002_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO2_PRIO002_IN_USE_HELP,

(SRIO2_PRIO003_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO2_PRIO003_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_PRIO003_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO2_PRIO003_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO2_PRIO003_IN_USE_HELP,

(SRIO3_PRIO000_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO3_PRIO000_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_PRIO000_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO3_PRIO000_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO3_PRIO000_IN_USE_HELP,

(SRIO3_PRIO001_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO3_PRIO001_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_PRIO001_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO3_PRIO001_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO3_PRIO001_IN_USE_HELP,

(SRIO3_PRIO002_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO3_PRIO002_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_PRIO002_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO3_PRIO002_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO3_PRIO002_IN_USE_HELP,

(SRIO3_PRIO003_IN_USE),3,SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS,SRIO,SRIO_SRIO3_PRIO003_IN_USE_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_PRIO003_IN_USE_HELP,
T,END_CNT-Count of Packets with S2M_TYPES completed for this,33,16,Hex,4,SRIO_SRIO3_PRIO003_IN_USE_HELP,
T,START_CNT-Count of Packets with S2M_TYPES started for this,49,16,Hex,4,SRIO_SRIO3_PRIO003_IN_USE_HELP,

(SRIO0_RX_BELL),9,SRIO Receive Doorbell,SRIO,SRIO_SRIO0_RX_BELL_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO0_RX_BELL_HELP,
T,DATA-Information field from received doorbell,17,16,Hex,4,SRIO_SRIO0_RX_BELL_HELP,
T,SRC_ID-Doorbell Source Device ID[15:0],33,16,Hex,4,SRIO_SRIO0_RX_BELL_HELP,
T,COUNT-RX Bell FIFO Count,49,8,Hex,2,SRIO_SRIO0_RX_BELL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO0_RX_BELL_HELP,
O,DEST_ID-Destination Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO0_RX_BELL_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO0_RX_BELL_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO0_RX_BELL_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO0_RX_BELL_HELP,

(SRIO2_RX_BELL),9,SRIO Receive Doorbell,SRIO,SRIO_SRIO2_RX_BELL_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO2_RX_BELL_HELP,
T,DATA-Information field from received doorbell,17,16,Hex,4,SRIO_SRIO2_RX_BELL_HELP,
T,SRC_ID-Doorbell Source Device ID[15:0],33,16,Hex,4,SRIO_SRIO2_RX_BELL_HELP,
T,COUNT-RX Bell FIFO Count,49,8,Hex,2,SRIO_SRIO2_RX_BELL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO2_RX_BELL_HELP,
O,DEST_ID-Destination Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO2_RX_BELL_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO2_RX_BELL_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO2_RX_BELL_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO2_RX_BELL_HELP,

(SRIO3_RX_BELL),9,SRIO Receive Doorbell,SRIO,SRIO_SRIO3_RX_BELL_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO3_RX_BELL_HELP,
T,DATA-Information field from received doorbell,17,16,Hex,4,SRIO_SRIO3_RX_BELL_HELP,
T,SRC_ID-Doorbell Source Device ID[15:0],33,16,Hex,4,SRIO_SRIO3_RX_BELL_HELP,
T,COUNT-RX Bell FIFO Count,49,8,Hex,2,SRIO_SRIO3_RX_BELL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO3_RX_BELL_HELP,
O,DEST_ID-Destination Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO3_RX_BELL_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO3_RX_BELL_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO3_RX_BELL_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO3_RX_BELL_HELP,

(SRIO0_RX_BELL_SEQ),3,SRIO Receive Doorbell Sequence Count,SRIO,SRIO_SRIO0_RX_BELL_SEQ_HELP
T,Reserved-Reserved,1,24,Hex,6,SRIO_SRIO0_RX_BELL_SEQ_HELP,
T,COUNT-RX Bell FIFO Count,25,8,Hex,2,SRIO_SRIO0_RX_BELL_SEQ_HELP,
T,SEQ-32=bit Sequence \# associated with Doorbell Message,33,32,Hex,8,SRIO_SRIO0_RX_BELL_SEQ_HELP,

(SRIO2_RX_BELL_SEQ),3,SRIO Receive Doorbell Sequence Count,SRIO,SRIO_SRIO2_RX_BELL_SEQ_HELP
T,Reserved-Reserved,1,24,Hex,6,SRIO_SRIO2_RX_BELL_SEQ_HELP,
T,COUNT-RX Bell FIFO Count,25,8,Hex,2,SRIO_SRIO2_RX_BELL_SEQ_HELP,
T,SEQ-32=bit Sequence \# associated with Doorbell Message,33,32,Hex,8,SRIO_SRIO2_RX_BELL_SEQ_HELP,

(SRIO3_RX_BELL_SEQ),3,SRIO Receive Doorbell Sequence Count,SRIO,SRIO_SRIO3_RX_BELL_SEQ_HELP
T,Reserved-Reserved,1,24,Hex,6,SRIO_SRIO3_RX_BELL_SEQ_HELP,
T,COUNT-RX Bell FIFO Count,25,8,Hex,2,SRIO_SRIO3_RX_BELL_SEQ_HELP,
T,SEQ-32=bit Sequence \# associated with Doorbell Message,33,32,Hex,8,SRIO_SRIO3_RX_BELL_SEQ_HELP,

(SRIO0_RX_STATUS),9,SRIO Inbound Credits/Response Status,SRIO,SRIO_SRIO0_RX_STATUS_HELP
T,RTN_PR3-Number of pending Priority 3 Response Entries.,1,8,Hex,2,SRIO_SRIO0_RX_STATUS_HELP,
T,RTN_PR2-Number of pending Priority 2 Response Entries.,9,8,Hex,2,SRIO_SRIO0_RX_STATUS_HELP,
T,RTN_PR1-Number of pending Priority 1 Response Entries.,17,8,Hex,2,SRIO_SRIO0_RX_STATUS_HELP,
T,Reserved-Reserved,25,12,Hex,3,SRIO_SRIO0_RX_STATUS_HELP,
T,MBOX-Credits for Mailbox Data used in M2S.,37,4,Hex,1,SRIO_SRIO0_RX_STATUS_HELP,
T,COMP-Credits for Read Completions used in M2S.,41,8,Hex,2,SRIO_SRIO0_RX_STATUS_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO0_RX_STATUS_HELP,
T,N_POST-Credits for Read Requests used in M2S.,52,5,Hex,2,SRIO_SRIO0_RX_STATUS_HELP,
T,POST-Credits for Write Request Postings used in M2S.,57,8,Hex,2,SRIO_SRIO0_RX_STATUS_HELP,

(SRIO2_RX_STATUS),9,SRIO Inbound Credits/Response Status,SRIO,SRIO_SRIO2_RX_STATUS_HELP
T,RTN_PR3-Number of pending Priority 3 Response Entries.,1,8,Hex,2,SRIO_SRIO2_RX_STATUS_HELP,
T,RTN_PR2-Number of pending Priority 2 Response Entries.,9,8,Hex,2,SRIO_SRIO2_RX_STATUS_HELP,
T,RTN_PR1-Number of pending Priority 1 Response Entries.,17,8,Hex,2,SRIO_SRIO2_RX_STATUS_HELP,
T,Reserved-Reserved,25,12,Hex,3,SRIO_SRIO2_RX_STATUS_HELP,
T,MBOX-Credits for Mailbox Data used in M2S.,37,4,Hex,1,SRIO_SRIO2_RX_STATUS_HELP,
T,COMP-Credits for Read Completions used in M2S.,41,8,Hex,2,SRIO_SRIO2_RX_STATUS_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO2_RX_STATUS_HELP,
T,N_POST-Credits for Read Requests used in M2S.,52,5,Hex,2,SRIO_SRIO2_RX_STATUS_HELP,
T,POST-Credits for Write Request Postings used in M2S.,57,8,Hex,2,SRIO_SRIO2_RX_STATUS_HELP,

(SRIO3_RX_STATUS),9,SRIO Inbound Credits/Response Status,SRIO,SRIO_SRIO3_RX_STATUS_HELP
T,RTN_PR3-Number of pending Priority 3 Response Entries.,1,8,Hex,2,SRIO_SRIO3_RX_STATUS_HELP,
T,RTN_PR2-Number of pending Priority 2 Response Entries.,9,8,Hex,2,SRIO_SRIO3_RX_STATUS_HELP,
T,RTN_PR1-Number of pending Priority 1 Response Entries.,17,8,Hex,2,SRIO_SRIO3_RX_STATUS_HELP,
T,Reserved-Reserved,25,12,Hex,3,SRIO_SRIO3_RX_STATUS_HELP,
T,MBOX-Credits for Mailbox Data used in M2S.,37,4,Hex,1,SRIO_SRIO3_RX_STATUS_HELP,
T,COMP-Credits for Read Completions used in M2S.,41,8,Hex,2,SRIO_SRIO3_RX_STATUS_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO3_RX_STATUS_HELP,
T,N_POST-Credits for Read Requests used in M2S.,52,5,Hex,2,SRIO_SRIO3_RX_STATUS_HELP,
T,POST-Credits for Write Request Postings used in M2S.,57,8,Hex,2,SRIO_SRIO3_RX_STATUS_HELP,

(SRIO0_S2M_TYPE000),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE000_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE000_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE000_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE000_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE000_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE000_HELP,

(SRIO0_S2M_TYPE001),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE001_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE001_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE001_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE001_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE001_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE001_HELP,

(SRIO0_S2M_TYPE002),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE002_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE002_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE002_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE002_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE002_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE002_HELP,

(SRIO0_S2M_TYPE003),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE003_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE003_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE003_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE003_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE003_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE003_HELP,

(SRIO0_S2M_TYPE004),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE004_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE004_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE004_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE004_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE004_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE004_HELP,

(SRIO0_S2M_TYPE005),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE005_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE005_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE005_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE005_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE005_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE005_HELP,

(SRIO0_S2M_TYPE006),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE006_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE006_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE006_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE006_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE006_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE006_HELP,

(SRIO0_S2M_TYPE007),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE007_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE007_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE007_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE007_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE007_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE007_HELP,

(SRIO0_S2M_TYPE008),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE008_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE008_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE008_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE008_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE008_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE008_HELP,

(SRIO0_S2M_TYPE009),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE009_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE009_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE009_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE009_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE009_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE009_HELP,

(SRIO0_S2M_TYPE010),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE010_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE010_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE010_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE010_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE010_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE010_HELP,

(SRIO0_S2M_TYPE011),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE011_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE011_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE011_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE011_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE011_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE011_HELP,

(SRIO0_S2M_TYPE012),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE012_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE012_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE012_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE012_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE012_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE012_HELP,

(SRIO0_S2M_TYPE013),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE013_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE013_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE013_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE013_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE013_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE013_HELP,

(SRIO0_S2M_TYPE014),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE014_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE014_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE014_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE014_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE014_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE014_HELP,

(SRIO0_S2M_TYPE015),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO0_S2M_TYPE015_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO0_S2M_TYPE015_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO0_S2M_TYPE015_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO0_S2M_TYPE015_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO0_S2M_TYPE015_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO0_S2M_TYPE015_HELP,

(SRIO2_S2M_TYPE000),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE000_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE000_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE000_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE000_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE000_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE000_HELP,

(SRIO2_S2M_TYPE001),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE001_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE001_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE001_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE001_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE001_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE001_HELP,

(SRIO2_S2M_TYPE002),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE002_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE002_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE002_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE002_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE002_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE002_HELP,

(SRIO2_S2M_TYPE003),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE003_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE003_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE003_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE003_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE003_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE003_HELP,

(SRIO2_S2M_TYPE004),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE004_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE004_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE004_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE004_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE004_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE004_HELP,

(SRIO2_S2M_TYPE005),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE005_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE005_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE005_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE005_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE005_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE005_HELP,

(SRIO2_S2M_TYPE006),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE006_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE006_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE006_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE006_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE006_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE006_HELP,

(SRIO2_S2M_TYPE007),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE007_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE007_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE007_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE007_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE007_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE007_HELP,

(SRIO2_S2M_TYPE008),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE008_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE008_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE008_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE008_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE008_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE008_HELP,

(SRIO2_S2M_TYPE009),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE009_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE009_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE009_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE009_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE009_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE009_HELP,

(SRIO2_S2M_TYPE010),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE010_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE010_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE010_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE010_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE010_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE010_HELP,

(SRIO2_S2M_TYPE011),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE011_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE011_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE011_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE011_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE011_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE011_HELP,

(SRIO2_S2M_TYPE012),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE012_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE012_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE012_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE012_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE012_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE012_HELP,

(SRIO2_S2M_TYPE013),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE013_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE013_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE013_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE013_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE013_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE013_HELP,

(SRIO2_S2M_TYPE014),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE014_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE014_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE014_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE014_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE014_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE014_HELP,

(SRIO2_S2M_TYPE015),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO2_S2M_TYPE015_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO2_S2M_TYPE015_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO2_S2M_TYPE015_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO2_S2M_TYPE015_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO2_S2M_TYPE015_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO2_S2M_TYPE015_HELP,

(SRIO3_S2M_TYPE000),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE000_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE000_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE000_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE000_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE000_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE000_HELP,

(SRIO3_S2M_TYPE001),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE001_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE001_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE001_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE001_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE001_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE001_HELP,

(SRIO3_S2M_TYPE002),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE002_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE002_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE002_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE002_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE002_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE002_HELP,

(SRIO3_S2M_TYPE003),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE003_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE003_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE003_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE003_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE003_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE003_HELP,

(SRIO3_S2M_TYPE004),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE004_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE004_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE004_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE004_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE004_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE004_HELP,

(SRIO3_S2M_TYPE005),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE005_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE005_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE005_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE005_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE005_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE005_HELP,

(SRIO3_S2M_TYPE006),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE006_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE006_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE006_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE006_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE006_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE006_HELP,

(SRIO3_S2M_TYPE007),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE007_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE007_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE007_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE007_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE007_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE007_HELP,

(SRIO3_S2M_TYPE008),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE008_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE008_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE008_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE008_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE008_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE008_HELP,

(SRIO3_S2M_TYPE009),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE009_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE009_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE009_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE009_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE009_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE009_HELP,

(SRIO3_S2M_TYPE010),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE010_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE010_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE010_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE010_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE010_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE010_HELP,

(SRIO3_S2M_TYPE011),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE011_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE011_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE011_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE011_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE011_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE011_HELP,

(SRIO3_S2M_TYPE012),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE012_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE012_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE012_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE012_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE012_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE012_HELP,

(SRIO3_S2M_TYPE013),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE013_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE013_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE013_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE013_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE013_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE013_HELP,

(SRIO3_S2M_TYPE014),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE014_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE014_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE014_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE014_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE014_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE014_HELP,

(SRIO3_S2M_TYPE015),11,[0:15] = SLI to SRIO MAC Operation Type,SRIO,SRIO_SRIO3_S2M_TYPE015_HELP
T,Reserved-Reserved,1,45,Hex,12,SRIO_SRIO3_S2M_TYPE015_HELP,
T,WR_OP-sRIO operation for SLI/DPI writes,46,3,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,SRIO_SRIO3_S2M_TYPE015_HELP,
T,RD_OP-sRIO operation for SLI/DPI reads,50,3,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,
T,WR_PRIOR-Transaction Priority 0=3 used for writes,53,2,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,
T,RD_PRIOR-Transaction Priority 0=3 used for reads/ATOMICs,55,2,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,
T,Reserved-Reserved,57,2,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,
O,SRC_ID-Source ID,Enable,Disable,59,1,SRIO_SRIO3_S2M_TYPE015_HELP,
O,ID16-SRIO TT ID 0=8bit 1=16=bit,Enable,Disable,60,1,SRIO_SRIO3_S2M_TYPE015_HELP,
T,Reserved-Reserved,61,2,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,
T,IAOW_SEL-Internal Address Offset Width Select,63,2,Hex,1,SRIO_SRIO3_S2M_TYPE015_HELP,

(SRIO0_SEQ),2,SRIO Sequence Count,SRIO,SRIO_SRIO0_SEQ_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_SEQ_HELP,
T,SEQ-32=bit Sequence \#,33,32,Hex,8,SRIO_SRIO0_SEQ_HELP,

(SRIO2_SEQ),2,SRIO Sequence Count,SRIO,SRIO_SRIO2_SEQ_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_SEQ_HELP,
T,SEQ-32=bit Sequence \#,33,32,Hex,8,SRIO_SRIO2_SEQ_HELP,

(SRIO3_SEQ),2,SRIO Sequence Count,SRIO,SRIO_SRIO3_SEQ_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_SEQ_HELP,
T,SEQ-32=bit Sequence \#,33,32,Hex,8,SRIO_SRIO3_SEQ_HELP,

(SRIO0_STATUS_REG),3,13e20 reserved,SRIO,SRIO_SRIO0_STATUS_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,SRIO_SRIO0_STATUS_REG_HELP,
O,ACCESS-SRIO and SRIOMAINT Register Access.,Enable,Disable,63,1,SRIO_SRIO0_STATUS_REG_HELP,
O,SRIO-SRIO Port Enabled.,Enable,Disable,64,1,SRIO_SRIO0_STATUS_REG_HELP,

(SRIO2_STATUS_REG),3,13e20 reserved,SRIO,SRIO_SRIO2_STATUS_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,SRIO_SRIO2_STATUS_REG_HELP,
O,ACCESS-SRIO and SRIOMAINT Register Access.,Enable,Disable,63,1,SRIO_SRIO2_STATUS_REG_HELP,
O,SRIO-SRIO Port Enabled.,Enable,Disable,64,1,SRIO_SRIO2_STATUS_REG_HELP,

(SRIO3_STATUS_REG),3,13e20 reserved,SRIO,SRIO_SRIO3_STATUS_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,SRIO_SRIO3_STATUS_REG_HELP,
O,ACCESS-SRIO and SRIOMAINT Register Access.,Enable,Disable,63,1,SRIO_SRIO3_STATUS_REG_HELP,
O,SRIO-SRIO Port Enabled.,Enable,Disable,64,1,SRIO_SRIO3_STATUS_REG_HELP,

(SRIO0_TAG_CTRL),6,SRIO TAG Control,SRIO,SRIO_SRIO0_TAG_CTRL_HELP
T,Reserved-Reserved,1,47,Hex,12,SRIO_SRIO0_TAG_CTRL_HELP,
O,O_CLR-Manual OTAG Clear.  This bit manually resets the,Enable,Disable,48,1,SRIO_SRIO0_TAG_CTRL_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO0_TAG_CTRL_HELP,
T,OTAG-Number of Available Outbound Tags.  Tags are,52,5,Hex,2,SRIO_SRIO0_TAG_CTRL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO0_TAG_CTRL_HELP,
T,ITAG-Number of Available Inbound Tags.  Tags are,60,5,Hex,2,SRIO_SRIO0_TAG_CTRL_HELP,

(SRIO2_TAG_CTRL),6,SRIO TAG Control,SRIO,SRIO_SRIO2_TAG_CTRL_HELP
T,Reserved-Reserved,1,47,Hex,12,SRIO_SRIO2_TAG_CTRL_HELP,
O,O_CLR-Manual OTAG Clear.  This bit manually resets the,Enable,Disable,48,1,SRIO_SRIO2_TAG_CTRL_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO2_TAG_CTRL_HELP,
T,OTAG-Number of Available Outbound Tags.  Tags are,52,5,Hex,2,SRIO_SRIO2_TAG_CTRL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO2_TAG_CTRL_HELP,
T,ITAG-Number of Available Inbound Tags.  Tags are,60,5,Hex,2,SRIO_SRIO2_TAG_CTRL_HELP,

(SRIO3_TAG_CTRL),6,SRIO TAG Control,SRIO,SRIO_SRIO3_TAG_CTRL_HELP
T,Reserved-Reserved,1,47,Hex,12,SRIO_SRIO3_TAG_CTRL_HELP,
O,O_CLR-Manual OTAG Clear.  This bit manually resets the,Enable,Disable,48,1,SRIO_SRIO3_TAG_CTRL_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO3_TAG_CTRL_HELP,
T,OTAG-Number of Available Outbound Tags.  Tags are,52,5,Hex,2,SRIO_SRIO3_TAG_CTRL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO3_TAG_CTRL_HELP,
T,ITAG-Number of Available Inbound Tags.  Tags are,60,5,Hex,2,SRIO_SRIO3_TAG_CTRL_HELP,

(SRIO0_TLP_CREDITS),6,SRIO TLP Credits,SRIO,SRIO_SRIO0_TLP_CREDITS_HELP
T,Reserved-Reserved,1,36,Hex,9,SRIO_SRIO0_TLP_CREDITS_HELP,
T,MBOX-Credits for Mailbox Data used in M2S.,37,4,Hex,1,SRIO_SRIO0_TLP_CREDITS_HELP,
T,COMP-Credits for Read Completions used in M2S.,41,8,Hex,2,SRIO_SRIO0_TLP_CREDITS_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO0_TLP_CREDITS_HELP,
T,N_POST-Credits for Read Requests used in M2S.,52,5,Hex,2,SRIO_SRIO0_TLP_CREDITS_HELP,
T,POST-Credits for Write Request Postings used in M2S.,57,8,Hex,2,SRIO_SRIO0_TLP_CREDITS_HELP,

(SRIO2_TLP_CREDITS),6,SRIO TLP Credits,SRIO,SRIO_SRIO2_TLP_CREDITS_HELP
T,Reserved-Reserved,1,36,Hex,9,SRIO_SRIO2_TLP_CREDITS_HELP,
T,MBOX-Credits for Mailbox Data used in M2S.,37,4,Hex,1,SRIO_SRIO2_TLP_CREDITS_HELP,
T,COMP-Credits for Read Completions used in M2S.,41,8,Hex,2,SRIO_SRIO2_TLP_CREDITS_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO2_TLP_CREDITS_HELP,
T,N_POST-Credits for Read Requests used in M2S.,52,5,Hex,2,SRIO_SRIO2_TLP_CREDITS_HELP,
T,POST-Credits for Write Request Postings used in M2S.,57,8,Hex,2,SRIO_SRIO2_TLP_CREDITS_HELP,

(SRIO3_TLP_CREDITS),6,SRIO TLP Credits,SRIO,SRIO_SRIO3_TLP_CREDITS_HELP
T,Reserved-Reserved,1,36,Hex,9,SRIO_SRIO3_TLP_CREDITS_HELP,
T,MBOX-Credits for Mailbox Data used in M2S.,37,4,Hex,1,SRIO_SRIO3_TLP_CREDITS_HELP,
T,COMP-Credits for Read Completions used in M2S.,41,8,Hex,2,SRIO_SRIO3_TLP_CREDITS_HELP,
T,Reserved-Reserved,49,3,Hex,1,SRIO_SRIO3_TLP_CREDITS_HELP,
T,N_POST-Credits for Read Requests used in M2S.,52,5,Hex,2,SRIO_SRIO3_TLP_CREDITS_HELP,
T,POST-Credits for Write Request Postings used in M2S.,57,8,Hex,2,SRIO_SRIO3_TLP_CREDITS_HELP,

(SRIO0_TX_BELL),10,SRIO Transmit Doorbell,SRIO,SRIO_SRIO0_TX_BELL_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO0_TX_BELL_HELP,
T,DATA-Information field for next doorbell operation,17,16,Hex,4,SRIO_SRIO0_TX_BELL_HELP,
T,DEST_ID-Doorbell Destination Device ID[15:0],33,16,Hex,4,SRIO_SRIO0_TX_BELL_HELP,
T,Reserved-Reserved,49,7,Hex,2,SRIO_SRIO0_TX_BELL_HELP,
O,PENDING-Doorbell Transmit in Progress,Enable,Disable,56,1,SRIO_SRIO0_TX_BELL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO0_TX_BELL_HELP,
O,SRC_ID-Source Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO0_TX_BELL_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO0_TX_BELL_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO0_TX_BELL_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO0_TX_BELL_HELP,

(SRIO2_TX_BELL),10,SRIO Transmit Doorbell,SRIO,SRIO_SRIO2_TX_BELL_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO2_TX_BELL_HELP,
T,DATA-Information field for next doorbell operation,17,16,Hex,4,SRIO_SRIO2_TX_BELL_HELP,
T,DEST_ID-Doorbell Destination Device ID[15:0],33,16,Hex,4,SRIO_SRIO2_TX_BELL_HELP,
T,Reserved-Reserved,49,7,Hex,2,SRIO_SRIO2_TX_BELL_HELP,
O,PENDING-Doorbell Transmit in Progress,Enable,Disable,56,1,SRIO_SRIO2_TX_BELL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO2_TX_BELL_HELP,
O,SRC_ID-Source Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO2_TX_BELL_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO2_TX_BELL_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO2_TX_BELL_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO2_TX_BELL_HELP,

(SRIO3_TX_BELL),10,SRIO Transmit Doorbell,SRIO,SRIO_SRIO3_TX_BELL_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO3_TX_BELL_HELP,
T,DATA-Information field for next doorbell operation,17,16,Hex,4,SRIO_SRIO3_TX_BELL_HELP,
T,DEST_ID-Doorbell Destination Device ID[15:0],33,16,Hex,4,SRIO_SRIO3_TX_BELL_HELP,
T,Reserved-Reserved,49,7,Hex,2,SRIO_SRIO3_TX_BELL_HELP,
O,PENDING-Doorbell Transmit in Progress,Enable,Disable,56,1,SRIO_SRIO3_TX_BELL_HELP,
T,Reserved-Reserved,57,3,Hex,1,SRIO_SRIO3_TX_BELL_HELP,
O,SRC_ID-Source Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO3_TX_BELL_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO3_TX_BELL_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO3_TX_BELL_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO3_TX_BELL_HELP,

(SRIO0_TX_BELL_INFO),11,SRIO Transmit Doorbell Interrupt Information,SRIO,SRIO_SRIO0_TX_BELL_INFO_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO0_TX_BELL_INFO_HELP,
T,DATA-Information field from last doorbell operation,17,16,Hex,4,SRIO_SRIO0_TX_BELL_INFO_HELP,
T,DEST_ID-Doorbell Destination Device ID[15:0],33,16,Hex,4,SRIO_SRIO0_TX_BELL_INFO_HELP,
T,Reserved-Reserved,49,8,Hex,2,SRIO_SRIO0_TX_BELL_INFO_HELP,
O,TIMEOUT-Transmit Doorbell Failed with Timeout.,Enable,Disable,57,1,SRIO_SRIO0_TX_BELL_INFO_HELP,
O,ERROR-Transmit Doorbell Destination returned Error.,Enable,Disable,58,1,SRIO_SRIO0_TX_BELL_INFO_HELP,
O,RETRY-Transmit Doorbell Requests a retransmission.,Enable,Disable,59,1,SRIO_SRIO0_TX_BELL_INFO_HELP,
O,SRC_ID-Source Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO0_TX_BELL_INFO_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO0_TX_BELL_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO0_TX_BELL_INFO_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO0_TX_BELL_INFO_HELP,

(SRIO2_TX_BELL_INFO),11,SRIO Transmit Doorbell Interrupt Information,SRIO,SRIO_SRIO2_TX_BELL_INFO_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO2_TX_BELL_INFO_HELP,
T,DATA-Information field from last doorbell operation,17,16,Hex,4,SRIO_SRIO2_TX_BELL_INFO_HELP,
T,DEST_ID-Doorbell Destination Device ID[15:0],33,16,Hex,4,SRIO_SRIO2_TX_BELL_INFO_HELP,
T,Reserved-Reserved,49,8,Hex,2,SRIO_SRIO2_TX_BELL_INFO_HELP,
O,TIMEOUT-Transmit Doorbell Failed with Timeout.,Enable,Disable,57,1,SRIO_SRIO2_TX_BELL_INFO_HELP,
O,ERROR-Transmit Doorbell Destination returned Error.,Enable,Disable,58,1,SRIO_SRIO2_TX_BELL_INFO_HELP,
O,RETRY-Transmit Doorbell Requests a retransmission.,Enable,Disable,59,1,SRIO_SRIO2_TX_BELL_INFO_HELP,
O,SRC_ID-Source Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO2_TX_BELL_INFO_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO2_TX_BELL_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO2_TX_BELL_INFO_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO2_TX_BELL_INFO_HELP,

(SRIO3_TX_BELL_INFO),11,SRIO Transmit Doorbell Interrupt Information,SRIO,SRIO_SRIO3_TX_BELL_INFO_HELP
T,Reserved-Reserved,1,16,Hex,4,SRIO_SRIO3_TX_BELL_INFO_HELP,
T,DATA-Information field from last doorbell operation,17,16,Hex,4,SRIO_SRIO3_TX_BELL_INFO_HELP,
T,DEST_ID-Doorbell Destination Device ID[15:0],33,16,Hex,4,SRIO_SRIO3_TX_BELL_INFO_HELP,
T,Reserved-Reserved,49,8,Hex,2,SRIO_SRIO3_TX_BELL_INFO_HELP,
O,TIMEOUT-Transmit Doorbell Failed with Timeout.,Enable,Disable,57,1,SRIO_SRIO3_TX_BELL_INFO_HELP,
O,ERROR-Transmit Doorbell Destination returned Error.,Enable,Disable,58,1,SRIO_SRIO3_TX_BELL_INFO_HELP,
O,RETRY-Transmit Doorbell Requests a retransmission.,Enable,Disable,59,1,SRIO_SRIO3_TX_BELL_INFO_HELP,
O,SRC_ID-Source Device ID 0=Primary 1=Secondary,Enable,Disable,60,1,SRIO_SRIO3_TX_BELL_INFO_HELP,
O,ID16-Transaction Type 0=use ID[7:0] 1=use ID[15:0],Enable,Disable,61,1,SRIO_SRIO3_TX_BELL_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,SRIO_SRIO3_TX_BELL_INFO_HELP,
T,PRIORITY-Doorbell Priority,63,2,Hex,1,SRIO_SRIO3_TX_BELL_INFO_HELP,

(SRIO0_TX_CTRL),12,SRIO Transmit Control,SRIO,SRIO_SRIO0_TX_CTRL_HELP
T,Reserved-Reserved,1,11,Hex,3,SRIO_SRIO0_TX_CTRL_HELP,
T,TAG_TH2-Sets threshold for minimum number of OTAGs,12,5,Hex,2,SRIO_SRIO0_TX_CTRL_HELP,
T,Reserved-Reserved,17,3,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,
T,TAG_TH1-Sets threshold for minimum number of OTAGs,20,5,Hex,2,SRIO_SRIO0_TX_CTRL_HELP,
T,Reserved-Reserved,25,3,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,
T,TAG_TH0-Sets threshold for minimum number of OTAGs,28,5,Hex,2,SRIO_SRIO0_TX_CTRL_HELP,
T,Reserved-Reserved,33,12,Hex,3,SRIO_SRIO0_TX_CTRL_HELP,
T,TX_TH2-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),45,4,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,
T,Reserved-Reserved,49,4,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,
T,TX_TH1-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),53,4,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,
T,Reserved-Reserved,57,4,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,
T,TX_TH0-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),61,4,Hex,1,SRIO_SRIO0_TX_CTRL_HELP,

(SRIO2_TX_CTRL),12,SRIO Transmit Control,SRIO,SRIO_SRIO2_TX_CTRL_HELP
T,Reserved-Reserved,1,11,Hex,3,SRIO_SRIO2_TX_CTRL_HELP,
T,TAG_TH2-Sets threshold for minimum number of OTAGs,12,5,Hex,2,SRIO_SRIO2_TX_CTRL_HELP,
T,Reserved-Reserved,17,3,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,
T,TAG_TH1-Sets threshold for minimum number of OTAGs,20,5,Hex,2,SRIO_SRIO2_TX_CTRL_HELP,
T,Reserved-Reserved,25,3,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,
T,TAG_TH0-Sets threshold for minimum number of OTAGs,28,5,Hex,2,SRIO_SRIO2_TX_CTRL_HELP,
T,Reserved-Reserved,33,12,Hex,3,SRIO_SRIO2_TX_CTRL_HELP,
T,TX_TH2-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),45,4,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,
T,Reserved-Reserved,49,4,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,
T,TX_TH1-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),53,4,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,
T,Reserved-Reserved,57,4,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,
T,TX_TH0-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),61,4,Hex,1,SRIO_SRIO2_TX_CTRL_HELP,

(SRIO3_TX_CTRL),12,SRIO Transmit Control,SRIO,SRIO_SRIO3_TX_CTRL_HELP
T,Reserved-Reserved,1,11,Hex,3,SRIO_SRIO3_TX_CTRL_HELP,
T,TAG_TH2-Sets threshold for minimum number of OTAGs,12,5,Hex,2,SRIO_SRIO3_TX_CTRL_HELP,
T,Reserved-Reserved,17,3,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,
T,TAG_TH1-Sets threshold for minimum number of OTAGs,20,5,Hex,2,SRIO_SRIO3_TX_CTRL_HELP,
T,Reserved-Reserved,25,3,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,
T,TAG_TH0-Sets threshold for minimum number of OTAGs,28,5,Hex,2,SRIO_SRIO3_TX_CTRL_HELP,
T,Reserved-Reserved,33,12,Hex,3,SRIO_SRIO3_TX_CTRL_HELP,
T,TX_TH2-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),45,4,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,
T,Reserved-Reserved,49,4,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,
T,TX_TH1-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),53,4,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,
T,Reserved-Reserved,57,4,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,
T,TX_TH0-Reserved. (See SRIOMAINT(02..3)_IR_BUFFER_CONFIG2),61,4,Hex,1,SRIO_SRIO3_TX_CTRL_HELP,

(SRIO0_TX_EMPHASIS),2,SRIO TX Lane Emphasis,SRIO,SRIO_SRIO0_TX_EMPHASIS_HELP
T,Reserved-Reserved,1,60,Hex,15,SRIO_SRIO0_TX_EMPHASIS_HELP,
T,EMPH-Emphasis Value used for all lanes.  Default value,61,4,Hex,1,SRIO_SRIO0_TX_EMPHASIS_HELP,

(SRIO2_TX_EMPHASIS),2,SRIO TX Lane Emphasis,SRIO,SRIO_SRIO2_TX_EMPHASIS_HELP
T,Reserved-Reserved,1,60,Hex,15,SRIO_SRIO2_TX_EMPHASIS_HELP,
T,EMPH-Emphasis Value used for all lanes.  Default value,61,4,Hex,1,SRIO_SRIO2_TX_EMPHASIS_HELP,

(SRIO3_TX_EMPHASIS),2,SRIO TX Lane Emphasis,SRIO,SRIO_SRIO3_TX_EMPHASIS_HELP
T,Reserved-Reserved,1,60,Hex,15,SRIO_SRIO3_TX_EMPHASIS_HELP,
T,EMPH-Emphasis Value used for all lanes.  Default value,61,4,Hex,1,SRIO_SRIO3_TX_EMPHASIS_HELP,

(SRIO0_TX_STATUS),5,SRIO Outbound Credits/Ops Status,SRIO,SRIO_SRIO0_TX_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_TX_STATUS_HELP,
T,S2M_PR3-Number of pending S2M Priority 3 Entries.,33,8,Hex,2,SRIO_SRIO0_TX_STATUS_HELP,
T,S2M_PR2-Number of pending S2M Priority 2 Entries.,41,8,Hex,2,SRIO_SRIO0_TX_STATUS_HELP,
T,S2M_PR1-Number of pending S2M Priority 1 Entries.,49,8,Hex,2,SRIO_SRIO0_TX_STATUS_HELP,
T,S2M_PR0-Number of pending S2M Priority 0 Entries.,57,8,Hex,2,SRIO_SRIO0_TX_STATUS_HELP,

(SRIO2_TX_STATUS),5,SRIO Outbound Credits/Ops Status,SRIO,SRIO_SRIO2_TX_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_TX_STATUS_HELP,
T,S2M_PR3-Number of pending S2M Priority 3 Entries.,33,8,Hex,2,SRIO_SRIO2_TX_STATUS_HELP,
T,S2M_PR2-Number of pending S2M Priority 2 Entries.,41,8,Hex,2,SRIO_SRIO2_TX_STATUS_HELP,
T,S2M_PR1-Number of pending S2M Priority 1 Entries.,49,8,Hex,2,SRIO_SRIO2_TX_STATUS_HELP,
T,S2M_PR0-Number of pending S2M Priority 0 Entries.,57,8,Hex,2,SRIO_SRIO2_TX_STATUS_HELP,

(SRIO3_TX_STATUS),5,SRIO Outbound Credits/Ops Status,SRIO,SRIO_SRIO3_TX_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_TX_STATUS_HELP,
T,S2M_PR3-Number of pending S2M Priority 3 Entries.,33,8,Hex,2,SRIO_SRIO3_TX_STATUS_HELP,
T,S2M_PR2-Number of pending S2M Priority 2 Entries.,41,8,Hex,2,SRIO_SRIO3_TX_STATUS_HELP,
T,S2M_PR1-Number of pending S2M Priority 1 Entries.,49,8,Hex,2,SRIO_SRIO3_TX_STATUS_HELP,
T,S2M_PR0-Number of pending S2M Priority 0 Entries.,57,8,Hex,2,SRIO_SRIO3_TX_STATUS_HELP,

(SRIO0_WR_DONE_COUNTS),3,SRIO Outgoing Write Done Counts,SRIO,SRIO_SRIO0_WR_DONE_COUNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO0_WR_DONE_COUNTS_HELP,
T,BAD-Count of the final outbound NwriteR in the series,33,16,Hex,4,SRIO_SRIO0_WR_DONE_COUNTS_HELP,
T,GOOD-Count of the final outbound NwriteR in the series,49,16,Hex,4,SRIO_SRIO0_WR_DONE_COUNTS_HELP,

(SRIO2_WR_DONE_COUNTS),3,SRIO Outgoing Write Done Counts,SRIO,SRIO_SRIO2_WR_DONE_COUNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO2_WR_DONE_COUNTS_HELP,
T,BAD-Count of the final outbound NwriteR in the series,33,16,Hex,4,SRIO_SRIO2_WR_DONE_COUNTS_HELP,
T,GOOD-Count of the final outbound NwriteR in the series,49,16,Hex,4,SRIO_SRIO2_WR_DONE_COUNTS_HELP,

(SRIO3_WR_DONE_COUNTS),3,SRIO Outgoing Write Done Counts,SRIO,SRIO_SRIO3_WR_DONE_COUNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SRIO_SRIO3_WR_DONE_COUNTS_HELP,
T,BAD-Count of the final outbound NwriteR in the series,33,16,Hex,4,SRIO_SRIO3_WR_DONE_COUNTS_HELP,
T,GOOD-Count of the final outbound NwriteR in the series,49,16,Hex,4,SRIO_SRIO3_WR_DONE_COUNTS_HELP,

(TIM_MEM_DEBUG0),6,Type=RSL,TIM,TIM_TIM_MEM_DEBUG0_HELP
T,Reserved-Reserved,1,16,Hex,4,TIM_TIM_MEM_DEBUG0_HELP,
O,ENA-Ring timer enable,Enable,Disable,17,1,TIM_TIM_MEM_DEBUG0_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,TIM_TIM_MEM_DEBUG0_HELP,
T,COUNT-Time offset for the ring,19,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,
T,Reserved-Reserved,41,2,Hex,1,TIM_TIM_MEM_DEBUG0_HELP,
T,INTERVAL-Timer interval = 1,43,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,

(TIM_MEM_DEBUG1),3,Type=RSL,TIM,TIM_TIM_MEM_DEBUG1_HELP
T,BUCKET-Current bucket[12:0],1,13,Hex,4,TIM_TIM_MEM_DEBUG1_HELP,
T,BASE-Pointer[35:5] to bucket[0],14,31,Hex,8,TIM_TIM_MEM_DEBUG1_HELP,
T,BSIZE-Number of buckets = 1,45,20,Hex,5,TIM_TIM_MEM_DEBUG1_HELP,

(TIM_MEM_DEBUG2),5,Type=RSL,TIM,TIM_TIM_MEM_DEBUG2_HELP
T,Reserved-Reserved,1,40,Hex,10,TIM_TIM_MEM_DEBUG2_HELP,
T,CPOOL-Free list used to free chunks,41,3,Hex,1,TIM_TIM_MEM_DEBUG2_HELP,
T,CSIZE-Number of words per chunk,44,13,Hex,4,TIM_TIM_MEM_DEBUG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,TIM_TIM_MEM_DEBUG2_HELP,
T,BUCKET-Current bucket[19:13],58,7,Hex,2,TIM_TIM_MEM_DEBUG2_HELP,

(TIM_MEM_RING0),4,Type=RSL,TIM,TIM_TIM_MEM_RING0_HELP
T,Reserved-Reserved,1,9,Hex,3,TIM_TIM_MEM_RING0_HELP,
T,FIRST_BUCKET-Pointer[35:5] to bucket[0],10,31,Hex,8,TIM_TIM_MEM_RING0_HELP,
T,NUM_BUCKETS-Number of buckets = 1,41,20,Hex,5,TIM_TIM_MEM_RING0_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING0_HELP,

(TIM_MEM_RING1),6,Type=RSL,TIM,TIM_TIM_MEM_RING1_HELP
T,Reserved-Reserved,1,21,Hex,6,TIM_TIM_MEM_RING1_HELP,
O,ENABLE-Ring timer enable,Enable,Disable,22,1,TIM_TIM_MEM_RING1_HELP,
T,POOL-Free list used to free chunks,23,3,Hex,1,TIM_TIM_MEM_RING1_HELP,
T,WORDS_PER_CHUNK-Number of words per chunk,26,13,Hex,4,TIM_TIM_MEM_RING1_HELP,
T,INTERVAL-Timer interval = 1 measured in 1024 cycle ticks,39,22,Hex,6,TIM_TIM_MEM_RING1_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING1_HELP,

(TIM_REG_BIST_RESULT),4,Type=RSL,TIM,TIM_TIM_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,60,Hex,15,TIM_TIM_REG_BIST_RESULT_HELP,
T,STA-BiST result of the STA   memories (0=pass !0=fail),61,2,Hex,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,NCB-BiST result of the NCB   memories (0=pass !0=fail),Enable,Disable,63,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,CTL-BiST result of the CTL   memories (0=pass !0=fail),Enable,Disable,64,1,TIM_TIM_REG_BIST_RESULT_HELP,

(TIM_REG_ERROR),2,Type=RSL,TIM,TIM_TIM_REG_ERROR_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_ERROR_HELP,
T,MASK-Bit mask indicating the rings in error,49,16,Hex,4,TIM_TIM_REG_ERROR_HELP,

(TIM_REG_FLAGS),4,Type=RSL,TIM,TIM_TIM_REG_FLAGS_HELP
T,Reserved-Reserved,1,61,Hex,16,TIM_TIM_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse for free=running structures,Enable,Disable,62,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_DWB-Enables non=zero DonwWriteBacks when set,Enable,Disable,63,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_TIMERS-Enables the TIM section when set,Enable,Disable,64,1,TIM_TIM_REG_FLAGS_HELP,

(TIM_REG_INT_MASK),2,Type=RSL,TIM,TIM_TIM_REG_INT_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_INT_MASK_HELP,
T,MASK-Bit mask corresponding to TIM_REG_ERROR.MASK above,49,16,Hex,4,TIM_TIM_REG_INT_MASK_HELP,

(TIM_REG_READ_IDX),3,Type=RSL,TIM,TIM_TIM_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,

(TRA0_BIST_STATUS),2,Trace Buffer BiST Status,TRA,TRA_TRA0_BIST_STATUS_HELP
T,Reserved-Reserved,1,63,Hex,16,TRA_TRA0_BIST_STATUS_HELP,
O,TDF-Bist Results for TCF memory,Enable,Disable,64,1,TRA_TRA0_BIST_STATUS_HELP,

(TRA0_CTL),14,Trace Buffer Control,TRA,TRA_TRA0_CTL_HELP
T,Reserved-Reserved,1,47,Hex,12,TRA_TRA0_CTL_HELP,
O,RDAT_MD-TRA_READ_DAT mode bit,Enable,Disable,48,1,TRA_TRA0_CTL_HELP,
O,CLKALWAYS-Conditional clock enable,Enable,Disable,49,1,TRA_TRA0_CTL_HELP,
O,IGNORE_O-Ignore overflow during wrap mode,Enable,Disable,50,1,TRA_TRA0_CTL_HELP,
O,MCD0_ENA-MCD0 enable,Enable,Disable,51,1,TRA_TRA0_CTL_HELP,
O,MCD0_THR-MCD0_threshold,Enable,Disable,52,1,TRA_TRA0_CTL_HELP,
O,MCD0_TRG-MCD0_trigger,Enable,Disable,53,1,TRA_TRA0_CTL_HELP,
O,CIU_THR-CIU_threshold,Enable,Disable,54,1,TRA_TRA0_CTL_HELP,
O,CIU_TRG-CIU_trigger,Enable,Disable,55,1,TRA_TRA0_CTL_HELP,
T,FULL_THR-Full Threshhold,56,2,Hex,1,TRA_TRA0_CTL_HELP,
T,TIME_GRN-Timestamp granularity,58,3,Hex,1,TRA_TRA0_CTL_HELP,
T,TRIG_CTL-Trigger Control,61,2,Hex,1,TRA_TRA0_CTL_HELP,
O,WRAP-Wrap mode,Enable,Disable,63,1,TRA_TRA0_CTL_HELP,
O,ENA-Enable Trace,Enable,Disable,64,1,TRA_TRA0_CTL_HELP,

(TRA0_CYCLES_SINCE),3,Trace Buffer Cycles Since Last Write Read/Write pointers,TRA,TRA_TRA0_CYCLES_SINCE_HELP
T,CYCLES-Cycles since the last entry was written,1,48,Hex,12,TRA_TRA0_CYCLES_SINCE_HELP,
T,RPTR-Read pointer,49,8,Hex,2,TRA_TRA0_CYCLES_SINCE_HELP,
T,WPTR-Write pointer,57,8,Hex,2,TRA_TRA0_CYCLES_SINCE_HELP,

(TRA0_CYCLES_SINCE1),5,Trace Buffer Cycles Since Last Write Read/Write pointers,TRA,TRA_TRA0_CYCLES_SINCE1_HELP
T,CYCLES-Cycles since the last entry was written,1,40,Hex,10,TRA_TRA0_CYCLES_SINCE1_HELP,
T,Reserved-Reserved,41,2,Hex,1,TRA_TRA0_CYCLES_SINCE1_HELP,
T,RPTR-Read pointer,43,10,Hex,3,TRA_TRA0_CYCLES_SINCE1_HELP,
T,Reserved-Reserved,53,2,Hex,1,TRA_TRA0_CYCLES_SINCE1_HELP,
T,WPTR-Write pointer,55,10,Hex,3,TRA_TRA0_CYCLES_SINCE1_HELP,

(TRA0_FILT_ADR_ADR),2,Trace Buffer Filter Address Address,TRA,TRA_TRA0_FILT_ADR_ADR_HELP
T,Reserved-Reserved,1,26,Hex,7,TRA_TRA0_FILT_ADR_ADR_HELP,
T,ADR-Unmasked Address,27,38,Hex,10,TRA_TRA0_FILT_ADR_ADR_HELP,

(TRA0_FILT_ADR_MSK),2,Trace Buffer Filter Address Mask,TRA,TRA_TRA0_FILT_ADR_MSK_HELP
T,Reserved-Reserved,1,26,Hex,7,TRA_TRA0_FILT_ADR_MSK_HELP,
T,ADR-Address Mask,27,38,Hex,10,TRA_TRA0_FILT_ADR_MSK_HELP,

(TRA0_FILT_CMD),57,Trace Buffer Filter Command Mask,TRA,TRA_TRA0_FILT_CMD_HELP
O,SAA64-Enable SAA64 tracing,Enable,Disable,1,1,TRA_TRA0_FILT_CMD_HELP,
O,SAA32-Enable SAA32 tracing,Enable,Disable,2,1,TRA_TRA0_FILT_CMD_HELP,
T,Reserved-Reserved,3,2,Hex,1,TRA_TRA0_FILT_CMD_HELP,
O,FAA64-Enable FAA64 tracing,Enable,Disable,5,1,TRA_TRA0_FILT_CMD_HELP,
O,FAA32-Enable FAA32 tracing,Enable,Disable,6,1,TRA_TRA0_FILT_CMD_HELP,
T,Reserved-Reserved,7,2,Hex,1,TRA_TRA0_FILT_CMD_HELP,
O,DECR64-Enable DECR64  tracing,Enable,Disable,9,1,TRA_TRA0_FILT_CMD_HELP,
O,DECR32-Enable DECR32  tracing,Enable,Disable,10,1,TRA_TRA0_FILT_CMD_HELP,
O,DECR16-Enable DECR16  tracing,Enable,Disable,11,1,TRA_TRA0_FILT_CMD_HELP,
O,DECR8-Enable DECR8   tracing,Enable,Disable,12,1,TRA_TRA0_FILT_CMD_HELP,
O,INCR64-Enable INCR64  tracing,Enable,Disable,13,1,TRA_TRA0_FILT_CMD_HELP,
O,INCR32-Enable INCR32  tracing,Enable,Disable,14,1,TRA_TRA0_FILT_CMD_HELP,
O,INCR16-Enable INCR16  tracing,Enable,Disable,15,1,TRA_TRA0_FILT_CMD_HELP,
O,INCR8-Enable INCR8   tracing,Enable,Disable,16,1,TRA_TRA0_FILT_CMD_HELP,
O,CLR64-Enable CLR64   tracing,Enable,Disable,17,1,TRA_TRA0_FILT_CMD_HELP,
O,CLR32-Enable CLR32   tracing,Enable,Disable,18,1,TRA_TRA0_FILT_CMD_HELP,
O,CLR16-Enable CLR16   tracing,Enable,Disable,19,1,TRA_TRA0_FILT_CMD_HELP,
O,CLR8-Enable CLR8    tracing,Enable,Disable,20,1,TRA_TRA0_FILT_CMD_HELP,
O,SET64-Enable SET64   tracing,Enable,Disable,21,1,TRA_TRA0_FILT_CMD_HELP,
O,SET32-Enable SET32   tracing,Enable,Disable,22,1,TRA_TRA0_FILT_CMD_HELP,
O,SET16-Enable SET16   tracing,Enable,Disable,23,1,TRA_TRA0_FILT_CMD_HELP,
O,SET8-Enable SET8    tracing,Enable,Disable,24,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBST64-Enable IOBST64 tracing,Enable,Disable,25,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBST32-Enable IOBST32 tracing,Enable,Disable,26,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBST16-Enable IOBST16 tracing,Enable,Disable,27,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBST8-Enable IOBST8  tracing,Enable,Disable,28,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,29,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,30,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,31,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,32,1,TRA_TRA0_FILT_CMD_HELP,
O,LCKL2-Enable LCKL2   tracing,Enable,Disable,33,1,TRA_TRA0_FILT_CMD_HELP,
O,WBL2-Enable WBL2    tracing,Enable,Disable,34,1,TRA_TRA0_FILT_CMD_HELP,
O,WBIL2-Enable WBIL2   tracing,Enable,Disable,35,1,TRA_TRA0_FILT_CMD_HELP,
O,INVL2-Enable INVL2   tracing,Enable,Disable,36,1,TRA_TRA0_FILT_CMD_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,TRA_TRA0_FILT_CMD_HELP,
O,STGL2I-Enable STGL2I  tracing,Enable,Disable,38,1,TRA_TRA0_FILT_CMD_HELP,
O,LTGL2I-Enable LTGL2I  tracing,Enable,Disable,39,1,TRA_TRA0_FILT_CMD_HELP,
O,WBIL2I-Enable WBIL2I  tracing,Enable,Disable,40,1,TRA_TRA0_FILT_CMD_HELP,
O,FAS64-Enable FAS64   tracing,Enable,Disable,41,1,TRA_TRA0_FILT_CMD_HELP,
O,FAS32-Enable FAS32   tracing,Enable,Disable,42,1,TRA_TRA0_FILT_CMD_HELP,
O,STTIL1-Enable STTIL1  tracing,Enable,Disable,43,1,TRA_TRA0_FILT_CMD_HELP,
O,STFIL1-Enable STFIL1  tracing,Enable,Disable,44,1,TRA_TRA0_FILT_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,45,1,TRA_TRA0_FILT_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,46,1,TRA_TRA0_FILT_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,47,1,TRA_TRA0_FILT_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,48,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_FILT_CMD_HELP,
T,Reserved-Reserved,50,5,Hex,2,TRA_TRA0_FILT_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,55,1,TRA_TRA0_FILT_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,56,1,TRA_TRA0_FILT_CMD_HELP,
T,Reserved-Reserved,57,2,Hex,1,TRA_TRA0_FILT_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,59,1,TRA_TRA0_FILT_CMD_HELP,
O,RPL2-Enable RPL2    tracing,Enable,Disable,60,1,TRA_TRA0_FILT_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,61,1,TRA_TRA0_FILT_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,62,1,TRA_TRA0_FILT_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,63,1,TRA_TRA0_FILT_CMD_HELP,
O,NOP-Enable NOP     tracing,Enable,Disable,64,1,TRA_TRA0_FILT_CMD_HELP,

(TRA0_FILT_DID),20,Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_FILT_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_FILT_DID_HELP,
O,ILLEGAL5-Illegal destinations,Enable,Disable,33,1,TRA_TRA0_FILT_DID_HELP,
O,FAU-Enable tracing of FAU accesses,Enable,Disable,34,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL4-Illegal destinations,35,2,Hex,1,TRA_TRA0_FILT_DID_HELP,
O,DPI-Enable tracing of DPI accesses,Enable,Disable,37,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL-Illegal destinations,38,12,Hex,3,TRA_TRA0_FILT_DID_HELP,
O,RAD-Enable tracing of RAD accesses,Enable,Disable,50,1,TRA_TRA0_FILT_DID_HELP,
O,USB0-Enable tracing of USB0 accesses,Enable,Disable,51,1,TRA_TRA0_FILT_DID_HELP,
O,POW-Enable tracing of requests to POW,Enable,Disable,52,1,TRA_TRA0_FILT_DID_HELP,
O,ILLEGAL2-Illegal destination,Enable,Disable,53,1,TRA_TRA0_FILT_DID_HELP,
O,PKO-Enable tracing of PKO accesses,Enable,Disable,54,1,TRA_TRA0_FILT_DID_HELP,
O,IPD-Enable tracing of IPD CSR accesses,Enable,Disable,55,1,TRA_TRA0_FILT_DID_HELP,
O,RNG-Enable tracing of requests to RNG,Enable,Disable,56,1,TRA_TRA0_FILT_DID_HELP,
O,ZIP-Enable tracing of requests to ZIP,Enable,Disable,57,1,TRA_TRA0_FILT_DID_HELP,
O,DFA-Enable tracing of requests to DFA,Enable,Disable,58,1,TRA_TRA0_FILT_DID_HELP,
O,FPA-Enable tracing of requests to FPA,Enable,Disable,59,1,TRA_TRA0_FILT_DID_HELP,
O,KEY-Enable tracing of requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_FILT_DID_HELP,
O,SLI-Enable tracing of requests to SLI and RSL=type,Enable,Disable,61,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_FILT_DID_HELP,
O,MIO-Enable tracing of MIO accesses,Enable,Disable,64,1,TRA_TRA0_FILT_DID_HELP,

(TRA0_FILT_SID),7,Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_FILT_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_FILT_SID_HELP,
O,DWB-Enable tracing of requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_FILT_SID_HELP,
O,IOBREQ-Enable tracing of requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_FILT_SID_HELP,
O,PKO-Enable tracing of read requests from PKO,Enable,Disable,47,1,TRA_TRA0_FILT_SID_HELP,
O,PKI-Enable tracing of write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_FILT_SID_HELP,
T,Reserved-Reserved,49,6,Hex,2,TRA_TRA0_FILT_SID_HELP,
T,PP-Enable tracing from PP[N] with matching SourceID,55,10,Hex,3,TRA_TRA0_FILT_SID_HELP,

(TRA0_INT_STATUS),5,Trace Buffer Interrupt Status,TRA,TRA_TRA0_INT_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,TRA_TRA0_INT_STATUS_HELP,
O,MCD0_THR-MCD0 full threshold interrupt status,Enable,Disable,61,1,TRA_TRA0_INT_STATUS_HELP,
O,MCD0_TRG-MCD0 end trigger interrupt status,Enable,Disable,62,1,TRA_TRA0_INT_STATUS_HELP,
O,CIU_THR-CIU full threshold interrupt status,Enable,Disable,63,1,TRA_TRA0_INT_STATUS_HELP,
O,CIU_TRG-CIU end trigger interrupt status,Enable,Disable,64,1,TRA_TRA0_INT_STATUS_HELP,

(TRA0_READ_DAT),1,Trace Buffer Read Data,TRA,TRA_TRA0_READ_DAT_HELP
T,DATA-Trace buffer data for current entry,1,64,Hex,16,TRA_TRA0_READ_DAT_HELP,

(TRA0_READ_DAT_HI),2,Trace Buffer Read Data- upper 5 bits do not use if TRA_CTL[16]==0,TRA,TRA_TRA0_READ_DAT_HI_HELP
T,Reserved-Reserved,1,59,Hex,15,TRA_TRA0_READ_DAT_HI_HELP,
T,DATA-Trace buffer data[68:64] for current entry,60,5,Hex,2,TRA_TRA0_READ_DAT_HI_HELP,

(TRA0_TRIG0_ADR_ADR),2,Trace Buffer Filter Address Address,TRA,TRA_TRA0_TRIG0_ADR_ADR_HELP
T,Reserved-Reserved,1,26,Hex,7,TRA_TRA0_TRIG0_ADR_ADR_HELP,
T,ADR-Unmasked Address,27,38,Hex,10,TRA_TRA0_TRIG0_ADR_ADR_HELP,

(TRA0_TRIG0_ADR_MSK),2,Trace Buffer Filter Address Mask,TRA,TRA_TRA0_TRIG0_ADR_MSK_HELP
T,Reserved-Reserved,1,26,Hex,7,TRA_TRA0_TRIG0_ADR_MSK_HELP,
T,ADR-Address Mask,27,38,Hex,10,TRA_TRA0_TRIG0_ADR_MSK_HELP,

(TRA0_TRIG0_CMD),57,Trace Buffer Filter Command Mask,TRA,TRA_TRA0_TRIG0_CMD_HELP
O,SAA64-Enable SAA64 tracing,Enable,Disable,1,1,TRA_TRA0_TRIG0_CMD_HELP,
O,SAA32-Enable SAA32 tracing,Enable,Disable,2,1,TRA_TRA0_TRIG0_CMD_HELP,
T,Reserved-Reserved,3,2,Hex,1,TRA_TRA0_TRIG0_CMD_HELP,
O,FAA64-Enable FAA64 tracing,Enable,Disable,5,1,TRA_TRA0_TRIG0_CMD_HELP,
O,FAA32-Enable FAA32 tracing,Enable,Disable,6,1,TRA_TRA0_TRIG0_CMD_HELP,
T,Reserved-Reserved,7,2,Hex,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DECR64-Enable DECR64  tracing,Enable,Disable,9,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DECR32-Enable DECR32  tracing,Enable,Disable,10,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DECR16-Enable DECR16  tracing,Enable,Disable,11,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DECR8-Enable DECR8   tracing,Enable,Disable,12,1,TRA_TRA0_TRIG0_CMD_HELP,
O,INCR64-Enable INCR64  tracing,Enable,Disable,13,1,TRA_TRA0_TRIG0_CMD_HELP,
O,INCR32-Enable INCR32  tracing,Enable,Disable,14,1,TRA_TRA0_TRIG0_CMD_HELP,
O,INCR16-Enable INCR16  tracing,Enable,Disable,15,1,TRA_TRA0_TRIG0_CMD_HELP,
O,INCR8-Enable INCR8   tracing,Enable,Disable,16,1,TRA_TRA0_TRIG0_CMD_HELP,
O,CLR64-Enable CLR64   tracing,Enable,Disable,17,1,TRA_TRA0_TRIG0_CMD_HELP,
O,CLR32-Enable CLR32   tracing,Enable,Disable,18,1,TRA_TRA0_TRIG0_CMD_HELP,
O,CLR16-Enable CLR16   tracing,Enable,Disable,19,1,TRA_TRA0_TRIG0_CMD_HELP,
O,CLR8-Enable CLR8    tracing,Enable,Disable,20,1,TRA_TRA0_TRIG0_CMD_HELP,
O,SET64-Enable SET64   tracing,Enable,Disable,21,1,TRA_TRA0_TRIG0_CMD_HELP,
O,SET32-Enable SET32   tracing,Enable,Disable,22,1,TRA_TRA0_TRIG0_CMD_HELP,
O,SET16-Enable SET16   tracing,Enable,Disable,23,1,TRA_TRA0_TRIG0_CMD_HELP,
O,SET8-Enable SET8    tracing,Enable,Disable,24,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBST64-Enable IOBST64 tracing,Enable,Disable,25,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBST32-Enable IOBST32 tracing,Enable,Disable,26,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBST16-Enable IOBST16 tracing,Enable,Disable,27,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBST8-Enable IOBST8  tracing,Enable,Disable,28,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,29,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,30,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,31,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,32,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LCKL2-Enable LCKL2   tracing,Enable,Disable,33,1,TRA_TRA0_TRIG0_CMD_HELP,
O,WBL2-Enable WBL2    tracing,Enable,Disable,34,1,TRA_TRA0_TRIG0_CMD_HELP,
O,WBIL2-Enable WBIL2   tracing,Enable,Disable,35,1,TRA_TRA0_TRIG0_CMD_HELP,
O,INVL2-Enable INVL2   tracing,Enable,Disable,36,1,TRA_TRA0_TRIG0_CMD_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STGL2I-Enable STGL2I  tracing,Enable,Disable,38,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LTGL2I-Enable LTGL2I  tracing,Enable,Disable,39,1,TRA_TRA0_TRIG0_CMD_HELP,
O,WBIL2I-Enable WBIL2I  tracing,Enable,Disable,40,1,TRA_TRA0_TRIG0_CMD_HELP,
O,FAS64-Enable FAS64   tracing,Enable,Disable,41,1,TRA_TRA0_TRIG0_CMD_HELP,
O,FAS32-Enable FAS32   tracing,Enable,Disable,42,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STTIL1-Enable STTIL1  tracing,Enable,Disable,43,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STFIL1-Enable STFIL1  tracing,Enable,Disable,44,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,45,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,46,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,47,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,48,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_TRIG0_CMD_HELP,
T,Reserved-Reserved,50,5,Hex,2,TRA_TRA0_TRIG0_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,55,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,56,1,TRA_TRA0_TRIG0_CMD_HELP,
T,Reserved-Reserved,57,2,Hex,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,59,1,TRA_TRA0_TRIG0_CMD_HELP,
O,RPL2-Enable RPL2    tracing,Enable,Disable,60,1,TRA_TRA0_TRIG0_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,61,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,62,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,63,1,TRA_TRA0_TRIG0_CMD_HELP,
O,NOP-Enable NOP     tracing,Enable,Disable,64,1,TRA_TRA0_TRIG0_CMD_HELP,

(TRA0_TRIG0_DID),20,Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_TRIG0_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_TRIG0_DID_HELP,
O,ILLEGAL5-Illegal destinations,Enable,Disable,33,1,TRA_TRA0_TRIG0_DID_HELP,
O,FAU-Enable triggering on FAU accesses,Enable,Disable,34,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL4-Illegal destinations,35,2,Hex,1,TRA_TRA0_TRIG0_DID_HELP,
O,DPI-Enable triggering on DPI accesses,Enable,Disable,37,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL-Illegal destinations,38,12,Hex,3,TRA_TRA0_TRIG0_DID_HELP,
O,RAD-Enable triggering on RAD accesses,Enable,Disable,50,1,TRA_TRA0_TRIG0_DID_HELP,
O,USB0-Enable triggering on USB0 accesses,Enable,Disable,51,1,TRA_TRA0_TRIG0_DID_HELP,
O,POW-Enable triggering on requests to POW,Enable,Disable,52,1,TRA_TRA0_TRIG0_DID_HELP,
O,ILLEGAL2-Illegal destination,Enable,Disable,53,1,TRA_TRA0_TRIG0_DID_HELP,
O,PKO-Enable triggering on PKO accesses,Enable,Disable,54,1,TRA_TRA0_TRIG0_DID_HELP,
O,IPD-Enable triggering on IPD CSR accesses,Enable,Disable,55,1,TRA_TRA0_TRIG0_DID_HELP,
O,RNG-Enable triggering on requests to RNG,Enable,Disable,56,1,TRA_TRA0_TRIG0_DID_HELP,
O,ZIP-Enable triggering on requests to ZIP,Enable,Disable,57,1,TRA_TRA0_TRIG0_DID_HELP,
O,DFA-Enable triggering on requests to DFA,Enable,Disable,58,1,TRA_TRA0_TRIG0_DID_HELP,
O,FPA-Enable triggering on requests to FPA,Enable,Disable,59,1,TRA_TRA0_TRIG0_DID_HELP,
O,KEY-Enable triggering on requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_TRIG0_DID_HELP,
O,SLI-Enable triggering on requests to SLI and RSL=type,Enable,Disable,61,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_TRIG0_DID_HELP,
O,MIO-Enable triggering on MIO accesses,Enable,Disable,64,1,TRA_TRA0_TRIG0_DID_HELP,

(TRA0_TRIG0_SID),7,Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_TRIG0_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_TRIG0_SID_HELP,
O,DWB-Enable triggering on requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_TRIG0_SID_HELP,
O,IOBREQ-Enable triggering on requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_TRIG0_SID_HELP,
O,PKO-Enable triggering on read requests from PKO,Enable,Disable,47,1,TRA_TRA0_TRIG0_SID_HELP,
O,PKI-Enable triggering on write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_TRIG0_SID_HELP,
T,Reserved-Reserved,49,6,Hex,2,TRA_TRA0_TRIG0_SID_HELP,
T,PP-Enable triggering from PP[N] with matching SourceID,55,10,Hex,3,TRA_TRA0_TRIG0_SID_HELP,

(TRA0_TRIG1_ADR_ADR),2,Trace Buffer Filter Address Address,TRA,TRA_TRA0_TRIG1_ADR_ADR_HELP
T,Reserved-Reserved,1,26,Hex,7,TRA_TRA0_TRIG1_ADR_ADR_HELP,
T,ADR-Unmasked Address,27,38,Hex,10,TRA_TRA0_TRIG1_ADR_ADR_HELP,

(TRA0_TRIG1_ADR_MSK),2,Trace Buffer Filter Address Mask,TRA,TRA_TRA0_TRIG1_ADR_MSK_HELP
T,Reserved-Reserved,1,26,Hex,7,TRA_TRA0_TRIG1_ADR_MSK_HELP,
T,ADR-Address Mask,27,38,Hex,10,TRA_TRA0_TRIG1_ADR_MSK_HELP,

(TRA0_TRIG1_CMD),57,Trace Buffer Filter Command Mask,TRA,TRA_TRA0_TRIG1_CMD_HELP
O,SAA64-Enable SAA64 tracing,Enable,Disable,1,1,TRA_TRA0_TRIG1_CMD_HELP,
O,SAA32-Enable SAA32 tracing,Enable,Disable,2,1,TRA_TRA0_TRIG1_CMD_HELP,
T,Reserved-Reserved,3,2,Hex,1,TRA_TRA0_TRIG1_CMD_HELP,
O,FAA64-Enable FAA64 tracing,Enable,Disable,5,1,TRA_TRA0_TRIG1_CMD_HELP,
O,FAA32-Enable FAA32 tracing,Enable,Disable,6,1,TRA_TRA0_TRIG1_CMD_HELP,
T,Reserved-Reserved,7,2,Hex,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DECR64-Enable DECR64  tracing,Enable,Disable,9,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DECR32-Enable DECR32  tracing,Enable,Disable,10,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DECR16-Enable DECR16  tracing,Enable,Disable,11,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DECR8-Enable DECR8   tracing,Enable,Disable,12,1,TRA_TRA0_TRIG1_CMD_HELP,
O,INCR64-Enable INCR64  tracing,Enable,Disable,13,1,TRA_TRA0_TRIG1_CMD_HELP,
O,INCR32-Enable INCR32  tracing,Enable,Disable,14,1,TRA_TRA0_TRIG1_CMD_HELP,
O,INCR16-Enable INCR16  tracing,Enable,Disable,15,1,TRA_TRA0_TRIG1_CMD_HELP,
O,INCR8-Enable INCR8   tracing,Enable,Disable,16,1,TRA_TRA0_TRIG1_CMD_HELP,
O,CLR64-Enable CLR64   tracing,Enable,Disable,17,1,TRA_TRA0_TRIG1_CMD_HELP,
O,CLR32-Enable CLR32   tracing,Enable,Disable,18,1,TRA_TRA0_TRIG1_CMD_HELP,
O,CLR16-Enable CLR16   tracing,Enable,Disable,19,1,TRA_TRA0_TRIG1_CMD_HELP,
O,CLR8-Enable CLR8    tracing,Enable,Disable,20,1,TRA_TRA0_TRIG1_CMD_HELP,
O,SET64-Enable SET64   tracing,Enable,Disable,21,1,TRA_TRA0_TRIG1_CMD_HELP,
O,SET32-Enable SET32   tracing,Enable,Disable,22,1,TRA_TRA0_TRIG1_CMD_HELP,
O,SET16-Enable SET16   tracing,Enable,Disable,23,1,TRA_TRA0_TRIG1_CMD_HELP,
O,SET8-Enable SET8    tracing,Enable,Disable,24,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBST64-Enable IOBST64 tracing,Enable,Disable,25,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBST32-Enable IOBST32 tracing,Enable,Disable,26,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBST16-Enable IOBST16 tracing,Enable,Disable,27,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBST8-Enable IOBST8  tracing,Enable,Disable,28,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,29,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,30,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,31,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,32,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LCKL2-Enable LCKL2   tracing,Enable,Disable,33,1,TRA_TRA0_TRIG1_CMD_HELP,
O,WBL2-Enable WBL2    tracing,Enable,Disable,34,1,TRA_TRA0_TRIG1_CMD_HELP,
O,WBIL2-Enable WBIL2   tracing,Enable,Disable,35,1,TRA_TRA0_TRIG1_CMD_HELP,
O,INVL2-Enable INVL2   tracing,Enable,Disable,36,1,TRA_TRA0_TRIG1_CMD_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STGL2I-Enable STGL2I  tracing,Enable,Disable,38,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LTGL2I-Enable LTGL2I  tracing,Enable,Disable,39,1,TRA_TRA0_TRIG1_CMD_HELP,
O,WBIL2I-Enable WBIL2I  tracing,Enable,Disable,40,1,TRA_TRA0_TRIG1_CMD_HELP,
O,FAS64-Enable FAS64   tracing,Enable,Disable,41,1,TRA_TRA0_TRIG1_CMD_HELP,
O,FAS32-Enable FAS32   tracing,Enable,Disable,42,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STTIL1-Enable STTIL1  tracing,Enable,Disable,43,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STFIL1-Enable STFIL1  tracing,Enable,Disable,44,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,45,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,46,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,47,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,48,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_TRIG1_CMD_HELP,
T,Reserved-Reserved,50,5,Hex,2,TRA_TRA0_TRIG1_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,55,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,56,1,TRA_TRA0_TRIG1_CMD_HELP,
T,Reserved-Reserved,57,2,Hex,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,59,1,TRA_TRA0_TRIG1_CMD_HELP,
O,RPL2-Enable RPL2    tracing,Enable,Disable,60,1,TRA_TRA0_TRIG1_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,61,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,62,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,63,1,TRA_TRA0_TRIG1_CMD_HELP,
O,NOP-Enable NOP     tracing,Enable,Disable,64,1,TRA_TRA0_TRIG1_CMD_HELP,

(TRA0_TRIG1_DID),20,Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_TRIG1_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_TRIG1_DID_HELP,
O,ILLEGAL5-Illegal destinations,Enable,Disable,33,1,TRA_TRA0_TRIG1_DID_HELP,
O,FAU-Enable triggering on FAU accesses,Enable,Disable,34,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL4-Illegal destinations,35,2,Hex,1,TRA_TRA0_TRIG1_DID_HELP,
O,DPI-Enable triggering on DPI accesses,Enable,Disable,37,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL-Illegal destinations,38,12,Hex,3,TRA_TRA0_TRIG1_DID_HELP,
O,RAD-Enable triggering on RAD accesses,Enable,Disable,50,1,TRA_TRA0_TRIG1_DID_HELP,
O,USB0-Enable triggering on USB0 accesses,Enable,Disable,51,1,TRA_TRA0_TRIG1_DID_HELP,
O,POW-Enable triggering on requests to POW,Enable,Disable,52,1,TRA_TRA0_TRIG1_DID_HELP,
O,ILLEGAL2-Illegal destination,Enable,Disable,53,1,TRA_TRA0_TRIG1_DID_HELP,
O,PKO-Enable triggering on PKO accesses,Enable,Disable,54,1,TRA_TRA0_TRIG1_DID_HELP,
O,IPD-Enable triggering on IPD CSR accesses,Enable,Disable,55,1,TRA_TRA0_TRIG1_DID_HELP,
O,RNG-Enable triggering on requests to RNG,Enable,Disable,56,1,TRA_TRA0_TRIG1_DID_HELP,
O,ZIP-Enable triggering on requests to ZIP,Enable,Disable,57,1,TRA_TRA0_TRIG1_DID_HELP,
O,DFA-Enable triggering on requests to DFA,Enable,Disable,58,1,TRA_TRA0_TRIG1_DID_HELP,
O,FPA-Enable triggering on requests to FPA,Enable,Disable,59,1,TRA_TRA0_TRIG1_DID_HELP,
O,KEY-Enable triggering on requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_TRIG1_DID_HELP,
O,SLI-Enable triggering on requests to SLI and RSL=type,Enable,Disable,61,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_TRIG1_DID_HELP,
O,MIO-Enable triggering on MIO accesses,Enable,Disable,64,1,TRA_TRA0_TRIG1_DID_HELP,

(TRA0_TRIG1_SID),7,Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_TRIG1_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_TRIG1_SID_HELP,
O,DWB-Enable triggering on requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_TRIG1_SID_HELP,
O,IOBREQ-Enable triggering on requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_TRIG1_SID_HELP,
O,PKO-Enable triggering on read requests from PKO,Enable,Disable,47,1,TRA_TRA0_TRIG1_SID_HELP,
O,PKI-Enable triggering on write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_TRIG1_SID_HELP,
T,Reserved-Reserved,49,6,Hex,2,TRA_TRA0_TRIG1_SID_HELP,
T,PP-Enable trigering from PP[N] with matching SourceID,55,10,Hex,3,TRA_TRA0_TRIG1_SID_HELP,

(UAHC0_EHCI_ASYNCLISTADDR),2,ASYNCLISTADDR = Current Asynchronous List Address Register,USB,USB_UAHC0_EHCI_ASYNCLISTADDR_HELP
T,LPL-Link Pointer Low (LPL). These bits correspond to memory address signals [31:5],1,27,Hex,7,USB_UAHC0_EHCI_ASYNCLISTADDR_HELP,
T,Reserved-Reserved,28,5,Hex,2,USB_UAHC0_EHCI_ASYNCLISTADDR_HELP,

(UAHC0_EHCI_CONFIGFLAG),2,CONFIGFLAG = Configure Flag Register,USB,USB_UAHC0_EHCI_CONFIGFLAG_HELP
T,Reserved-Reserved,1,31,Hex,8,USB_UAHC0_EHCI_CONFIGFLAG_HELP,
O,CF-Configure Flag (CF) .Host software sets this bit as the last action in,Enable,Disable,32,1,USB_UAHC0_EHCI_CONFIGFLAG_HELP,

(UAHC0_EHCI_CTRLDSSEGMENT),1,CTRLDSSEGMENT = Control Data Structure Segment Register,USB,USB_UAHC0_EHCI_CTRLDSSEGMENT_HELP
T,CTRLDSSEG-Control Data Strucute Semgent Address Bit [63:32],1,32,Hex,8,USB_UAHC0_EHCI_CTRLDSSEGMENT_HELP,

(UAHC0_EHCI_FRINDEX),2,FRINDEX = Frame Index Register,USB,USB_UAHC0_EHCI_FRINDEX_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_UAHC0_EHCI_FRINDEX_HELP,
T,FI-Frame Index. The value in this register increments at the end of each time frame (e.g.,19,14,Hex,4,USB_UAHC0_EHCI_FRINDEX_HELP,

(UAHC0_EHCI_HCCAPBASE),3,HCCAPBASE = Host Controller BASE Capability Register,USB,USB_UAHC0_EHCI_HCCAPBASE_HELP
T,HCIVERSION-Host Controller Interface Version Number,1,16,Hex,4,USB_UAHC0_EHCI_HCCAPBASE_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_UAHC0_EHCI_HCCAPBASE_HELP,
T,CAPLENGTH-Capabitlity Registers Length,25,8,Hex,2,USB_UAHC0_EHCI_HCCAPBASE_HELP,

(UAHC0_EHCI_HCCPARAMS),7,HCCPARAMS = Host Controller Capability Parameters,USB,USB_UAHC0_EHCI_HCCPARAMS_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_UAHC0_EHCI_HCCPARAMS_HELP,
T,EECP-EHCI Extended Capabilities Pointer. Default = Implementation Dependent.,17,8,Hex,2,USB_UAHC0_EHCI_HCCPARAMS_HELP,
T,IST-Isochronous Scheduling Threshold. Default = implementation dependent. This field,25,4,Hex,1,USB_UAHC0_EHCI_HCCPARAMS_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,USB_UAHC0_EHCI_HCCPARAMS_HELP,
O,ASPC-Asynchronous Schedule Park Capability. Default = Implementation dependent. If this,Enable,Disable,30,1,USB_UAHC0_EHCI_HCCPARAMS_HELP,
O,PFLF-Programmable Frame List Flag. Default = Implementation dependent. If this bit is set,Enable,Disable,31,1,USB_UAHC0_EHCI_HCCPARAMS_HELP,
O,AC64-64=bit Addressing Capability1 . This field documents the addressing range capability of,Enable,Disable,32,1,USB_UAHC0_EHCI_HCCPARAMS_HELP,

(UAHC0_EHCI_HCSPARAMS),10,HCSPARAMS = Host Controller Structural Parameters,USB,USB_UAHC0_EHCI_HCSPARAMS_HELP
T,Reserved-Reserved,1,8,Hex,2,USB_UAHC0_EHCI_HCSPARAMS_HELP,
T,DPN-Debug Port Number. Optional. This register identifies which of the host controller ports,9,4,Hex,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
T,Reserved-Reserved,13,3,Hex,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
O,P_INDICATOR-Port Indicator. This bit indicates whether the ports support port,Enable,Disable,16,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
T,N_CC-Number of Companion Controller. This field indicates the number of,17,4,Hex,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
T,N_PCC-Number of Ports per Companion Controller (N_PCC). This field indicates,21,4,Hex,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
O,PRR-Port Routing Rules. This field indicates the method used by this implementation for,Enable,Disable,25,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
T,Reserved-Reserved,26,2,Hex,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
O,PPC-Port Power Control. This field indicates whether the host controller,Enable,Disable,28,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,
T,N_PORTS-This field specifies the number of physical downstream ports implemented,29,4,Hex,1,USB_UAHC0_EHCI_HCSPARAMS_HELP,

(UAHC0_EHCI_INSNREG00),3,EHCI_INSNREG00 = EHCI Programmable Microframe Base Value Register (Synopsys Speicific),USB,USB_UAHC0_EHCI_INSNREG00_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_UAHC0_EHCI_INSNREG00_HELP,
T,MFMC-For byte interface (8=bits) <13:1> is used as the 1=microframe counter.,19,13,Hex,4,USB_UAHC0_EHCI_INSNREG00_HELP,
O,EN-Writing 1b1 enables this register.,Enable,Disable,32,1,USB_UAHC0_EHCI_INSNREG00_HELP,

(UAHC0_EHCI_INSNREG03),5,EHCI_INSNREG03 = EHCI Timing Adjust Register (Synopsys Speicific),USB,USB_UAHC0_EHCI_INSNREG03_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_UAHC0_EHCI_INSNREG03_HELP,
T,TXTX_TADAO-Tx=Tx turnaround Delay Add on. This field specifies the extra delays in phy_clks to,20,3,Hex,1,USB_UAHC0_EHCI_INSNREG03_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_UAHC0_EHCI_INSNREG03_HELP,
T,TA_OFF-Time=Available Offset. This value indicates the additional number of bytes to be,24,8,Hex,2,USB_UAHC0_EHCI_INSNREG03_HELP,
O,Reserved-Reserved,Enable,Disable,32,1,USB_UAHC0_EHCI_INSNREG03_HELP,

(UAHC0_EHCI_INSNREG04),7,EHCI_INSNREG04 = EHCI Debug Register (Synopsys Speicific),USB,USB_UAHC0_EHCI_INSNREG04_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_UAHC0_EHCI_INSNREG04_HELP,
O,AUTO_DIS-Automatic feature disable.,Enable,Disable,27,1,USB_UAHC0_EHCI_INSNREG04_HELP,
O,NAKRF_DIS-NAK Reload Fix Disable.,Enable,Disable,28,1,USB_UAHC0_EHCI_INSNREG04_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,USB_UAHC0_EHCI_INSNREG04_HELP,
O,PESD-Scales down port enumeration time.,Enable,Disable,30,1,USB_UAHC0_EHCI_INSNREG04_HELP,
O,HCP_FW-HCCPARAMS Field Writeable.,Enable,Disable,31,1,USB_UAHC0_EHCI_INSNREG04_HELP,
O,HCP_RW-HCCPARAMS Reigster Writeable.,Enable,Disable,32,1,USB_UAHC0_EHCI_INSNREG04_HELP,

(UAHC0_EHCI_INSNREG06),2,EHCI_INSNREG06 = EHCI  AHB Error Status Register (Synopsys Speicific),USB,USB_UAHC0_EHCI_INSNREG06_HELP
O,VLD-AHB Error Captured. Indicator that an AHB error was encountered and values were captured.,Enable,Disable,1,1,USB_UAHC0_EHCI_INSNREG06_HELP,
T,Reserved-Reserved,2,31,Hex,8,USB_UAHC0_EHCI_INSNREG06_HELP,

(UAHC0_EHCI_INSNREG07),1,EHCI_INSNREG07 = EHCI  AHB Error Address Register (Synopsys Speicific),USB,USB_UAHC0_EHCI_INSNREG07_HELP
T,ERR_ADDR-AHB Master Error Address. AHB address of the control phase at which the AHB error occurred,1,32,Hex,8,USB_UAHC0_EHCI_INSNREG07_HELP,

(UAHC0_EHCI_PERIODICLISTBASE),2,PERIODICLISTBASE = Periodic Frame List Base Address Register,USB,USB_UAHC0_EHCI_PERIODICLISTBASE_HELP
T,BADDR-Base Address (Low). These bits correspond to memory address signals [31:12]respectively.,1,20,Hex,5,USB_UAHC0_EHCI_PERIODICLISTBASE_HELP,
T,Reserved-Reserved,21,12,Hex,3,USB_UAHC0_EHCI_PERIODICLISTBASE_HELP,

(UAHC0_EHCI_PORTSC001),19,PORTSCX = Port X Status and Control Register,USB,USB_UAHC0_EHCI_PORTSC001_HELP
T,Reserved-Reserved,1,9,Hex,3,USB_UAHC0_EHCI_PORTSC001_HELP,
O,WKOC_E-Wake on Over=current Enable.Writing this bit to a,Enable,Disable,10,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,WKDSCNNT_E-Wake on Disconnect Enable. Writing this bit to a one enables the port to be,Enable,Disable,11,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,WKCNNT_E-Wake on Connect Enable. Writing this bit to a one enables the port to be,Enable,Disable,12,1,USB_UAHC0_EHCI_PORTSC001_HELP,
T,PTC-Port Test Control. When this field is zero the port is NOT,13,4,Hex,1,USB_UAHC0_EHCI_PORTSC001_HELP,
T,PIC-Port Indicator Control. Writing to these bits has no effect if the,17,2,Hex,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,PO-Port Owner.This bit unconditionally goes to a 0b when the,Enable,Disable,19,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,PP-Port Power. The function of this bit depends on the value of the Port,Enable,Disable,20,1,USB_UAHC0_EHCI_PORTSC001_HELP,
T,LSTS-Line Status.These bits reflect the current logical levels of the D+ (bit 11) and D(bit 10),21,2,Hex,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,PRST-Port Reset.1=Port is in Reset. 0=Port is not in Reset. Default = 0. When,Enable,Disable,24,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,SPD-Suspend. 1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port,Enable,Disable,25,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,FPR-Force Port Resume.,Enable,Disable,26,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,OCC-Over=current Change. 1=This bit gets set to a one when there is a change to Over=current Active.,Enable,Disable,27,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,OCA-Over=current Active. 1=This port currently has an over=current condition. 0=This port does not,Enable,Disable,28,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,PEDC-Port Enable/Disable Change. 1=Port enabled/disabled status has changed.,Enable,Disable,29,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,PED-Port Enabled/Disabled. 1=Enable. 0=Disable. Ports can only be,Enable,Disable,30,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,CSC-Connect Status Change. 1=Change in Current Connect Status. 0=No change. Indicates a change,Enable,Disable,31,1,USB_UAHC0_EHCI_PORTSC001_HELP,
O,CCS-Current Connect Status. 1=Device is present on port. 0=No device is present.,Enable,Disable,32,1,USB_UAHC0_EHCI_PORTSC001_HELP,

(UAHC0_EHCI_PORTSC002),19,PORTSCX = Port X Status and Control Register,USB,USB_UAHC0_EHCI_PORTSC002_HELP
T,Reserved-Reserved,1,9,Hex,3,USB_UAHC0_EHCI_PORTSC002_HELP,
O,WKOC_E-Wake on Over=current Enable.Writing this bit to a,Enable,Disable,10,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,WKDSCNNT_E-Wake on Disconnect Enable. Writing this bit to a one enables the port to be,Enable,Disable,11,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,WKCNNT_E-Wake on Connect Enable. Writing this bit to a one enables the port to be,Enable,Disable,12,1,USB_UAHC0_EHCI_PORTSC002_HELP,
T,PTC-Port Test Control. When this field is zero the port is NOT,13,4,Hex,1,USB_UAHC0_EHCI_PORTSC002_HELP,
T,PIC-Port Indicator Control. Writing to these bits has no effect if the,17,2,Hex,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,PO-Port Owner.This bit unconditionally goes to a 0b when the,Enable,Disable,19,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,PP-Port Power. The function of this bit depends on the value of the Port,Enable,Disable,20,1,USB_UAHC0_EHCI_PORTSC002_HELP,
T,LSTS-Line Status.These bits reflect the current logical levels of the D+ (bit 11) and D(bit 10),21,2,Hex,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,PRST-Port Reset.1=Port is in Reset. 0=Port is not in Reset. Default = 0. When,Enable,Disable,24,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,SPD-Suspend. 1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port,Enable,Disable,25,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,FPR-Force Port Resume.,Enable,Disable,26,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,OCC-Over=current Change. 1=This bit gets set to a one when there is a change to Over=current Active.,Enable,Disable,27,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,OCA-Over=current Active. 1=This port currently has an over=current condition. 0=This port does not,Enable,Disable,28,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,PEDC-Port Enable/Disable Change. 1=Port enabled/disabled status has changed.,Enable,Disable,29,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,PED-Port Enabled/Disabled. 1=Enable. 0=Disable. Ports can only be,Enable,Disable,30,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,CSC-Connect Status Change. 1=Change in Current Connect Status. 0=No change. Indicates a change,Enable,Disable,31,1,USB_UAHC0_EHCI_PORTSC002_HELP,
O,CCS-Current Connect Status. 1=Device is present on port. 0=No device is present.,Enable,Disable,32,1,USB_UAHC0_EHCI_PORTSC002_HELP,

(UAHC0_EHCI_USBCMD),13,USBCMD = USB Command Register,USB,USB_UAHC0_EHCI_USBCMD_HELP
T,Reserved-Reserved,1,8,Hex,2,USB_UAHC0_EHCI_USBCMD_HELP,
T,ITC-Interrupt Threshold Control. This field is used by system software,9,8,Hex,2,USB_UAHC0_EHCI_USBCMD_HELP,
T,Reserved-Reserved,17,4,Hex,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,ASPM_EN-Asynchronous Schedule Park Mode Enable.,Enable,Disable,21,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,Reserved-Reserved,Enable,Disable,22,1,USB_UAHC0_EHCI_USBCMD_HELP,
T,ASPMC-Asynchronous Schedule Park Mode Count.,23,2,Hex,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,LHCR-Light Host Controller Reset,Enable,Disable,25,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,IAA_DB-Interrupt on Async Advance Doorbell.This bit is used as a doorbell by,Enable,Disable,26,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,AS_EN-Asynchronous Schedule Enable .This bit controls whether the host,Enable,Disable,27,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,PS_EN-Periodic Schedule Enable. This bit controls whether the host,Enable,Disable,28,1,USB_UAHC0_EHCI_USBCMD_HELP,
T,FLS-Frame List Size. This field is R/W only if Programmable,29,2,Hex,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,HCRESET-Host Controller Reset (HCRESET). This control bit is used by software to reset,Enable,Disable,31,1,USB_UAHC0_EHCI_USBCMD_HELP,
O,RS-Run/Stop (RS).,Enable,Disable,32,1,USB_UAHC0_EHCI_USBCMD_HELP,

(UAHC0_EHCI_USBINTR),7,USBINTR = USB Interrupt Enable Register,USB,USB_UAHC0_EHCI_USBINTR_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_UAHC0_EHCI_USBINTR_HELP,
O,IOAA_EN-Interrupt on Async Advance Enable When this bit is a one and the Interrupt on,Enable,Disable,27,1,USB_UAHC0_EHCI_USBINTR_HELP,
O,HSERR_EN-Host System Error Enable When this bit is a one and the Host System,Enable,Disable,28,1,USB_UAHC0_EHCI_USBINTR_HELP,
O,FLRO_EN-Frame List Rollover Enable. When this bit is a one and the Frame List,Enable,Disable,29,1,USB_UAHC0_EHCI_USBINTR_HELP,
O,PCI_EN-Port Change Interrupt Enable. When this bit is a one and the Port Change Detect bit in,Enable,Disable,30,1,USB_UAHC0_EHCI_USBINTR_HELP,
O,USBERRINT_EN-USB Error Interrupt Enable. When this bit is a one and the USBERRINT,Enable,Disable,31,1,USB_UAHC0_EHCI_USBINTR_HELP,
O,USBINT_EN-USB Interrupt Enable. When this bit is a one and the USBINT bit in the USBSTS register,Enable,Disable,32,1,USB_UAHC0_EHCI_USBINTR_HELP,

(UAHC0_EHCI_USBSTS),12,USBSTS = USB Status Register,USB,USB_UAHC0_EHCI_USBSTS_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_UAHC0_EHCI_USBSTS_HELP,
O,ASS-Asynchronous Schedule Status. The bit reports the current real,Enable,Disable,17,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,PSS-Periodic Schedule Status. The bit reports the current real status of,Enable,Disable,18,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,RECLM-Reclamation.This is a read=only status bit which is used to detect an,Enable,Disable,19,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,HCHTD-HCHalted. This bit is a zero whenever the Run/Stop bit is a one. The,Enable,Disable,20,1,USB_UAHC0_EHCI_USBSTS_HELP,
T,Reserved-Reserved,21,6,Hex,2,USB_UAHC0_EHCI_USBSTS_HELP,
O,IOAA-Interrupt on Async Advance. System software can force the host,Enable,Disable,27,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,HSYSERR-Host System Error. The Host Controller sets this bit to 1 when a serious error,Enable,Disable,28,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,FLRO-Frame List Rollover. The Host Controller sets this bit to a one when the,Enable,Disable,29,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,PCD-Port Change Detect. The Host Controller sets this bit to a one when any port,Enable,Disable,30,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,USBERRINT-USB Error Interrupt. The Host Controller sets this bit to 1 when completion of a USB,Enable,Disable,31,1,USB_UAHC0_EHCI_USBSTS_HELP,
O,USBINT-USB Interrupt. The Host Controller sets this bit to 1 on the completion of a USB,Enable,Disable,32,1,USB_UAHC0_EHCI_USBSTS_HELP,

(UAHC0_OHCI0_HCBULKCURRENTED),2,HCBULKCURRENTED = Host Controller Bulk Current ED Register,USB,USB_UAHC0_OHCI0_HCBULKCURRENTED_HELP
T,BCED-BulkCurrentED. This is advanced to the next ED after the HC has served the,1,28,Hex,7,USB_UAHC0_OHCI0_HCBULKCURRENTED_HELP,
T,Reserved-Reserved,29,4,Hex,1,USB_UAHC0_OHCI0_HCBULKCURRENTED_HELP,

(UAHC0_OHCI0_HCBULKHEADED),2,HCBULKHEADED = Host Controller Bulk Head ED Register,USB,USB_UAHC0_OHCI0_HCBULKHEADED_HELP
T,BHED-BulkHeadED. HC traverses the Bulk list starting with the HcBulkHeadED,1,28,Hex,7,USB_UAHC0_OHCI0_HCBULKHEADED_HELP,
T,Reserved-Reserved,29,4,Hex,1,USB_UAHC0_OHCI0_HCBULKHEADED_HELP,

(UAHC0_OHCI0_HCCOMMANDSTATUS),7,HCCOMMANDSTATUS = Host Controller Command Status Register,USB,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP
T,Reserved-Reserved,1,14,Hex,4,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,
T,SOC-SchedulingOverrunCount. These bits are incremented on each scheduling overrun,15,2,Hex,1,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,
T,Reserved-Reserved,17,12,Hex,3,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,
O,OCR-OwnershipChangeRequest. This bit is set by an OS HCD to request a change of,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,
O,BLF-BulkListFilled This bit is used to indicate whether there are any TDs on the,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,
O,CLF-ControlListFilled. This bit is used to indicate whether there are any TDs,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,
O,HCR-HostControllerReset. This bit is set by HCD to initiate a software reset of,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCCOMMANDSTATUS_HELP,

(UAHC0_OHCI0_HCCONTROL),10,HCCONTROL = Host Controller Control Register,USB,USB_UAHC0_OHCI0_HCCONTROL_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,RWE-RemoteWakeupEnable. This bit is used by HCD to enable or disable the remote wakeup,Enable,Disable,22,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,RWC-RemoteWakeupConnected.This bit indicates whether HC supports remote wakeup signaling.,Enable,Disable,23,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,IR-InterruptRouting,Enable,Disable,24,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
T,HCFS-HostControllerFunctionalState for USB,25,2,Hex,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,BLE-BulkListEnable. This bit is set to enable the processing of the Bulk list in the,Enable,Disable,27,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,CLE-ControlListEnable. This bit is set to enable the processing of the Control list in,Enable,Disable,28,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,IE-IsochronousEnable This bit is used by HCD to enable/disable processing of,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
O,PLE-PeriodicListEnable. This bit is set to enable the processing of the periodic list,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,
T,CBSR-ControlBulkServiceRatio. This specifies the service ratio between Control and,31,2,Hex,1,USB_UAHC0_OHCI0_HCCONTROL_HELP,

(UAHC0_OHCI0_HCCONTROLCURRENTED),2,HCCONTROLCURRENTED = Host Controller Control Current ED Register,USB,USB_UAHC0_OHCI0_HCCONTROLCURRENTED_HELP
T,CCED-ControlCurrentED. This pointer is advanced to the next ED after serving the,1,28,Hex,7,USB_UAHC0_OHCI0_HCCONTROLCURRENTED_HELP,
T,Reserved-Reserved,29,4,Hex,1,USB_UAHC0_OHCI0_HCCONTROLCURRENTED_HELP,

(UAHC0_OHCI0_HCCONTROLHEADED),2,HCCONTROLHEADED = Host Controller Control Head ED Register,USB,USB_UAHC0_OHCI0_HCCONTROLHEADED_HELP
T,CHED-ControlHeadED. HC traverses the Control list starting with the HcControlHeadED,1,28,Hex,7,USB_UAHC0_OHCI0_HCCONTROLHEADED_HELP,
T,Reserved-Reserved,29,4,Hex,1,USB_UAHC0_OHCI0_HCCONTROLHEADED_HELP,

(UAHC0_OHCI0_HCDONEHEAD),2,HCDONEHEAD = Host Controller Done Head Register,USB,USB_UAHC0_OHCI0_HCDONEHEAD_HELP
T,DH-DoneHead. When a TD is completed HC writes the content of HcDoneHead to the,1,28,Hex,7,USB_UAHC0_OHCI0_HCDONEHEAD_HELP,
T,Reserved-Reserved,29,4,Hex,1,USB_UAHC0_OHCI0_HCDONEHEAD_HELP,

(UAHC0_OHCI0_HCFMINTERVAL),4,HCFMINTERVAL = Host Controller Frame Interval Register,USB,USB_UAHC0_OHCI0_HCFMINTERVAL_HELP
O,FIT-FrameIntervalToggle. HCD toggles this bit whenever it loads a new value to,Enable,Disable,1,1,USB_UAHC0_OHCI0_HCFMINTERVAL_HELP,
T,FSMPS-FSLargestDataPacket. This field specifies a value which is loaded into the,2,15,Hex,4,USB_UAHC0_OHCI0_HCFMINTERVAL_HELP,
T,Reserved-Reserved,17,2,Hex,1,USB_UAHC0_OHCI0_HCFMINTERVAL_HELP,
T,FI-FrameInterval. This specifies the interval between two consecutive SOFs in bit,19,14,Hex,4,USB_UAHC0_OHCI0_HCFMINTERVAL_HELP,

(UAHC0_OHCI0_HCFMNUMBER),2,HCFMNUMBER = Host Cotroller Frame Number Register,USB,USB_UAHC0_OHCI0_HCFMNUMBER_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_UAHC0_OHCI0_HCFMNUMBER_HELP,
T,FN-FrameNumber. This is incremented when HcFmRemaining is re=loaded. It will be,17,16,Hex,4,USB_UAHC0_OHCI0_HCFMNUMBER_HELP,

(UAHC0_OHCI0_HCFMREMAINING),3,HCFMREMAINING = Host Controller Frame Remaining Register,USB,USB_UAHC0_OHCI0_HCFMREMAINING_HELP
O,FRT-FrameRemainingToggle. This bit is loaded from the FrameIntervalToggle field,Enable,Disable,1,1,USB_UAHC0_OHCI0_HCFMREMAINING_HELP,
T,Reserved-Reserved,2,17,Hex,5,USB_UAHC0_OHCI0_HCFMREMAINING_HELP,
T,FR-FrameRemaining. This counter is decremented at each bit time. When it,19,14,Hex,4,USB_UAHC0_OHCI0_HCFMREMAINING_HELP,

(UAHC0_OHCI0_HCHCCA),2,HCHCCA =  Host Controller Host Controller Communication Area Register,USB,USB_UAHC0_OHCI0_HCHCCA_HELP
T,HCCA-This is the base address (bits [31:8]) of the Host Controller Communication Area.,1,24,Hex,6,USB_UAHC0_OHCI0_HCHCCA_HELP,
T,Reserved-Reserved,25,8,Hex,2,USB_UAHC0_OHCI0_HCHCCA_HELP,

(UAHC0_OHCI0_HCINTERRUPTDISABLE),10,HCINTERRUPTDISABLE = Host Controller InterruptDisable Register,USB,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP
O,MIE-A '0' written to this field is ignored by HC.,Enable,Disable,1,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,OC-0 = Ignore; 1 = Disable interrupt generation due to Ownership Change.,Enable,Disable,2,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
T,Reserved-Reserved,3,23,Hex,6,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,RHSC-0 = Ignore; 1 = Disable interrupt generation due to Root Hub Status Change.,Enable,Disable,26,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,FNO-0 = Ignore; 1 = Disable interrupt generation due to Frame Number Overflow.,Enable,Disable,27,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,UE-0 = Ignore; 1 = Disable interrupt generation due to Unrecoverable Error.,Enable,Disable,28,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,RD-0 = Ignore; 1 = Disable interrupt generation due to Resume Detect.,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,SF-0 = Ignore; 1 = Disable interrupt generation due to Start of Frame.,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,WDH-0 = Ignore; 1 = Disable interrupt generation due to HcDoneHead Writeback.,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,
O,SO-0 = Ignore; 1 = Disable interrupt generation due to Scheduling Overrun.,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCINTERRUPTDISABLE_HELP,

(UAHC0_OHCI0_HCINTERRUPTENABLE),10,HCINTERRUPTENABLE = Host Controller InterruptEnable Register,USB,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP
O,MIE-A '0' written to this field is ignored by HC.,Enable,Disable,1,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,OC-0 = Ignore; 1 = Enable interrupt generation due to Ownership Change.,Enable,Disable,2,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
T,Reserved-Reserved,3,23,Hex,6,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,RHSC-0 = Ignore; 1 = Enable interrupt generation due to Root Hub Status Change.,Enable,Disable,26,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,FNO-0 = Ignore; 1 = Enable interrupt generation due to Frame Number Overflow.,Enable,Disable,27,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,UE-0 = Ignore; 1 = Enable interrupt generation due to Unrecoverable Error.,Enable,Disable,28,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,RD-0 = Ignore; 1 = Enable interrupt generation due to Resume Detect.,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,SF-0 = Ignore; 1 = Enable interrupt generation due to Start of Frame.,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,WDH-0 = Ignore; 1 = Enable interrupt generation due to HcDoneHead Writeback.,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,
O,SO-0 = Ignore; 1 = Enable interrupt generation due to Scheduling Overrun.,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCINTERRUPTENABLE_HELP,

(UAHC0_OHCI0_HCINTERRUPTSTATUS),10,HCINTERRUPTSTATUS = Host Controller InterruptStatus Register,USB,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,OC-OwnershipChange. This bit is set by HC when HCD sets the OwnershipChangeRequest,Enable,Disable,2,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
T,Reserved-Reserved,3,23,Hex,6,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,RHSC-RootHubStatusChange. This bit is set when the content of HcRhStatus or the,Enable,Disable,26,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,FNO-FrameNumberOverflow. This bit is set when the MSb of HcFmNumber (bit 15),Enable,Disable,27,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,UE-UnrecoverableError. This bit is set when HC detects a system error not related,Enable,Disable,28,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,RD-ResumeDetected. This bit is set when HC detects that a device on the USB is,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,SF-StartofFrame. This bit is set by HC at each start of a frame and after the,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,WDH-WritebackDoneHead. This bit is set immediately after HC has written,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,
O,SO-SchedulingOverrun. This bit is set when the USB schedule for the current,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCINTERRUPTSTATUS_HELP,

(UAHC0_OHCI0_HCLSTHRESHOLD),2,HCLSTHRESHOLD = Host Controller LS Threshold Register,USB,USB_UAHC0_OHCI0_HCLSTHRESHOLD_HELP
T,Reserved-Reserved,1,20,Hex,5,USB_UAHC0_OHCI0_HCLSTHRESHOLD_HELP,
T,LST-LSThreshold,21,12,Hex,3,USB_UAHC0_OHCI0_HCLSTHRESHOLD_HELP,

(UAHC0_OHCI0_HCPERIODCURRENTED),2,HCPERIODCURRENTED = Host Controller Period Current ED Register,USB,USB_UAHC0_OHCI0_HCPERIODCURRENTED_HELP
T,PCED-PeriodCurrentED. This is used by HC to point to the head of one of the,1,28,Hex,7,USB_UAHC0_OHCI0_HCPERIODCURRENTED_HELP,
T,Reserved-Reserved,29,4,Hex,1,USB_UAHC0_OHCI0_HCPERIODCURRENTED_HELP,

(UAHC0_OHCI0_HCPERIODICSTART),2,HCPERIODICSTART = Host Controller Periodic Start Register,USB,USB_UAHC0_OHCI0_HCPERIODICSTART_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_UAHC0_OHCI0_HCPERIODICSTART_HELP,
T,PS-PeriodicStart After a hardware reset this field is cleared. This is then set,19,14,Hex,4,USB_UAHC0_OHCI0_HCPERIODICSTART_HELP,

(UAHC0_OHCI0_HCREVISION),2,HCREVISION = Host Controller Revision Register,USB,USB_UAHC0_OHCI0_HCREVISION_HELP
T,Reserved-Reserved,1,24,Hex,6,USB_UAHC0_OHCI0_HCREVISION_HELP,
T,REV-Revision This read=only field contains the BCD representation of the version,25,8,Hex,2,USB_UAHC0_OHCI0_HCREVISION_HELP,

(UAHC0_OHCI0_HCRHDESCRIPTORA),8,HCRHDESCRIPTORA = Host Controller Root Hub DescriptorA Register,USB,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP
T,POTPGT-PowerOnToPowerGoodTime. This byte specifies the duration HCD has to wait before,1,8,Hex,2,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
T,Reserved-Reserved,9,11,Hex,3,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
O,NOCP-NoOverCurrentProtection. This bit describes how the overcurrent status for the,Enable,Disable,20,1,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
O,OCPM-OverCurrentProtectionMode. This bit describes how the overcurrent status for,Enable,Disable,21,1,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
O,DT-DeviceType. This bit specifies that the Root Hub is not a compound device. The,Enable,Disable,22,1,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
O,PSM-PowerSwitchingMode. This bit is used to specify how the power switching of,Enable,Disable,23,1,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
O,NPS-NoPowerSwitching These bits are used to specify whether power switching is,Enable,Disable,24,1,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,
T,NDP-NumberDownstreamPorts. These bits specify the number of downstream ports,25,8,Hex,2,USB_UAHC0_OHCI0_HCRHDESCRIPTORA_HELP,

(UAHC0_OHCI0_HCRHDESCRIPTORB),2,HCRHDESCRIPTORB = Host Controller Root Hub DescriptorB Register,USB,USB_UAHC0_OHCI0_HCRHDESCRIPTORB_HELP
T,PPCM-PortPowerControlMask.,1,16,Hex,4,USB_UAHC0_OHCI0_HCRHDESCRIPTORB_HELP,
T,DR-DeviceRemovable.,17,16,Hex,4,USB_UAHC0_OHCI0_HCRHDESCRIPTORB_HELP,

(UAHC0_OHCI0_HCRHPORTSTATUS001),15,HCRHPORTSTATUSX = Host Controller Root Hub Port X Status Registers,USB,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP
T,Reserved-Reserved,1,11,Hex,3,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PRSC-PortResetStatusChange. This bit is set at the end of the 10=ms port reset,Enable,Disable,12,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,OCIC-PortOverCurrentIndicatorChange. This bit is valid only if overcurrent,Enable,Disable,13,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PSSC-PortSuspendStatusChange. This bit is set when the full resume sequence has,Enable,Disable,14,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PESC-PortEnableStatusChange. This bit is set when hardware events cause the,Enable,Disable,15,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,CSC-ConnectStatusChange. This bit is set whenever a connect or disconnect event,Enable,Disable,16,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
T,Reserved-Reserved,17,6,Hex,2,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,LSDA-(read) LowSpeedDeviceAttached. This bit indicates the speed of the device,Enable,Disable,23,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PPS-(read) PortPowerStatus. This bit reflects the port's power status regardless,Enable,Disable,24,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
T,Reserved-Reserved,25,3,Hex,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PRS-(read) PortResetStatus. When this bit is set by a write to SetPortReset port,Enable,Disable,28,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,POCI-(read) PortOverCurrentIndicator. This bit is only valid when the Root Hub is,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PSS-(read) PortSuspendStatus. This bit indicates the port is suspended or in the,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,PES-(read) PortEnableStatus. This bit indicates whether the port is enabled or,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,
O,CCS-(read) CurrentConnectStatus. This bit reflects the current state of the,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS001_HELP,

(UAHC0_OHCI0_HCRHPORTSTATUS002),15,HCRHPORTSTATUSX = Host Controller Root Hub Port X Status Registers,USB,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP
T,Reserved-Reserved,1,11,Hex,3,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PRSC-PortResetStatusChange. This bit is set at the end of the 10=ms port reset,Enable,Disable,12,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,OCIC-PortOverCurrentIndicatorChange. This bit is valid only if overcurrent,Enable,Disable,13,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PSSC-PortSuspendStatusChange. This bit is set when the full resume sequence has,Enable,Disable,14,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PESC-PortEnableStatusChange. This bit is set when hardware events cause the,Enable,Disable,15,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,CSC-ConnectStatusChange. This bit is set whenever a connect or disconnect event,Enable,Disable,16,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
T,Reserved-Reserved,17,6,Hex,2,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,LSDA-(read) LowSpeedDeviceAttached. This bit indicates the speed of the device,Enable,Disable,23,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PPS-(read) PortPowerStatus. This bit reflects the port's power status regardless,Enable,Disable,24,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
T,Reserved-Reserved,25,3,Hex,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PRS-(read) PortResetStatus. When this bit is set by a write to SetPortReset port,Enable,Disable,28,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,POCI-(read) PortOverCurrentIndicator. This bit is only valid when the Root Hub is,Enable,Disable,29,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PSS-(read) PortSuspendStatus. This bit indicates the port is suspended or in the,Enable,Disable,30,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,PES-(read) PortEnableStatus. This bit indicates whether the port is enabled or,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,
O,CCS-(read) CurrentConnectStatus. This bit reflects the current state of the,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCRHPORTSTATUS002_HELP,

(UAHC0_OHCI0_HCRHSTATUS),8,HCRHSTATUS = Host Controller Root Hub Status Register,USB,USB_UAHC0_OHCI0_HCRHSTATUS_HELP
O,CRWE-(write) ClearRemoteWakeupEnable Writing a '1' clears DeviceRemoveWakeupEnable.,Enable,Disable,1,1,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
T,Reserved-Reserved,2,13,Hex,4,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
O,CCIC-OverCurrentIndicatorChange. This bit is set by hardware when a change has,Enable,Disable,15,1,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
O,LPSC-(read) LocalPowerStatusChange. The Root Hub does not support the local power,Enable,Disable,16,1,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
O,DRWE-(read) DeviceRemoteWakeupEnable. This bit enables a ConnectStatusChange bit as,Enable,Disable,17,1,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
T,Reserved-Reserved,18,13,Hex,4,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
O,OCI-OverCurrentIndicator. This bit reports overcurrent conditions when the global,Enable,Disable,31,1,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,
O,LPS-(read)  LocalPowerStatus. The Root Hub does not support the local power status,Enable,Disable,32,1,USB_UAHC0_OHCI0_HCRHSTATUS_HELP,

(UAHC0_OHCI0_INSNREG06),2,OHCI0_INSNREG06 = OHCI  AHB Error Status Register (Synopsys Speicific),USB,USB_UAHC0_OHCI0_INSNREG06_HELP
O,VLD-AHB Error Captured. Indicator that an AHB error was encountered and values were captured.,Enable,Disable,1,1,USB_UAHC0_OHCI0_INSNREG06_HELP,
T,Reserved-Reserved,2,31,Hex,8,USB_UAHC0_OHCI0_INSNREG06_HELP,

(UAHC0_OHCI0_INSNREG07),1,OHCI0_INSNREG07 = OHCI  AHB Error Address Register (Synopsys Speicific),USB,USB_UAHC0_OHCI0_INSNREG07_HELP
T,ERR_ADDR-AHB Master Error Address. AHB address of the control phase at which the AHB error occurred,1,32,Hex,8,USB_UAHC0_OHCI0_INSNREG07_HELP,

(UCTL0_BIST_STATUS),7,UCTL Bist Status,USB,USB_UCTL0_BIST_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,USB_UCTL0_BIST_STATUS_HELP,
O,DATA_BIS-UAHC EHCI Data Ram Bist Status,Enable,Disable,59,1,USB_UCTL0_BIST_STATUS_HELP,
O,DESC_BIS-UAHC EHCI Descriptor Ram Bist Status,Enable,Disable,60,1,USB_UCTL0_BIST_STATUS_HELP,
O,ERBM_BIS-UCTL EHCI Read Buffer Memory Bist Status,Enable,Disable,61,1,USB_UCTL0_BIST_STATUS_HELP,
O,ORBM_BIS-UCTL OHCI Read Buffer Memory Bist Status,Enable,Disable,62,1,USB_UCTL0_BIST_STATUS_HELP,
O,WRBM_BIS-UCTL Write Buffer Memory Bist Sta,Enable,Disable,63,1,USB_UCTL0_BIST_STATUS_HELP,
O,PPAF_BIS-PP Access FIFO Memory Bist Status,Enable,Disable,64,1,USB_UCTL0_BIST_STATUS_HELP,

(UCTL0_CLK_RST_CTL),21,CLK_RST_CTL = Clock and Reset Control Reigster,USB,USB_UCTL0_CLK_RST_CTL_HELP
T,Reserved-Reserved,1,39,Hex,10,USB_UCTL0_CLK_RST_CTL_HELP,
O,CLEAR_BIST-Clear BIST on the HCLK memories,Enable,Disable,40,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,START_BIST-Starts BIST on the HCLK memories during 0=to=1,Enable,Disable,41,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,EHCI_SM-Only set it during simulation time. When set to 1,Enable,Disable,42,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,OHCI_CLKCKTRST-Clear clock reset. Active low.  OHCI initial reset,Enable,Disable,43,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,OHCI_SM-OHCI Simulation Mode. It selects the counter value,Enable,Disable,44,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,OHCI_SUSP_LGCY-OHCI Clock Control Signal. Note: This bit must be,Enable,Disable,45,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,APP_START_CLK-OHCI Clock Control Signal. When the OHCI clocks are,Enable,Disable,46,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,O_CLKDIV_RST-OHCI 12Mhz  clock divider reset. Active low. When,Enable,Disable,47,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,H_CLKDIV_BYP-Used to enable the bypass input to the USB_CLK_DIV,Enable,Disable,48,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,H_CLKDIV_RST-Host clock divider reset. Active low. When set to 0,Enable,Disable,49,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,H_CLKDIV_EN-Hclk enable. When set to 1 the hclk is gernerated.,Enable,Disable,50,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,O_CLKDIV_EN-OHCI 48Mhz/12MHz clock enable. When set to 1 the,Enable,Disable,51,1,USB_UCTL0_CLK_RST_CTL_HELP,
T,H_DIV-The hclk frequency is sclk frequency divided by,52,4,Hex,1,USB_UCTL0_CLK_RST_CTL_HELP,
T,P_REFCLK_SEL-PHY PLL Reference Clock Select.,56,2,Hex,1,USB_UCTL0_CLK_RST_CTL_HELP,
T,P_REFCLK_DIV-PHY Reference Clock Frequency Select.,58,2,Hex,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,P_COM_ON-PHY Common Block Power=Down Control.,Enable,Disable,61,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,P_POR-Power on reset for PHY. Resets all the PHY's,Enable,Disable,62,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,P_PRST-PHY Clock Reset. The is the value for phy_rst_n,Enable,Disable,63,1,USB_UCTL0_CLK_RST_CTL_HELP,
O,HRST-Host Clock Reset. This is the value for hreset_n.,Enable,Disable,64,1,USB_UCTL0_CLK_RST_CTL_HELP,

(UCTL0_EHCI_CTL),12,UCTL EHCI Control Register,USB,USB_UCTL0_EHCI_CTL_HELP
T,Reserved-Reserved,1,44,Hex,11,USB_UCTL0_EHCI_CTL_HELP,
O,DESC_RBM-Descriptor Read Burst Mode on AHB bus,Enable,Disable,45,1,USB_UCTL0_EHCI_CTL_HELP,
O,REG_NB-1: EHCI register access will not be blocked by EHCI,Enable,Disable,46,1,USB_UCTL0_EHCI_CTL_HELP,
O,L2C_DC-When set to 1 set the commit bit in the descriptor,Enable,Disable,47,1,USB_UCTL0_EHCI_CTL_HELP,
O,L2C_BC-When set to 1 set the commit bit in the buffer,Enable,Disable,48,1,USB_UCTL0_EHCI_CTL_HELP,
O,L2C_0PAG-When set to 1 sets the zero=page bit in store,Enable,Disable,49,1,USB_UCTL0_EHCI_CTL_HELP,
O,L2C_STT-When set to 1 use STT when store to L2C.,Enable,Disable,50,1,USB_UCTL0_EHCI_CTL_HELP,
T,L2C_BUFF_EMOD-Endian format for buffer from/to the L2C.,51,2,Hex,1,USB_UCTL0_EHCI_CTL_HELP,
T,L2C_DESC_EMOD-Endian format for descriptor from/to the L2C.,53,2,Hex,1,USB_UCTL0_EHCI_CTL_HELP,
O,INV_REG_A2-UAHC register address  bit<2> invert. When set to 1,Enable,Disable,55,1,USB_UCTL0_EHCI_CTL_HELP,
O,EHCI_64B_ADDR_EN-EHCI AHB Master 64=bit Addressing Enable.,Enable,Disable,56,1,USB_UCTL0_EHCI_CTL_HELP,
T,L2C_ADDR_MSB-This is the bit [39:32] of an address sent to L2C,57,8,Hex,2,USB_UCTL0_EHCI_CTL_HELP,

(UCTL0_EHCI_FLA),2,UCTL EHCI Frame Length Adjument Register,USB,USB_UCTL0_EHCI_FLA_HELP
T,Reserved-Reserved,1,58,Hex,15,USB_UCTL0_EHCI_FLA_HELP,
T,FLA-EHCI Frame Length Adjustment. This feature,59,6,Hex,2,USB_UCTL0_EHCI_FLA_HELP,

(UCTL0_ERTO_CTL),3,UCTL EHCI Readbuffer TimeOut Control Register,USB,USB_UCTL0_ERTO_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_UCTL0_ERTO_CTL_HELP,
T,TO_VAL-Read buffer timeout value,33,27,Hex,7,USB_UCTL0_ERTO_CTL_HELP,
T,Reserved-Reserved,60,5,Hex,2,USB_UCTL0_ERTO_CTL_HELP,

(UCTL0_IF_ENA),2,UCTL Interface Enable Register,USB,USB_UCTL0_IF_ENA_HELP
T,Reserved-Reserved,1,63,Hex,16,USB_UCTL0_IF_ENA_HELP,
O,EN-Turns on the USB UCTL interface clock,Enable,Disable,64,1,USB_UCTL0_IF_ENA_HELP,

(UCTL0_INT_ENA),9,UCTL Interrupt Enable Register,USB,USB_UCTL0_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,USB_UCTL0_INT_ENA_HELP,
O,EC_OVF_E-Ehci Commit OVerFlow Error,Enable,Disable,57,1,USB_UCTL0_INT_ENA_HELP,
O,OC_OVF_E-Ohci Commit OVerFlow Error,Enable,Disable,58,1,USB_UCTL0_INT_ENA_HELP,
O,WB_POP_E-Write Buffer FIFO Poped When Empty,Enable,Disable,59,1,USB_UCTL0_INT_ENA_HELP,
O,WB_PSH_F-Write Buffer FIFO Pushed When Full,Enable,Disable,60,1,USB_UCTL0_INT_ENA_HELP,
O,CF_PSH_F-Command FIFO Pushed When Full,Enable,Disable,61,1,USB_UCTL0_INT_ENA_HELP,
O,OR_PSH_F-OHCI Read Buffer FIFO Pushed When Full,Enable,Disable,62,1,USB_UCTL0_INT_ENA_HELP,
O,ER_PSH_F-EHCI Read Buffer FIFO Pushed When Full,Enable,Disable,63,1,USB_UCTL0_INT_ENA_HELP,
O,PP_PSH_F-PP Access FIFO  Pushed When Full,Enable,Disable,64,1,USB_UCTL0_INT_ENA_HELP,

(UCTL0_INT_REG),9,UCTL Interrupt Register,USB,USB_UCTL0_INT_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,USB_UCTL0_INT_REG_HELP,
O,EC_OVF_E-Ehci Commit OVerFlow Error,Enable,Disable,57,1,USB_UCTL0_INT_REG_HELP,
O,OC_OVF_E-Ohci Commit OVerFlow Error,Enable,Disable,58,1,USB_UCTL0_INT_REG_HELP,
O,WB_POP_E-Write Buffer FIFO Poped When Empty,Enable,Disable,59,1,USB_UCTL0_INT_REG_HELP,
O,WB_PSH_F-Write Buffer FIFO Pushed When Full,Enable,Disable,60,1,USB_UCTL0_INT_REG_HELP,
O,CF_PSH_F-Command FIFO Pushed When Full,Enable,Disable,61,1,USB_UCTL0_INT_REG_HELP,
O,OR_PSH_F-OHCI Read Buffer FIFO Pushed When Full,Enable,Disable,62,1,USB_UCTL0_INT_REG_HELP,
O,ER_PSH_F-EHCI Read Buffer FIFO Pushed When Full,Enable,Disable,63,1,USB_UCTL0_INT_REG_HELP,
O,PP_PSH_F-PP Access FIFO  Pushed When Full,Enable,Disable,64,1,USB_UCTL0_INT_REG_HELP,

(UCTL0_OHCI_CTL),11,RSL registers starting from 0x10 can be accessed only after hclk is active and hreset is deasserted.,USB,USB_UCTL0_OHCI_CTL_HELP
T,Reserved-Reserved,1,45,Hex,12,USB_UCTL0_OHCI_CTL_HELP,
O,REG_NB-1: OHCI register access will not be blocked by EHCI,Enable,Disable,46,1,USB_UCTL0_OHCI_CTL_HELP,
O,L2C_DC-When set to 1 set the commit bit in the descriptor,Enable,Disable,47,1,USB_UCTL0_OHCI_CTL_HELP,
O,L2C_BC-When set to 1 set the commit bit in the buffer,Enable,Disable,48,1,USB_UCTL0_OHCI_CTL_HELP,
O,L2C_0PAG-When set to 1 sets the zero=page bit in store,Enable,Disable,49,1,USB_UCTL0_OHCI_CTL_HELP,
O,L2C_STT-When set to 1 use STT when store to L2C.,Enable,Disable,50,1,USB_UCTL0_OHCI_CTL_HELP,
T,L2C_BUFF_EMOD-Endian format for buffer from/to the L2C.,51,2,Hex,1,USB_UCTL0_OHCI_CTL_HELP,
T,L2C_DESC_EMOD-Endian format for descriptor from/to the L2C.,53,2,Hex,1,USB_UCTL0_OHCI_CTL_HELP,
O,INV_REG_A2-UAHC register address  bit<2> invert. When set to 1,Enable,Disable,55,1,USB_UCTL0_OHCI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,USB_UCTL0_OHCI_CTL_HELP,
T,L2C_ADDR_MSB-This is the bit [39:32] of an address sent to L2C,57,8,Hex,2,USB_UCTL0_OHCI_CTL_HELP,

(UCTL0_ORTO_CTL),3,UCTL OHCI Readbuffer TimeOut Control Register,USB,USB_UCTL0_ORTO_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_UCTL0_ORTO_CTL_HELP,
T,TO_VAL-Read buffer timeout value,33,24,Hex,6,USB_UCTL0_ORTO_CTL_HELP,
T,Reserved-Reserved,57,8,Hex,2,USB_UCTL0_ORTO_CTL_HELP,

(UCTL0_PPAF_WM),2,UCTL PP Access FIFO WaterMark Register,USB,USB_UCTL0_PPAF_WM_HELP
T,Reserved-Reserved,1,59,Hex,15,USB_UCTL0_PPAF_WM_HELP,
T,WM-Number of entries when PP Access FIFO will assert,60,5,Hex,2,USB_UCTL0_PPAF_WM_HELP,

(UCTL0_UPHY_CTL_STATUS),11,UPHY_CTL_STATUS = USB PHY Control and Status Reigster,USB,USB_UCTL0_UPHY_CTL_STATUS_HELP
T,Reserved-Reserved,1,54,Hex,14,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,BIST_DONE-PHY BIST DONE.  Asserted at the end of the PHY BIST,Enable,Disable,55,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,BIST_ERR-PHY BIST Error.  Valid when BIST_ENB is high.,Enable,Disable,56,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,HSBIST-High=Speed BIST Enable,Enable,Disable,57,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,FSBIST-Full=Speed BIST Enable,Enable,Disable,58,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,LSBIST-Low=Speed BIST Enable,Enable,Disable,59,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,SIDDQ-Drives the PHY SIDDQ input. Normally should be set,Enable,Disable,60,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,VTEST_EN-Analog Test Pin Enable.,Enable,Disable,61,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,UPHY_BIST-When set to 1  it makes sure that during PHY BIST,Enable,Disable,62,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,BIST_EN-PHY BIST ENABLE,Enable,Disable,63,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,
O,ATE_RESET-Reset Input from ATE. This is a test signal. When,Enable,Disable,64,1,USB_UCTL0_UPHY_CTL_STATUS_HELP,

(UCTL0_UPHY_PORT000_CTL_STATUS),20,UPHY_PORTX_CTL_STATUS = USB PHY Port X Control and Status Reigsters,USB,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,TDATA_OUT-PHY test data out. Presents either interlly,22,4,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,TXBISTSTUFFENH-High=Byte Transmit Bit=Stuffing Enable. It must be,Enable,Disable,26,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,TXBISTSTUFFEN-Low=Byte Transmit Bit=Stuffing Enable. It must be,Enable,Disable,27,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,DMPULLDOWN-D= Pull=Down Resistor Enable. It must be set to 1'b1,Enable,Disable,28,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,DPPULLDOWN-D+ Pull=Down Resistor Enable. It must be set to 1'b1,Enable,Disable,29,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,VBUSVLDEXT-In host mode this input is not used and can be tied,Enable,Disable,30,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,PORTRESET-Per=port reset,Enable,Disable,31,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,TXHSVXTUNE-Transmitter High=Speed Crossover Adjustment,32,2,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,TXVREFTUNE-HS DC Voltage Level Adjustment,34,4,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,TXRISETUNE-HS Transmitter Rise/Fall Time Adjustment,Enable,Disable,38,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,TXPREEMPHASISTUNE-HS transmitter pre=emphasis enable.,Enable,Disable,39,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,TXFSLSTUNE-FS/LS Source Impedance Adjustment,40,4,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,SQRXTUNE-Squelch Threshold Adjustment,44,3,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,COMPDISTUNE-Disconnect Threshold Adjustment,47,3,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,LOOP_EN-Port Loop back Test Enable,Enable,Disable,50,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,TCLK-PHY port test clock used to load TDATA_IN to the,Enable,Disable,51,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
O,TDATA_SEL-Test Data out select,Enable,Disable,52,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,TADDR_IN-Mode address for test interface. Specifies the,53,4,Hex,1,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,
T,TDATA_IN-Internal testing Register input data and select.,57,8,Hex,2,USB_UCTL0_UPHY_PORT000_CTL_STATUS_HELP,

(UCTL0_UPHY_PORT001_CTL_STATUS),20,UPHY_PORTX_CTL_STATUS = USB PHY Port X Control and Status Reigsters,USB,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,TDATA_OUT-PHY test data out. Presents either interlly,22,4,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,TXBISTSTUFFENH-High=Byte Transmit Bit=Stuffing Enable. It must be,Enable,Disable,26,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,TXBISTSTUFFEN-Low=Byte Transmit Bit=Stuffing Enable. It must be,Enable,Disable,27,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,DMPULLDOWN-D= Pull=Down Resistor Enable. It must be set to 1'b1,Enable,Disable,28,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,DPPULLDOWN-D+ Pull=Down Resistor Enable. It must be set to 1'b1,Enable,Disable,29,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,VBUSVLDEXT-In host mode this input is not used and can be tied,Enable,Disable,30,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,PORTRESET-Per=port reset,Enable,Disable,31,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,TXHSVXTUNE-Transmitter High=Speed Crossover Adjustment,32,2,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,TXVREFTUNE-HS DC Voltage Level Adjustment,34,4,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,TXRISETUNE-HS Transmitter Rise/Fall Time Adjustment,Enable,Disable,38,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,TXPREEMPHASISTUNE-HS transmitter pre=emphasis enable.,Enable,Disable,39,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,TXFSLSTUNE-FS/LS Source Impedance Adjustment,40,4,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,SQRXTUNE-Squelch Threshold Adjustment,44,3,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,COMPDISTUNE-Disconnect Threshold Adjustment,47,3,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,LOOP_EN-Port Loop back Test Enable,Enable,Disable,50,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,TCLK-PHY port test clock used to load TDATA_IN to the,Enable,Disable,51,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
O,TDATA_SEL-Test Data out select,Enable,Disable,52,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,TADDR_IN-Mode address for test interface. Specifies the,53,4,Hex,1,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,
T,TDATA_IN-Internal testing Register input data and select.,57,8,Hex,2,USB_UCTL0_UPHY_PORT001_CTL_STATUS_HELP,

(ZIP_CMD_BIST_RESULT),3,ZIP Command BIST Result Register,ZIP,ZIP_ZIP_CMD_BIST_RESULT_HELP
T,Reserved-Reserved,1,7,Hex,2,ZIP_ZIP_CMD_BIST_RESULT_HELP,
T,ZIP_CORE-BIST result of the ZIP_CORE memories,8,53,Hex,14,ZIP_ZIP_CMD_BIST_RESULT_HELP,
T,ZIP_CTL-BIST result of the ZIP_CTL  memories,61,4,Hex,1,ZIP_ZIP_CMD_BIST_RESULT_HELP,

(ZIP_CMD_BUF),5,ZIP Command Buffer Parameter Register,ZIP,ZIP_ZIP_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,ZIP_ZIP_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks,7,9,Hex,3,ZIP_ZIP_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,16,3,Hex,1,ZIP_ZIP_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,19,13,Hex,4,ZIP_ZIP_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned),32,33,Hex,9,ZIP_ZIP_CMD_BUF_HELP,

(ZIP_CMD_CTL),3,ZIP Command Control Register,ZIP,ZIP_ZIP_CMD_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,ZIP_ZIP_CMD_CTL_HELP,
O,FORCECLK-Force zip_ctl__clock_on_b == 1 when set,Enable,Disable,63,1,ZIP_ZIP_CMD_CTL_HELP,
O,RESET-Reset oneshot pulse for zip core,Enable,Disable,64,1,ZIP_ZIP_CMD_CTL_HELP,

(ZIP_CONSTANTS),8,ZIP Constants Register,ZIP,ZIP_ZIP_CONSTANTS_HELP
T,NEXEC-Number of available ZIP Exec Units,1,8,Hex,2,ZIP_ZIP_CONSTANTS_HELP,
T,Reserved-Reserved,9,7,Hex,2,ZIP_ZIP_CONSTANTS_HELP,
O,SYNCFLUSH_CAPABLE-1: SYNCFLUSH is supported,Enable,Disable,16,1,ZIP_ZIP_CONSTANTS_HELP,
T,DEPTH-Maximum search depth for compression,17,16,Hex,4,ZIP_ZIP_CONSTANTS_HELP,
T,ONFSIZE-Output near full threshold in bytes,33,12,Hex,3,ZIP_ZIP_CONSTANTS_HELP,
T,CTXSIZE-Context size in bytes,45,12,Hex,3,ZIP_ZIP_CONSTANTS_HELP,
T,Reserved-Reserved,57,7,Hex,2,ZIP_ZIP_CONSTANTS_HELP,
O,DISABLED-1=zip unit is disabled 0=zip unit is enabled,Enable,Disable,64,1,ZIP_ZIP_CONSTANTS_HELP,

(ZIP_DEBUG0),2,ZIP DEBUG Register,ZIP,ZIP_ZIP_DEBUG0_HELP
T,Reserved-Reserved,1,47,Hex,12,ZIP_ZIP_DEBUG0_HELP,
T,ASSERTS-FIFO assertion checks,48,17,Hex,5,ZIP_ZIP_DEBUG0_HELP,

(ZIP_ERROR),2,ZIP ERROR Register,ZIP,ZIP_ZIP_ERROR_HELP
T,Reserved-Reserved,1,63,Hex,16,ZIP_ZIP_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,64,1,ZIP_ZIP_ERROR_HELP,

(ZIP_INT_MASK),2,ZIP Interrupt Mask Register,ZIP,ZIP_ZIP_INT_MASK_HELP
T,Reserved-Reserved,1,63,Hex,16,ZIP_ZIP_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to ZIP_ERROR[0] above,Enable,Disable,64,1,ZIP_ZIP_INT_MASK_HELP,

(ZIP_THROTTLE),2,ZIP Throttle Register,ZIP,ZIP_ZIP_THROTTLE_HELP
T,Reserved-Reserved,1,60,Hex,15,ZIP_ZIP_THROTTLE_HELP,
T,MAX_INFL-Maximum number of inflight data fetch transactions,61,4,Hex,1,ZIP_ZIP_THROTTLE_HELP,

