LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
----------------------------------------------------------------------------------------------------
ENTITY controlBarraR_tb IS
	GENERIC	(	Nv						:	INTEGER  := 11);
END ENTITY controlBarraR_tb;
----------------------------------
ARCHITECTURE testbench2 OF controlBarraR_tb IS
	
SIGNAL  clk	               : 	STD_LOGIC;
SIGNAL  rst	               : 	STD_LOGIC;
SIGNAL  JoyStick2		      : 	STD_LOGIC_VECTOR(1 DOWNTO 0);
SIGNAL  LimSupBarraR			:	STD_LOGIC_VECTOR(Nv-1 DOWNTO 0);
SIGNAL  LimInfBarraR			:	STD_LOGIC_VECTOR(Nv-1 DOWNTO 0);
SIGNAL  BarraInfR		   	:	INTEGER:=190;
SIGNAL  BarraSupR  		   :	INTEGER:=290

BEGIN
	-------------- CLK GENERATION-------------------
	ClkGeneration: PROCESS
	BEGIN
		clk <= '0'; 
		WAIT FOR 10 ns;
		clk <= '1';
		WAIT FOR 10 ns;
	END PROCESS ClkGeneration;
	------------------------------------------------
	rstGeneration: PROCESS
	BEGIN		
		------- RESET GENERATION
		rst		<= '1' AFTER 10 ns,
						'0' AFTER 30 ns;
		WAIT FOR 100000 ms;
	END PROCESS rstGeneration;
	
	inGeneration: PROCESS
	BEGIN
	
		--Poner seÃ±ales
		
	END PROCESS inGeneration;
	
controlBarraRBLK_tb: ENTITY work.controlBarraR
	GENERIC MAP	( 	Nv => Nv)
	PORT	  MAP (  clk	              =>	 clk,
						rst	              =>	 rst,
						JoyStick2		     =>	 JoyStick2,
						LimSupBarraR		  =>	 LimSupBarraR,
						LimInfBarraR		  =>	 LimInfBarraR,
						BarraInfR		     =>   BarraInfR,
						BarraSupR  		     =>   BarraSupR);
	--------------------------------------------------					  
END ARCHITECTURE testbench2;	