# 100-DAYS-OF-RTL

HELLO VLSI ENTHUSIASTS, WELCOME TO MY 100DAYSOFRTL REPO

My Name is Subhash padamata, I mostly use Xilinx VIVADO and Modelsim for the simulation of RTL Codes. For verification i used Questasim and Synopsys VCS for System verilog (SV) and Universal Verification Methodology (UVM).

<hr>
  
<h2>Here is the list of Day wise RTL Codes:</h2>

Day-001 : FULL ADDER (Three Modelling styles). <br>
Day-002 : FULL SUBTRACTOR (Three Modelling styles). <br>
Day-003 : 8x1 Mux (Three Modelling styles).<br>
Day-004 : 8x1 Mux by 4x1 mux and 2x1 mux.<br>
Day-005 : 1x8 Demux (Three Modelling styles).<br>
Day-006 : 1x8 Demux by 1x2 demux and 1x4 demux.<br>
Day-007 : 8:3 enocder (Three Modelling styles).<br>
Day-008 : 3:8 decoder (Three Modelling styles).<br>
Day-009 : 8:3 priority enocder (Bhevioural model).<br>
Day-010 : RIPPLE CARRY ADDER. <br>
Day-011 : BCD TO 7 SEGMENT. <br>
Day-012 : BINARY TO GRAY (Three Modelling styles). <br>
Day-013 : GRAY TO BINARY (Three Modelling styles).<br>
Day-014 : COMPARATOR 4 BIT(Bhevioural model).<br>
Day-015 : CLK DIVIDE BY 2.<br>
Day-016 : ADDER-SUBTRACTOR.<br>
Day-017 : CARRY SAVE ADDER(Structural model).<br>
Day-018 : CARRY SELECT ADDER(Structural model).<br>
Day-019 : FLIPFLOPS (Behavioural model).<br>
Day-020 : Multiplier 4-Bit.<br>
Day-021 : Vedic Multiplier 4-Bit.<br>
Day-022 : Counters.<br>
Day-023 : Serial in Serial Out shift register(SISO).<br>
Day-024 : Serial in parallel Out shift register.(SIPO)<br>
Day-025 : parallel in parallel Out shift register.(PIPO)<br>
Day-026 : parallel in Serial Out shift register.(PISO)<br>
Day-027 : Bidirectional Shift register.<br>
Day-028 : Universal Shift Register.<br>
Day-029 : Johnson counter<br>
Day-030 : 4-Bit Divider <br>
Day-031 : ALU 8-bit<br>
Day-032 : Ring Oscillator.<br>
Day-033 : Swapping of two numbers<br>
Day-034 : N bit square number.<br>
Day-035 : Moore Non-overlapping.<br>
Day-036 : Moore overlapping.<br>
Day-037 : Mealy Non-overlapping.<br>
Day-038 : Mealy overlapping.<br>
Day-039 : Mod 12 synchronous up/down counter.<br>
Day-040 : Carry look ahead adder.<br>
Day-041 : D-flipflop by SR flipflop.<br>
Day-042 : T-flipflop by SR flipflop.<br>
Day-043 : JK-flipflop by SR flipflop.<br>
Day-044 : D-flipflop by JK flipflop.<br>
Day-045 : T-flipflop by JK flipflop.<br>
Day-046 : SR-flipflop by JK flipflop.<br>
Day-047 : SR-flipflop by D flipflop.<br>
Day-048 : JK-flipflop by D flipflop.<br>
Day-049 : T-flipflop by D flipflop.<br>
Day-050 : SR-flipflop by T flipflop.<br>
Day-051 : JK-flipflop by T flipflop.<br>
Day-052 : D-flipflop by T flipflop.<br>
Day-053 : FULL ADDER BY DECODER.<br>
Day-054 : GATES BY 2X1 MUX.<br>
Day-055 : LINEAR FEEDBACK SHIFT REGISTER.<br>
Day-056 : FIR Filter 8-bit.<br>
Day-057 : SRAM.<br>
Day-058 : Frequency divide 3 and 4.<br>
Day-059 : Frequency divide 1.5.<br>
Day-060 : Barrel shifter.<br>
Day-061 : Fixed priority arbiter.<br>
Day-062 : Round Robin Arbiter.<br>
Day-063 : Synchronous FIFO.<br>
Day-064 : Traffic Light Controller.<br>
Day-065 : PWM Generator<br>
Day-066 : CAR PARKING SYSTEM.<br>
Day-067 : LAST IN FIRST OUT (STACK).<br>
Day-068 : DUAL PORT RAM.<br>
Day-069 : VENDING MACHINE.<br>
Day-070 : SINEWAVE GENERATION.<br>
Day-071 : ERROR DETECTION AND CORRECTION USING HAMMING CODE TECHNIQUE .<br>
Day-072 : DIGITAL CLOCK.<br>
Day-073 : CRC 16-BIT PARALLEL.<br>
Day-074 : CRC 16-BIT SERIAL.<br>
Day-075 : ROM.<br>
Day-076 : ASYNC FIFO.<br>
Day-077 : BOOTHS MULTIPLIER.<br>
Day-078 : WALLACE MULTIPLIER.<br>
Day-079 : DADDA MULTIPLIER.<br>
Day-080 : KOGGE STONE ADDER.<br>
Day-081 : PROBLEM STATEMENT-1.<br>
Day-082 : PROBLEM STATEMENT-2.<br>
Day-083 : PROBLEM STATEMENT-3.<br>
Day-084 : PROBLEM STATEMENT-4.<br>
Day-085 : PROBLEM STATEMENT-5.<br>
Day-086 : INTERRUPT CONTROLLER.<br>
Day-087 : SPI controller.<br>
Day-088 : Advanced Memory Verification with SystemVerilog.<br>
