{:input (genetic.crossover/dumb-crossover 435034464 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_16_17 , \\wire1_:missing_16 , \\wire2_15_17_:missing , \\wire3_:missing , \\wire:missing_edge , wire5_34, \\wire27_:missing , \\wire28_:missing , \\wire29_:missing , wire30_44);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_16_17 ;\n  wire \\wire0_:missing_16_17 ;\n  wire wire10_16;\n  wire wire10_18;\n  wire \\wire12_34_:missing ;\n  wire \\wire12_:missing ;\n  wire wire13_34;\n  wire \\wire13_:missing ;\n  wire \\wire14_:missing ;\n  wire \\wire18_:missing ;\n  wire wire19_22;\n  wire \\wire19_:missing_20 ;\n  wire \\wire19_:missing_47 ;\n  input \\wire1_:missing_16 ;\n  wire \\wire1_:missing_16 ;\n  wire wire23;\n  wire wire25;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  input \\wire2_15_17_:missing ;\n  wire \\wire2_15_17_:missing ;\n  output wire30_44;\n  wire wire30_44;\n  wire \\wire31_:missing_47 ;\n  wire wire32;\n  wire wire33_34;\n  wire wire35_15;\n  wire wire35_18;\n  wire wire35_39;\n  wire wire35_40;\n  wire wire35_49;\n  wire \\wire35_:missing_46 ;\n  wire \\wire36_34_:missing ;\n  wire wire36_42;\n  wire wire37_43;\n  wire wire37_48;\n  wire wire38_44;\n  wire \\wire38_:missing_41 ;\n  wire \\wire38_:missing_47 ;\n  wire wire39_40_43;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire46;\n  wire wire48_34;\n  wire wire49;\n  output wire5_34;\n  wire wire5_34;\n  wire \\wire7_:missing ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire10_18 = 2'h1 >> wire10_16;\n  assign wire19_22 = 4'h2 >> { \\wire19_:missing_47 , \\wire19_:missing_20  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign wire25 = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_34;\n  assign wire13_34 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire35_18 = 2'h1 >> \\wire:missing_edge ;\n  assign wire36_42 = 2'h1 >> \\wire36_34_:missing ;\n  assign wire37_43 = 2'h1 >> wire37_48;\n  assign wire38_44 = 4'h4 >> { \\wire38_:missing_47 , \\wire38_:missing_41  };\n  assign \\wire:missing_39  = 4'h6 >> { wire35_39, wire39_40_43 };\n  assign \\wire:missing_40  = 4'h8 >> { wire39_40_43, wire35_40 };\n  assign \\wire12_:missing  = 2'h1 >> \\wire12_34_:missing ;\n  assign \\wire13_:missing  = 2'h1 >> wire13_34;\n  assign \\wire14_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire2_15_17_:missing , wire35_15 };\n  assign wire10_16 = 4'h8 >> { \\wire1_:missing_16 , \\wire0_:missing_16_17  };\n  assign \\wire:missing_17  = 4'h8 >> { \\wire2_15_17_:missing , \\wire0_:missing_16_17  };\n  assign \\wire18_:missing  = 4'h8 >> { wire35_18, wire10_18 };\n  assign \\wire7_:missing  = 1'h0;\n  assign \\wire:missing_8  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire31_:missing_47  = 1'h1;\n  assign wire32 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire49 = wire35_49;\n  assign wire37_48 = wire48_34;\n  assign \\wire19_:missing_47  = \\wire31_:missing_47 ;\n  assign wire46 = \\wire35_:missing_46 ;\n  assign \\wire:missing_45  = \\wire:missing_edge ;\n  assign wire30_44 = wire38_44;\n  assign wire39_40_43 = wire37_43;\n  assign \\wire:missing_edge  = wire36_42;\n  assign \\wire38_:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_26  = \\wire:missing_edge ;\n  assign wire23 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire19_22;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire19_:missing_20  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_:missing_16_17 , \\wire1_:missing_16 , \\wire2_15_17_:missing , \\wire3_:missing , \\wire:missing_edge , wire5_34, \\wire27_:missing , \\wire28_:missing , \\wire29_:missing , wire30_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:5.9-5.30\" *)\n  input \\wire0_:missing_16_17 ;\n  wire \\wire0_:missing_16_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:11.8-11.17\" *)\n  wire wire13_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:12.8-12.24\" *)\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:13.8-13.24\" *)\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:15.8-15.17\" *)\n  wire wire19_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:16.8-16.27\" *)\n  wire \\wire19_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:17.8-17.27\" *)\n  wire \\wire19_:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:18.9-18.27\" *)\n  input \\wire1_:missing_16 ;\n  wire \\wire1_:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:20.8-20.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:21.8-21.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:22.9-22.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:24.9-24.25\" *)\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:26.9-26.25\" *)\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:28.9-28.30\" *)\n  input \\wire2_15_17_:missing ;\n  wire \\wire2_15_17_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:30.10-30.19\" *)\n  output wire30_44;\n  wire wire30_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:32.8-32.27\" *)\n  wire \\wire31_:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:33.8-33.14\" *)\n  wire wire32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:36.8-36.17\" *)\n  wire wire35_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:42.8-42.17\" *)\n  wire wire36_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:45.8-45.17\" *)\n  wire wire38_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:46.8-46.27\" *)\n  wire \\wire38_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:47.8-47.27\" *)\n  wire \\wire38_:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:49.9-49.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:54.10-54.18\" *)\n  output wire5_34;\n  wire wire5_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:56.8-56.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:58.8-58.24\" *)\n  wire \\wire:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:61.8-61.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:62.8-62.23\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1340D643.v:63.10-63.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_34 = 1'h1;\n  assign \\wire13_:missing  = 1'h0;\n  assign \\wire14_:missing  = 1'h1;\n  assign wire19_22 = 1'h0;\n  assign \\wire19_:missing_20  = 1'h0;\n  assign \\wire19_:missing_47  = 1'h1;\n  assign wire23 = 1'h0;\n  assign wire25 = 1'hx;\n  assign wire30_44 = 1'hx;\n  assign \\wire31_:missing_47  = 1'h1;\n  assign wire32 = 1'h0;\n  assign wire35_18 = 1'h1;\n  assign wire36_42 = 1'h0;\n  assign wire38_44 = 1'hx;\n  assign \\wire38_:missing_41  = 1'h0;\n  assign \\wire38_:missing_47  = 1'hx;\n  assign wire5_34 = 1'hx;\n  assign \\wire7_:missing  = 1'h0;\n  assign \\wire:missing_26  = 1'h0;\n  assign \\wire:missing_45  = 1'h0;\n  assign \\wire:missing_8  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:38:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30/src/top.v'.\nSBY  2:38:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] Copy '/tmp/fuzzmount2DDF5D8C/1340D643.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30/src/1340D643.v'.\nSBY  2:38:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] Copy '/tmp/fuzzmount2DDF5D8C/1340D643.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30/src/1340D643.post.v'.\nSBY  2:38:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: abc pdr\nSBY  2:38:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1340D643.v:73$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1340D643.v:73$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1340D643.v:81$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1340D643.v:81$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1340D643.v:69$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1340D643.v:69$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Wire presynth.\\wire5_34 is used but has no driver.\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Wire presynth.\\wire38_:missing_47 is used but has no driver.\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:38:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:38:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] base: finished (returncode=0)\nSBY  2:38:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:38:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] aig: Warning: Wire presynth.\\wire5_34 is used but has no driver.\nSBY  2:38:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] aig: Warning: Wire presynth.\\wire38_:missing_47 is used but has no driver.\nSBY  2:38:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:38:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] aig: finished (returncode=0)\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: Warning: The network has no constraints.\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: finished (returncode=0)\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] engine_0: Status returned by engine: FAIL\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30'.\nSBY  2:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw3s3qk30] DONE (FAIL, rc=2)\n", :err ""}}}