Info (10281): Verilog HDL Declaration information at controls_pipeline.v(3): object "reset" differs only in case from object "RESET" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/modulos/Co_Processor/controls_pipeline.v Line: 3
Info (10281): Verilog HDL Declaration information at background_block.v(3): object "reset" differs only in case from object "RESET" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/modulos/Drawing_Module/background_block/background_block.v Line: 3
Warning (10273): Verilog HDL warning at calculo_address_memory.v(37): extended using "x" or "z" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/calculo_address_memory.v Line: 37
Info (10281): Verilog HDL Declaration information at stateMachine_2.v(3): object "reset" differs only in case from object "RESET" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/modulos/Drawing_Module/stateMachine_2.v Line: 3
Info (10281): Verilog HDL Declaration information at stateMachine_1.v(3): object "reset" differs only in case from object "RESET" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/modulos/Drawing_Module/stateMachine_1.v Line: 3
Info (10281): Verilog HDL Declaration information at controlUnit.v(23): object "reset" differs only in case from object "RESET" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v Line: 23
Warning (10268): Verilog HDL information at data_select.v(39): always construct contains both blocking and non-blocking assignments File: /home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/data_select.v Line: 39
Info (10281): Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv Line: 49
