Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 30 23:23:41 2021
| Host         : DESKTOP-6IT4G6N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xcku040
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2918 |
|    Minimum number of control sets                        |  2754 |
|    Addition due to synthesis replication                 |    94 |
|    Addition due to physical synthesis replication        |    70 |
| Unused register locations in slices containing registers |  3833 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2918 |
| >= 0 to < 4        |   829 |
| >= 4 to < 6        |   328 |
| >= 6 to < 8        |   327 |
| >= 8 to < 10       |   359 |
| >= 10 to < 12      |    90 |
| >= 12 to < 14      |    53 |
| >= 14 to < 16      |    34 |
| >= 16              |   898 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           19299 |         4221 |
| No           | No                    | Yes                    |            1646 |          475 |
| No           | Yes                   | No                     |            9233 |         2977 |
| Yes          | No                    | No                     |           14123 |         2369 |
| Yes          | No                    | Yes                    |            3220 |          725 |
| Yes          | Yes                   | No                     |           23606 |         4637 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                      |                                                                                                                                                            Enable Signal                                                                                                                                                           |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/tdd_rx_valid_s                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[2]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[2]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[8]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__40_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_3                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[3]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/state_reg[0][0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[7]_i_1_n_0                                                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[3]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[3]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[3]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[2]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[2]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_init                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_init                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_4                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[2]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[2]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4                                                                                                                                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__35_0[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_2                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__2_0[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[7]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[7]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__35_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[7]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[7]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[6]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[6]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[6]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[5]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[5]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[6]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[5]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[4]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[5]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[4]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[4]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[4]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[1]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[1]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_nodes/m11_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_nodes/m11_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_nodes/m11_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_nodes/m11_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_nodes/m11_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_nodes/m07_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[1]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_nodes/m07_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_nodes/m07_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_nodes/m07_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_nodes/m07_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_nodes/m08_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_nodes/m08_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_nodes/m08_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_nodes/m08_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_nodes/m08_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_nodes/m09_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__5_0[1]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_2_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_nodes/m09_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_nodes/m09_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_nodes/m09_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_nodes/m09_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_nodes/m10_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_nodes/m10_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_nodes/m10_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_nodes/m10_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_nodes/m10_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_nodes/m12_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_nodes/m12_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_nodes/m12_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_nodes/m12_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_nodes/m12_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[16]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Use_XX_Accesses.cache_updated_allowed_reg[0]                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_6[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/read_data_counter0                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/txc_wr_ns1                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/set_csum_cntrl                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_addr[1]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_access_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Ratio_Count1                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/SR[0]                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_speed[1]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_fc_en[1]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Async_Reset.sync_reset_reg                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/IB_Addr_strobe_10                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/follower_full_mm2s0                                                                                                                                                                        |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_empty_new0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_empty2_new0     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                      | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/DDataRdy_reg_0[0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/AccessKind[1]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                             | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_3_4_Reset                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_s                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]_0[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_5[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/transfer_id0                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/to_complete_count[1]_i_1_n_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_1[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_req_t_i_1_n_0                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_1[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_1                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry/MUXCY_I/ib_addr_strobe_mmu                                                                                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Using_Stream.stream_req_1st_cycle_reg[0]                                                                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/FSM_sequential_Using_Victim_Cache.victim_state_reg[0][0]                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_potential_exception_i                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/SR[0]                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout2    |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/REG5_OUT                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_TX_MULTICAST                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/reset_data                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_3                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[1]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[1]_i_1_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/pfc_tx/FSM_sequential_pause_state[1]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state[1]_i_1_n_0                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/SR[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_4[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_exit_pipeline/m12_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m12_exit_pipeline/m12_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_exit_pipeline/m07_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_exit_pipeline/m08_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_exit_pipeline/m09_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_exit_pipeline/m10_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_exit_pipeline/m11_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/m11_exit_pipeline/m11_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                             |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESET_INT_PIPE0                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_dma_last                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1_i_1__0_n_0                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_1[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_4[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db10                                                                                                                             |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[17]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[18]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[0]_i_1_n_0                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[11]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[4]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[8]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[9]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[2]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[6]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[7]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[3]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[20]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/to_complete_count[1]_i_1_n_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/transfer_id0                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/up_eot                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/up_sot                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_mux[1]_i_1_n_0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/txd_mem_full02_out                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_mux[1]_i_1_n_0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/upd_flag                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/FSM_onehot_txc_wr_cs_reg[2]                                                      |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_10[0]                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_7[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/intc_control.intc/ip2bus_wrack_i_1__0_n_0                                                                                                                                                                |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/intc_control.intc/clear_isr                                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_12[0]                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/OPCODE                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE_REG2                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_6[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_8[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_11[0]                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_9[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_4                                                                                                                                                        |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_11[0]                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_6[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_10[0]                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_7[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_8[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_12[0]                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_9[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg    |                                                                                                                                                                                                                                                                                                                                    | sys_rst_IBUF_inst/O                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_advance_pipe_data16_out                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_1__0_n_0                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                    |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_tlast_out                                                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_shift_case_reg0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                                           |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_5[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__35_0[2]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_2                                                                                                                                               |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_4                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_enb0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1__0_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_5                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1__1_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_5                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/up_tlf_s_valid_reg[0]                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/MDC_RISING_OUT                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1__2_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1__3_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1__4_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                        |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0[0]                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[13]_i_1_n_0                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[2]_i_1_n_0                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle_i_1__5_n_0                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_5[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__2_0[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PRE_COUNT[2]_i_1_n_0                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_dma_cyclic_0                                                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                 |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__35_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/stall_back_to_back_read_d0                                                                                                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_clk_enb0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/reset_ctrl                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[5].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[11].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[15].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[6].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[10].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[2].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout2    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/reset_ctrl0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_data_sel_m[3]                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/up_adc_data_sel_m[3]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_adc_data_sel_m[3]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_adc_data_sel_m[3]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/reset_ctrl0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[3].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[12].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[14].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                         |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[4].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[9].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[8].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__49_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                         |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_enb0_17                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__40_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_clk_enb0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_enb0_15                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_enb0_13                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/b_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word[2]_i_1_n_0                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_update_done_reg_0[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/r_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RXRUNDISP_INT                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_cnt00_out                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_2[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                 |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_pre_req                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/load_count[2]_i_2_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/data_count                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/data_count[4]_i_1__0_n_0                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/data_count[5]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/state_count[2]_i_1__0_n_0                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/TYPE_PACKET                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/REG5_OUT                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high[0]_i_1_n_0                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/E[0]                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/cacheline_cnt_reg[2][0]                                                                                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DINBDIN[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_i_1_n_0                                                                                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_1[0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                           |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/meq_min_reg_0                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Bus_RNW_reg_reg                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1[0]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_wr                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[5]_i_1_n_0                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[5].srl_nx1/shift                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__0_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrl[3]_i_1_n_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/p_1_in                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[0]_0[0]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/E[0]                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/encode_8b10b/dout[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[3]_i_1__0_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/mpx0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/LOOPBACK_REG                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/set_axi_flag                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[7]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[1]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[8]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[2]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/configurable_match_cap                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__40_0[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__40_0[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[9]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_rstgen/U0/bus_struct_reset[0]                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/MMU_I/ex_stall_cycle_q                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_3[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/E[0]                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[3]                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                                                                |                3 |              4 |         1.33 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[6]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[4]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__40_0[4]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__40_0[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id[3]_i_1__2_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__0_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__35_0[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[3]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[1]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24_0[5]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/last_burst_len0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WREADY_0[0]                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_2                                                                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rlast_0[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__19_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[6]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[13]_i_1_n_0                                                                                                                                                          |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[5]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[1]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                5 |              5 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[6]_i_1_n_0                                                                                                      |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[6].inst_req_counter/gen_wr.afull_r_reg                                                                             |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[13]_i_1_n_0                                                                                                                                                          |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_2/reset_sync6_0                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_out                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[6].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/ClkARst                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/pll_gate_cnt[4]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/store_hdr_length                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                      |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_1[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                               |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/reset_sync_inter_clk/reset_out                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg5                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/tx_rst                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/reset_sync_inter_clk/reset_out                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/rst_125_out                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                   |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_aresetn[0]                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CE_REG1_OUT4_out                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_en_12_5_rise                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div2/reg5                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[4]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_1                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_3                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/REG5_OUT                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                      |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[3]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_REG1_OUT3_out                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[2]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                               |                5 |              5 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                                |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/data_count                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/SR[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_1_n_0                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[2][0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[3]_i_1__0_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl6_out                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                               |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_27[1]                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                                     |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_21[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_19[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_28[1]                                                                                                                                                                  |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_25[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_23[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_17[1]                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[7]_7                                                                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[37]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[31]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[43]_7                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[25]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[43]_7                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[1]_1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[19]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]_7                                                                                                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[37]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[25]_1                                                                                                                                                                           |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[31]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]_7                                                                                                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[13]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[43]_7                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[19]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[1]_1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[37]_1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[25]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[19]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0/SEQ/seq_clr                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[13]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[1]_1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[7]_1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[31]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[43]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[37]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int[5]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[13]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[25]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[19]_1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[1]_1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[7]_1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[37]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_enable0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/pdcount[5]_i_1_n_0                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[31]_1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[43]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[19]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[25]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[1]_1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[13]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[7]_1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[37]_1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_12[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[43]_1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[31]_1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[13]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[1]_1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[25]_1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[19]_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                   |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/reset_sync_output_clk/SR[0]                                                                                                                               |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                             |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                       |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                       |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1__0_n_0                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/E[0]                                                                                                                                                                                                            | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/reset_ctrl                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/SEQ/seq_clr                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_burst_counter[5]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_clr                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_2                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_4                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre0_out[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post0_out[1]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre0_out[1]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post0_out[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |              7 |         1.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_1                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_5                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[6]_i_1_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/bt_val_rawa                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                    |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                     |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/vector_decode_inst/tx_stats_valid                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt[6]_i_1_n_0                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_aresetn[0]                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/ctrl_enable                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                               |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                6 |              7 |         1.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                7 |              7 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                                                                   |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][2]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][6]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][9]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][7]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][4]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][8]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][10]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][11]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][14]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][17]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][32]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][35]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][45]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][46]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][24]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][31]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][13]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][48]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][50]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][39]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][41]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][36]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][40]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][52]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][53]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][44]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][56]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][37]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][57]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][58]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][59]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][51]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][60]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][20]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][38]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][49]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][62]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][19]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][63]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][65]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][67]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][68]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][47]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][27]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][25]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][30]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][22]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][54]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][33]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][26]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][61]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][69]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][70]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][71]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][72]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][16]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][73]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][55]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][74]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][75]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][12]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][42]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][43]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][64]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][15]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][34]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][18]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][21]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][29]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][66]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][23]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][28]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][79]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][78]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][83]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][85]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][84]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][82]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][80]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][77]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][81]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][76]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_3[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CRC_CE                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_36[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_cnt[23]_i_1_n_0                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/FSM_onehot_txc_wr_cs_reg[12]                                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_11[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DINBDIN[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                     |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_aresetn[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_6[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt0                                                                                                       |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                   |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                       |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[12]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0                                                 |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                                 |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0                                                 |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                                 |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_6                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                               |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_1[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_2[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg    |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[8]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[15]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[33]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[27]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[39]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[45]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[21]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[15]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rlast_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                            |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[45]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[33]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[15]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                               |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                               |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[21]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                         |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_10[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[45]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_8[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                                                                                          |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[39]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[27]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[33]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_4[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[21]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_6[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[15]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[15]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[33]_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                            |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[8]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[27]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_12[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[7]_i_1_n_0                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[45]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg0                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[15]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[39]_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[27]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[21]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[33]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[45]_1                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[21]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                             | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[33]_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[27]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset_1                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                              |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[7]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[15]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]_1                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[33]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[21]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[39]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[27]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/SR[0]                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]_1                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[15]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[21]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                              | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                              | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                                                                 | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[27]_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[45]_1                                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                                                                 | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                     | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/CRC_CE                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][3]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][5]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                 |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                      |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                                               |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_STR_RXD_ARESETN_0[0]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |                6 |              9 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/clear_stream_cache_fetch                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                      |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/rxclk_rd_1                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/SR[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/ch2_dly_fast_cnt0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[9]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                        |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                        |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                        |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |              9 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                        |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/MUXCY_I/lopt_10                                                                                                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |              9 |         1.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_SET0                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/ch1_dly_fast_cnt0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data[8]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              9 |         9.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/E[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              9 |         9.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_19                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_21                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_23                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[3][0]                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[2][0]                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1__0_n_0                                                   |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[0][0]                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1__0_n_0                                                   |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                   |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[9]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_reg[9]_i_1_n_0                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                1 |             10 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/gb0/read_enabler                                                                                                                                              |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                       |                1 |             10 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                          |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                   |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                   |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[1]_0[0]                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1__0_n_0                                                   |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                         |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                   |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                              |                8 |             10 |         1.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/reset_in                                                                                                                                                                                |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                              |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1                                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_3                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                          |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                          |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_reg[10]_i_1_n_0                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg_1                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[10]_i_1_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                6 |             11 |         1.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ipv4_hdr_addr_int[10]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hold_reg                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_en_dly_reg[0]                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/axi_str_txd_2_mem_addr_int_mins1[10]_i_1_n_0                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             11 |         2.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync6_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_10                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_wr_ns149_out                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                              |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                                 |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             11 |         2.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                5 |             11 |         2.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[4][0]                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_onehot_rxd_axistream_current_state_reg[5][0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_6[0]                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[0][0]                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                1 |             12 |        12.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_num_lanes0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |             12 |         1.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                                                                                                                        |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                                                                                                                        |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/do_full_csum_int1_out                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1                                                                                                                                                                           |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                1 |             12 |        12.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                 |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                                                                                                                        |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                                                                                                                        |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1_roll                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                 |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg30                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                 |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                                        |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[14]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                   |                3 |             13 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |               13 |             13 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |               12 |             13 |         1.08 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[12]_i_1_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             13 |         2.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                6 |             13 |         2.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1[0]                                                                                                                                                                          |                3 |             13 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                5 |             13 |         2.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[9].inst_req_counter/areset_r_reg[0]                                                                        |                3 |             13 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_ESR                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                       |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[9].inst_req_counter/areset_r_reg[0]                                                                        |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                     |                2 |             14 |         7.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                     |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                          |                2 |             14 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                          |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[13]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                               |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                            |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_1                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |             14 |        14.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                        |                1 |             15 |        15.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_1                                                                                                                                                                  |                3 |             15 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                3 |             15 |         5.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |                2 |             15 |         7.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt[14]_i_1_n_0                                                                                                                                                                   |                2 |             15 |         7.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_4                                                                                                                                                                  |                4 |             15 |         3.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             15 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                9 |             15 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                     |                2 |             15 |         7.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                            |                2 |             15 |         7.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                4 |             15 |         3.75 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0][14]_i_1_n_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                5 |             15 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                5 |             15 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                          |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/E[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[5]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[13]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_compare_wr_reg_n_0_[2]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_3                                                                                                                                                                  |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                          |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_field_wr_reg_n_0_[1]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_field_wr_reg_n_0_[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_compare_wr_reg_n_0_[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_2                                                                                                                                                                  |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_7[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                          |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/calc_frm_length                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                            |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_1[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[15]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_3[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_2_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[15]_i_1_n_0                                                                                                                                               |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_1                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_1_n_0                                                                                                                          |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_4                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_4[15]_i_1_n_0                                                                                                                          |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_4                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_4[15]_i_1_n_0                                                                                                                      |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_2                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_2[15]_i_1_n_0                                                                                                                      |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_3                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_3[15]_i_1_n_0                                                                                                                      |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_2                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0                                                                                                                          |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_3                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_3[15]_i_1_n_0                                                                                                                          |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_1                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_1[15]_i_1_n_0                                                                                                                      |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/E[0]                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/ADD_CONTROL_FRAME_reg[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_17[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_12[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_field_wr_reg_n_0_[3]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1_n_0                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__67_1[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_compare_wr_reg_n_0_[3]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |               14 |             16 |         1.14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[1]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[3]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[2]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_field_wr_reg_n_0_[2]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                                   |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_compare_wr_reg_n_0_[1]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0   |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[16]_i_1_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/axi_str_txd_tlast_dly0_reg[0]                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             17 |         1.70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                     |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[16]_i_1_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                     | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             17 |         8.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly_reg[0][0]                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/csum_1_0[16]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[16]_i_1_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |               16 |             17 |         1.06 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[16]_i_1_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_REGISTERS/E[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly_reg[0]_0[0]                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             18 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                     |               12 |             18 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                9 |             18 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                7 |             18 |         2.57 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                         |               10 |             18 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                5 |             18 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                2 |             18 |         9.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_4                                                                                                                                                                  |                6 |             18 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                                                                                                             |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/E[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                6 |             18 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                9 |             18 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             18 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_4                                                                                                                                                                  |                6 |             19 |         3.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SR[0]                                                                                                                        |                5 |             19 |         3.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             19 |         4.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                5 |             19 |         3.80 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             20 |        10.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_2                                                                                                                                                                  |                8 |             20 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             20 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             21 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             21 |         1.75 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                                                                                                                              |                7 |             21 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |               11 |             22 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                       |                3 |             22 |         7.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_hold                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                8 |             22 |         2.75 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                       |                3 |             22 |         7.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             22 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                7 |             22 |         3.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__3_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                9 |             22 |         2.44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                                      |                3 |             23 |         7.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |               14 |             23 |         1.64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/end_of_period_s                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_45[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_39[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_26[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_27[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_28[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_46[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_52[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_31[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_30[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             24 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_32[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_33[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             24 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_35[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_41[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_47[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                                                              |                3 |             24 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_42[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_43[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_53[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_51[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_29[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_50[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/SR[0]                                                                                                                             |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_48[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_44[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_49[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i1                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |                3 |             24 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_2                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                                   |                3 |             24 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                                                              |                3 |             24 |         8.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_2                                                                                                                                                                  |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[1]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_reg[0]                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_34[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_38[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_4                                                                                                                                                                  |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_40[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               17 |             25 |         1.47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1                                                                                                                                                                           |                4 |             25 |         6.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             25 |         6.25 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_3                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre0_out[1]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                          |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post0_out[1]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_9                                                                                                                                                                           |                2 |             25 |        12.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               14 |             25 |         1.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               14 |             25 |         1.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                                           |                4 |             25 |         6.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               15 |             25 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre0_out[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                          |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_8                                                                                                                                                                           |                3 |             25 |         8.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |               14 |             25 |         1.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_1                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                                          |                4 |             25 |         6.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post0_out[0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                                           |                3 |             25 |         8.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                              |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                           |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                        |                6 |             26 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             26 |        13.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               11 |             26 |         2.36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               11 |             26 |         2.36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0]_0[0]                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                4 |             26 |         6.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             26 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               13 |             26 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               13 |             26 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               14 |             26 |         1.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             26 |        13.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |             26 |        13.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               13 |             26 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                        |               10 |             27 |         2.70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               10 |             27 |         2.70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               11 |             27 |         2.45 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_5                                                                                                                                                                  |                7 |             27 |         3.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                7 |             27 |         3.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBX_I_reg_0[1]                                                                                                                                                   |               10 |             27 |         2.70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               12 |             27 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               12 |             27 |         2.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             27 |         5.40 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                             |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                2 |             28 |        14.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                                       |                7 |             28 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in8_in                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                9 |             28 |         3.11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__64_1[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                                        |               11 |             28 |         2.55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |                5 |             28 |         5.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[28]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[28]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             29 |         2.42 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/active0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             29 |         4.14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             29 |         4.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             29 |         2.07 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             29 |         4.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |                8 |             30 |         3.75 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |               11 |             30 |         2.73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                6 |             30 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/sel                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                          |                3 |             30 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                        |                4 |             30 |         7.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/MUXCY_I/lopt_10                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               16 |             30 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |               13 |             30 |         2.31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                |               10 |             31 |         3.10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                              |                7 |             31 |         4.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                7 |             31 |         4.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             31 |         6.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             31 |         6.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             31 |         2.82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             31 |         2.82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                           |                4 |             31 |         7.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             31 |         4.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/GEN_UScale.srl32_1_reg[30]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |             31 |         5.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                6 |             31 |         5.17 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]                                                                                                                                                                         |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_5                                                                                                                                                                  |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                     |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/intc_control.intc/SR[0]                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             32 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_9[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_8[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_6[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_9[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             32 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_5[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_13[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_11[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_1                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                       |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_7[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[3]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FCS_CHECK_i_1_n_0                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_20[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_15[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_10[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[7]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_24[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                          |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_EAR                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                              |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_22[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_21[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_25[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                   |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_19[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_2[0]                                                                                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_23[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_16[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_13[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[6]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_11[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_37[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_14[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_18[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_Virtual_Memory.instr_Addr_1_keep_reg[27][0]                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[4]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/up_tlf_s_valid_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             32 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_timer[0]_i_1__0_n_0                                                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                             |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s[31]_i_1_n_0                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[8]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_reg__0                                                                                                                                                        |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1                                                                                       |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rreq_int_reg_1[0]                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rreq_int_reg_2[0]                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rreq_int_reg_0[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_0[0]                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/SR[0]                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_aresetn[0]                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                              |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                              |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_3                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.data_d10                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                   |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                             |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                    |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                                   |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_7[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_7[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_5[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_7[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_4[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                                               |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN                                                                                                                                                                    |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_1                                                                                                                                                                  |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                    |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                        |                3 |             33 |        11.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               21 |             33 |         1.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren1_out                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             33 |        11.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_3                                                                                                                                                                  |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                       |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                 |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                       |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             34 |         2.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               20 |             34 |         1.70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               21 |             34 |         1.62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               19 |             34 |         1.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                8 |             34 |         4.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             34 |         4.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               16 |             34 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                 |               15 |             34 |         2.27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               16 |             34 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |               17 |             34 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               17 |             34 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               17 |             34 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               12 |             34 |         2.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               13 |             34 |         2.62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               18 |             34 |         1.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[8]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               29 |             34 |         1.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                    |                9 |             34 |         3.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/req_src_ready                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                 |               10 |             34 |         3.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               21 |             34 |         1.62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |                3 |             34 |        11.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               10 |             34 |         3.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               16 |             34 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               16 |             34 |         2.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               11 |             34 |         3.09 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |             34 |        11.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               11 |             34 |         3.09 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_2                                                                                                                                                                  |               13 |             34 |         2.62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_276                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               18 |             35 |         1.94 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             35 |         3.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               14 |             35 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               14 |             35 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               11 |             35 |         3.18 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[8]                                                                                                                                                                          |                5 |             35 |         7.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_2                                                                                                                                                                  |               10 |             35 |         3.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_2                                                                                                                                                                  |               11 |             35 |         3.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_258                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               18 |             35 |         1.94 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_277                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               14 |             35 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_275                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               16 |             35 |         2.19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_5                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             36 |        12.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_3                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_1                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/E[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             36 |         9.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_6                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             36 |        12.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___3_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             36 |         2.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             36 |        12.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___3_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___3_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_4                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             36 |        12.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             36 |         9.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                          |               11 |             36 |         3.27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             36 |        12.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_2                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             37 |         6.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             37 |         6.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             37 |         6.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             37 |         7.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             37 |         7.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |               12 |             37 |         3.08 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             37 |         5.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             37 |         6.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                4 |             37 |         9.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             37 |         6.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |                9 |             37 |         4.11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             37 |         6.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |             37 |         7.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             37 |         7.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                             |               10 |             37 |         3.70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                        |               12 |             37 |         3.08 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             38 |         5.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             38 |         4.22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             38 |         4.22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             38 |         5.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             38 |         6.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             38 |         6.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             38 |         6.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             38 |         4.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             38 |         5.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             38 |         7.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             38 |         5.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             38 |         7.60 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                                     |                7 |             38 |         5.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             39 |        13.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             39 |        13.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |               11 |             39 |         3.55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             40 |         4.44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             40 |         5.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             40 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                   |                8 |             40 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             40 |         5.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             40 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             40 |         4.44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                   |                8 |             40 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                             |               12 |             41 |         3.42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |               13 |             41 |         3.15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               19 |             41 |         2.16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             41 |         2.41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                 |                5 |             42 |         8.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                               |               19 |             42 |         2.21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                   |                5 |             42 |         8.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               10 |             42 |         4.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |             42 |         3.82 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_1                                                                                                                                                                  |               11 |             43 |         3.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             43 |         4.30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                        |               15 |             43 |         2.87 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             46 |         2.71 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               12 |             47 |         3.92 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_3                                                                                                                                                                  |               12 |             47 |         3.92 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               19 |             48 |         2.53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[2]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               24 |             48 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               15 |             48 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |               11 |             48 |         4.36 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               14 |             48 |         3.43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                8 |             48 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               13 |             48 |         3.69 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |               20 |             48 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[5]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               19 |             48 |         2.53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             48 |        16.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               15 |             48 |         3.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[4]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               20 |             48 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               22 |             48 |         2.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[6]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               17 |             48 |         2.82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[1]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               22 |             48 |         2.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[3]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               19 |             48 |         2.53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3[7]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               18 |             48 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               19 |             48 |         2.53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |               11 |             49 |         4.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |               19 |             49 |         2.58 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               11 |             49 |         4.45 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                    |               12 |             50 |         4.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |               28 |             50 |         1.79 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |               16 |             51 |         3.19 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               26 |             52 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                     |               15 |             52 |         3.47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                              |               13 |             54 |         4.15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK          |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               21 |             57 |         2.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                                       |               18 |             58 |         3.22 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                       |               21 |             59 |         2.81 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               24 |             60 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                               |               14 |             60 |         4.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                6 |             60 |        10.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_i_1__9_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               18 |             62 |         3.44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                         |               19 |             63 |         3.32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                           |               19 |             63 |         3.32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               19 |             63 |         3.32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               26 |             63 |         2.42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               25 |             63 |         2.52 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/adc_valid_i1                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               18 |             64 |         3.56 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_3                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/SR[0]                                                                                                                                                                                                  |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               29 |             64 |         2.21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                              |               21 |             64 |         3.05 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             64 |        16.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_valid                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               18 |             64 |         3.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             64 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[77].srl_nx1/push                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             64 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_entry_pipeline/s06_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             65 |         3.82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               26 |             65 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_5                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               24 |             66 |         2.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               25 |             66 |         2.64 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_1                                                                                                                                                                  |               24 |             67 |         2.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                   |               25 |             68 |         2.72 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                             |               22 |             69 |         3.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                                       |               19 |             70 |         3.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                                       |               18 |             70 |         3.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                      |               23 |             71 |         3.09 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             72 |         7.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               17 |             72 |         4.24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               20 |             72 |         3.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               18 |             72 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               16 |             72 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               16 |             72 |         4.50 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               19 |             72 |         3.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               13 |             72 |         5.54 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                         |               24 |             72 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               13 |             72 |         5.54 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum79_out                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               16 |             72 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum57_out                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               15 |             72 |         4.80 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_1                                                                                                                                                                  |               23 |             72 |         3.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                   |               12 |             73 |         6.08 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               14 |             73 |         5.21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               14 |             73 |         5.21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             73 |         6.64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                          |               25 |             73 |         2.92 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_SM_FOR_LENGTH.desc_fetch_req_reg[0]                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                          |               25 |             73 |         2.92 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               15 |             75 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             75 |         4.41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               19 |             75 |         3.95 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               15 |             75 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               15 |             75 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             75 |        15.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               18 |             75 |         4.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               12 |             75 |         6.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               14 |             75 |         5.36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               14 |             75 |         5.36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                                       |               16 |             76 |         4.75 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_6                                                                                                                                                                  |               21 |             77 |         3.67 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_5                                                                                                                                                                  |               22 |             78 |         3.55 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]_repN_5                                                                                                                                                                  |               23 |             78 |         3.39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__0_n_0                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               25 |             79 |         3.16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__2_n_0                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               26 |             79 |         3.04 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__1_n_0                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               25 |             79 |         3.16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               28 |             79 |         2.82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               27 |             79 |         2.93 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             79 |         9.88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[103]_0[0]                                                                                                                                      |               40 |             80 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                             |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               28 |             80 |         2.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0       |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               25 |             81 |         3.24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               29 |             81 |         2.79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/M00_ARESETN[0]                                                                                                                                                                                           |               28 |             84 |         3.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                               |               21 |             86 |         4.10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/FSM_sequential_mm2s_cs_reg[1][0]                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                     |               28 |             87 |         3.11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_6                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               34 |             87 |         2.56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                     |               27 |             87 |         3.22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                                       |               21 |             88 |         4.19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                      |               28 |             89 |         3.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               35 |             89 |         2.54 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |               28 |             89 |         3.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               36 |             90 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               34 |             92 |         2.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               33 |             96 |         2.91 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               21 |             96 |         4.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                    |               81 |             96 |         1.19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_6                                                                                                                                       |               22 |             96 |         4.36 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               20 |             96 |         4.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               42 |            101 |         2.40 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               31 |            105 |         3.39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |               49 |            107 |         2.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/S00_ARESETN[0]                                                                                                                                                                                          |               33 |            108 |         3.27 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                             |               30 |            122 |         4.07 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |               45 |            125 |         2.78 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |               49 |            126 |         2.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               56 |            127 |         2.27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/E[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               16 |            128 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                            |               39 |            128 |         3.28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                               |               43 |            135 |         3.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wrDataVal_reg                                                                                                       |               81 |            136 |         1.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                                           |               94 |            144 |         1.53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_toggle_i_1__11_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               58 |            145 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_toggle_i_1__12_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               58 |            145 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_toggle_i_1__13_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               58 |            145 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_toggle_i_1__10_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               55 |            145 |         2.64 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]                                                                                                                                                                         |               28 |            157 |         5.61 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]                                                                                                                                                                         |               33 |            157 |         4.76 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]                                                                                                                                                                         |               35 |            157 |         4.49 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]                                                                                                                                                                         |               30 |            157 |         5.23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__1_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               39 |            158 |         4.05 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__2_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               42 |            158 |         3.76 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               36 |            158 |         4.39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__0_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               42 |            158 |         3.76 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               33 |            160 |         4.85 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                      |               44 |            169 |         3.84 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                               |               70 |            188 |         2.69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                    |               61 |            188 |         3.08 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |              100 |            217 |         2.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                              |               50 |            222 |         4.44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                              |               54 |            222 |         4.11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                              |               49 |            222 |         4.53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                              |               62 |            228 |         3.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |              100 |            257 |         2.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                     |               62 |            272 |         4.39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                  |               88 |            273 |         3.10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg                                                                                                                                                                                              |               52 |            287 |         5.52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/dbg_clk            |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               43 |            296 |         6.88 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                             |              105 |            405 |         3.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |              173 |            417 |         2.41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               76 |            512 |         6.74 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              114 |            513 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |              100 |            513 |         5.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               70 |            534 |         7.63 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               63 |            537 |         8.52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               59 |            537 |         9.10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               68 |            539 |         7.93 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               64 |            539 |         8.42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               45 |            546 |        12.13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/c0_riu_clk         |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |              142 |            554 |         3.90 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               90 |            576 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               90 |            576 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |              132 |            576 |         4.36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |              144 |            596 |         4.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |              136 |            596 |         4.38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |              126 |            596 |         4.73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |              112 |            596 |         5.32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               50 |            597 |        11.94 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               39 |            608 |        15.59 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               40 |            624 |        15.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               40 |            624 |        15.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               40 |            624 |        15.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               39 |            624 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               40 |            624 |        15.60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               42 |            672 |        16.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               44 |            680 |        15.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               44 |            680 |        15.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               44 |            680 |        15.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               44 |            680 |        15.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               48 |            768 |        16.00 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf_0 |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |              245 |            923 |         3.77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |              356 |           1131 |         3.18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/addn_ui_clkout1    |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |              706 |           2118 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                          |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |             1066 |           7148 |         6.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk_0    |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |             2027 |           8719 |         4.30 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


