$date
	Sun Oct 23 03:41:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#597127
b11101 !
1"
#597130
b11101 &
b11101 %
1$
#597131
0"
#597134
b1011000 &
b1011000 %
#597138
b101100 &
b101100 %
#597142
b10110 &
b10110 %
#597146
b1011 &
b1011 %
#597150
b100010 &
b100010 %
#597154
b10001 &
b10001 %
#597158
b110100 &
b110100 %
#597162
b11010 &
b11010 %
#597166
b1101 &
b1101 %
#597170
b101000 &
b101000 %
#597174
b10100 &
b10100 %
#597178
b1010 &
b1010 %
#597182
b101 &
b101 %
#597186
b10000 &
b10000 %
#597190
b1000 &
b1000 %
#597194
b100 &
b100 %
#597198
b10 &
b10 %
#597202
b1 &
b1 %
1#
#597206
b0 &
0#
b0 %
0$
#1633644
b10000 !
1"
#1633646
b10000 &
b10000 %
1$
#1633647
0"
#1633650
b1000 &
b1000 %
#1633654
b100 &
b100 %
#1633658
b10 &
b10 %
#1633662
b1 &
1#
b1 %
#1633666
b0 &
b0 %
0#
0$
#2617855
b11 !
1"
#2617858
b11 &
b11 %
1$
#2617859
0"
#2617862
b1010 &
b1010 %
#2617866
b101 &
b101 %
#2617870
b10000 &
b10000 %
#2617874
b1000 &
b1000 %
#2617878
b100 &
b100 %
#2617882
b10 &
b10 %
#2617886
b1 &
1#
b1 %
#2617890
b0 &
b0 %
0#
0$
#4500012
