# systemVerliog_pm
A versatile project manager system for digital hardware design projects, supporting simulation, synthesis, and verification workflows for ASIC and FPGA development using SystemVerilog.
