Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Sat Oct 17 18:32:19 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu28dr
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   210 |
| Unused register locations in slices containing registers |   241 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |           14 |
|      3 |           12 |
|      4 |           28 |
|      5 |            4 |
|      6 |           16 |
|      8 |           23 |
|      9 |            8 |
|     10 |           14 |
|     11 |            2 |
|     12 |            7 |
|     13 |            1 |
|     15 |            2 |
|    16+ |           74 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |           54 |
| No           | No                    | Yes                    |             128 |           36 |
| No           | Yes                   | No                     |             114 |           69 |
| Yes          | No                    | No                     |            1046 |          196 |
| Yes          | No                    | Yes                    |             227 |           44 |
| Yes          | Yes                   | No                     |            1251 |          301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                           Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                                      |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                      |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                      |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/E[0]                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm[1]_i_1_n_0                                                                                                                                                                                                            | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                      |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                              | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/axi_awready0                                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                               | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                  |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_0[0]                                                                                                            |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                               | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                      |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__0_n_0                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                      |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                               |                                                                                                                                                                                                                                      |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r                                                                                                                                                                                                                              | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1_n_0                                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                    | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_ready_d_reg[0][0]                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                 |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                    |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                 |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                    |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3]_0[0]                                                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                    | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                           | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                3 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                3 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                      |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                      |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                5 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                5 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                      |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                               |                                                                                                                                                                                                                                      |                4 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                4 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                      |                6 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                5 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                         |                                                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/p_1_in[8]                                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/p_1_in[24]                                                                                                                                                                                                                                                   | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/p_1_in[16]                                                                                                                                                                                                                                                   | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/p_1_in[0]                                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                      |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                      |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                      |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                      |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                      |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                      |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                      |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                      |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                6 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                5 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                      |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                6 |             13 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                4 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                5 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                                                |                                                                                                                                                                                                                                      |               11 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                       | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               11 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                      |                1 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                      |                1 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                5 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                      |                6 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                      |                6 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                                                |                                                                                                                                                                                                                                      |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[18]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                      |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                      |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                      |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                                  |                                                                                                                                                                                                                                      |                4 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                      |                5 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                      |                6 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                      |                6 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                      |                6 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                      |                6 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                      |                7 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                      |                3 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                      |               12 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                      |                6 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                      |                3 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                      |                3 |             29 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                      |                5 |             29 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                                      |                5 |             32 |
|  zcu111_infr_inst/O[0]                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                      |                6 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_raw_from_processor/slv_reg_rden                                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__0_n_0                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                      |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | reg_test_software_register/sBus0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                      |                5 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1_n_0                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                             | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               17 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                      |                7 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                      |                7 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                      |               18 |             36 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                      |               18 |             36 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |               11 |             38 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             39 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               15 |             39 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |               27 |             46 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                      |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                      |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |               15 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                      |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               16 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |               19 |             58 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                          |               21 |             58 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                      |               49 |            123 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                      |               40 |            147 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                      |               42 |            147 |
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


