{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647037013861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647037013862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 17:16:53 2022 " "Processing started: Fri Mar 11 17:16:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647037013862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037013862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shameem_03132022_Register_N_VHDL -c Shameem_03132022_Register_N_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shameem_03132022_Register_N_VHDL -c Shameem_03132022_Register_N_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037013862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647037014131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647037014131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_03132022_register_n_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_03132022_register_n_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03132022_Register_N_VHDL-arch " "Found design unit 1: Shameem_03132022_Register_N_VHDL-arch" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647037019436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03132022_Register_N_VHDL " "Found entity 1: Shameem_03132022_Register_N_VHDL" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647037019436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shameem_03132022_Register_N_VHDL " "Elaborating entity \"Shameem_03132022_Register_N_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647037019452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_03132022_WREN Shameem_03132022_Register_N_VHDL.vhd(16) " "VHDL Process Statement warning at Shameem_03132022_Register_N_VHDL.vhd(16): signal \"Shameem_03132022_WREN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647037019467 "|Shameem_03132022_Register_N_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_03132022_Q Shameem_03132022_Register_N_VHDL.vhd(20) " "VHDL Process Statement warning at Shameem_03132022_Register_N_VHDL.vhd(20): inferring latch(es) for signal or variable \"Shameem_03132022_Q\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647037019469 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[0\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[0\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[1\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[1\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[2\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[2\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[3\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[3\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[4\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[4\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[5\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[5\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[6\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[6\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[7\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[7\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[8\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[8\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[9\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[9\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[10\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[10\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[11\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[11\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[12\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[12\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[13\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[13\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[14\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[14\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[15\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[15\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019470 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[16\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[16\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[17\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[17\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[18\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[18\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[19\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[19\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[20\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[20\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[21\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[21\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[22\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[22\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[23\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[23\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[24\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[24\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[25\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[25\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[26\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[26\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[27\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[27\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[28\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[28\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[29\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[29\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[30\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[30\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q\[31\] Shameem_03132022_Register_N_VHDL.vhd(20) " "Inferred latch for \"Shameem_03132022_Q\[31\]\" at Shameem_03132022_Register_N_VHDL.vhd(20)" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037019471 "|Shameem_03132022_Register_N_VHDL"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_03132022_Q\[0\]_213 " "Latch Shameem_03132022_Q\[0\]_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_03132022_RDEN " "Ports D and ENA on the latch are fed by the same signal Shameem_03132022_RDEN" {  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647037019780 ""}  } { { "Shameem_03132022_Register_N_VHDL.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647037019780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647037019838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647037020028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647037020028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647037020051 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647037020051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647037020051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647037020051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647037020059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 17:17:00 2022 " "Processing ended: Fri Mar 11 17:17:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647037020059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647037020059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647037020059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647037020059 ""}
