Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 11 00:09:09 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IF_ID_timing_summary_routed.rpt -pb IF_ID_timing_summary_routed.pb -rpx IF_ID_timing_summary_routed.rpx -warn_on_violation
| Design       : IF_ID
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.985        0.000                      0                  107        0.302        0.000                      0                  107       14.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 15.000}     30.000          33.333          
virtual_clock  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.985        0.000                      0                  107        0.302        0.000                      0                  107       14.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 funct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            funct[1]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 3.070ns (51.069%)  route 2.942ns (48.931%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     4.968    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  funct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  funct_reg[1]/Q
                         net (fo=2, routed)           2.942     8.366    immediate_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         2.614    10.980 r  funct_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.980    funct[1]
    J16                                                               r  funct[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             16.060ns  (required time - arrival time)
  Source:                 funct_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            funct[5]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.095ns (52.089%)  route 2.847ns (47.911%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  funct_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  funct_reg[5]/Q
                         net (fo=2, routed)           2.847     8.266    immediate_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         2.639    10.904 r  funct_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.904    funct[5]
    L15                                                               r  funct[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 16.060    

Slack (MET) :             16.075ns  (required time - arrival time)
  Source:                 rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rd[1]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 3.069ns (51.790%)  route 2.857ns (48.210%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.741     4.964    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  rd_reg[1]/Q
                         net (fo=2, routed)           2.857     8.277    immediate_OBUF[12]
    G20                  OBUF (Prop_obuf_I_O)         2.613    10.890 r  rd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.890    rd[1]
    G20                                                               r  rd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                 16.075    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rd[3]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 3.066ns (51.765%)  route 2.857ns (48.235%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rd_reg[3]/Q
                         net (fo=2, routed)           2.857     8.279    immediate_OBUF[14]
    H20                  OBUF (Prop_obuf_I_O)         2.610    10.889 r  rd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.889    rd[3]
    H20                                                               r  rd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.088ns  (required time - arrival time)
  Source:                 rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rd[0]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.065ns (51.795%)  route 2.852ns (48.205%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.737     4.960    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456     5.416 r  rd_reg[0]/Q
                         net (fo=2, routed)           2.852     8.268    immediate_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         2.609    10.877 r  rd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.877    rd[0]
    H15                                                               r  rd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                 16.088    

Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 funct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            funct[2]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 3.062ns (52.568%)  route 2.763ns (47.432%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     4.968    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  funct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  funct_reg[2]/Q
                         net (fo=2, routed)           2.763     8.187    immediate_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         2.606    10.793 r  funct_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.793    funct[2]
    K16                                                               r  funct[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.181ns  (required time - arrival time)
  Source:                 funct_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            funct[4]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 3.080ns (52.935%)  route 2.739ns (47.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  funct_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 r  funct_reg[4]/Q
                         net (fo=2, routed)           2.739     8.160    immediate_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         2.624    10.784 r  funct_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.784    funct[4]
    M14                                                               r  funct[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 16.181    

Slack (MET) :             16.191ns  (required time - arrival time)
  Source:                 funct_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            funct[3]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 3.088ns (53.162%)  route 2.721ns (46.838%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  funct_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 r  funct_reg[3]/Q
                         net (fo=2, routed)           2.721     8.142    immediate_OBUF[3]
    M15                  OBUF (Prop_obuf_I_O)         2.632    10.774 r  funct_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.774    funct[3]
    M15                                                               r  funct[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                 16.191    

Slack (MET) :             16.198ns  (required time - arrival time)
  Source:                 rt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rt[4]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 3.096ns (53.471%)  route 2.694ns (46.529%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  rt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.433 r  rt_reg[4]/Q
                         net (fo=1, routed)           2.694     8.127    rt_OBUF[4]
    K17                  OBUF (Prop_obuf_I_O)         2.640    10.766 r  rt_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.766    rt[4]
    K17                                                               r  rt[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 16.198    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rt[2]
                            (output port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (clk rise@30.000ns - clk rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.061ns (53.050%)  route 2.709ns (46.950%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.433 r  rt_reg[2]/Q
                         net (fo=1, routed)           2.709     8.142    rt_OBUF[2]
    H16                  OBUF (Prop_obuf_I_O)         2.605    10.747 r  rt_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.747    rt[2]
    H16                                                               r  rt[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.000    30.000 r  
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.035    29.965    
                         output delay                -3.000    26.965    
  -------------------------------------------------------------------
                         required time                         26.965    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                 16.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            opcode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.949ns (26.952%)  route 2.571ns (73.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.318     5.270    p_0_in
    SLICE_X43Y47         FDRE                                         r  opcode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     4.978    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  opcode_reg[4]/C
                         clock pessimism              0.000     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X43Y47         FDRE (Hold_fdre_C_CE)       -0.045     4.968    opcode_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.270    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            opcode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.949ns (26.795%)  route 2.592ns (73.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.339     5.291    p_0_in
    SLICE_X43Y48         FDRE                                         r  opcode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     4.978    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  opcode_reg[5]/C
                         clock pessimism              0.000     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X43Y48         FDRE (Hold_fdre_C_CE)       -0.045     4.968    opcode_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.949ns (26.795%)  route 2.592ns (73.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.339     5.291    p_0_in
    SLICE_X43Y48         FDRE                                         r  rs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     4.978    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  rs_reg[0]/C
                         clock pessimism              0.000     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X43Y48         FDRE (Hold_fdre_C_CE)       -0.045     4.968    rs_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.949ns (26.795%)  route 2.592ns (73.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.339     5.291    p_0_in
    SLICE_X43Y48         FDRE                                         r  rs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     4.978    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  rs_reg[1]/C
                         clock pessimism              0.000     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X43Y48         FDRE (Hold_fdre_C_CE)       -0.045     4.968    rs_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.949ns (26.795%)  route 2.592ns (73.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.339     5.291    p_0_in
    SLICE_X43Y48         FDRE                                         r  rs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     4.978    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  rs_reg[2]/C
                         clock pessimism              0.000     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X43Y48         FDRE (Hold_fdre_C_CE)       -0.045     4.968    rs_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            opcode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.949ns (26.221%)  route 2.669ns (73.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.416     5.368    p_0_in
    SLICE_X42Y46         FDRE                                         r  opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  opcode_reg[3]/C
                         clock pessimism              0.000     4.977    
                         clock uncertainty            0.035     5.012    
    SLICE_X42Y46         FDRE (Hold_fdre_C_CE)        0.001     5.013    opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           5.368    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.949ns (26.221%)  route 2.669ns (73.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.416     5.368    p_0_in
    SLICE_X42Y46         FDRE                                         r  rs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  rs_reg[3]/C
                         clock pessimism              0.000     4.977    
                         clock uncertainty            0.035     5.012    
    SLICE_X42Y46         FDRE (Hold_fdre_C_CE)        0.001     5.013    rs_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           5.368    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            opcode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.949ns (25.914%)  route 2.712ns (74.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.459     5.411    p_0_in
    SLICE_X42Y45         FDRE                                         r  opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  opcode_reg[0]/C
                         clock pessimism              0.000     4.977    
                         clock uncertainty            0.035     5.012    
    SLICE_X42Y45         FDRE (Hold_fdre_C_CE)        0.001     5.013    opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.949ns (26.086%)  route 2.688ns (73.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.435     5.387    p_0_in
    SLICE_X43Y46         FDRE                                         r  rs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  rs_reg[4]/C
                         clock pessimism              0.000     4.977    
                         clock uncertainty            0.035     5.012    
    SLICE_X43Y46         FDRE (Hold_fdre_C_CE)       -0.045     4.967    rs_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.967    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 stallSig
                            (input port clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.949ns (26.086%)  route 2.688ns (73.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.750ns
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.750     1.750    
    R19                                               0.000     1.750 f  stallSig (IN)
                         net (fo=0)                   0.000     1.750    stallSig
    R19                  IBUF (Prop_ibuf_I_O)         0.849     2.599 f  stallSig_IBUF_inst/O
                         net (fo=1, routed)           2.253     4.852    stallSig_IBUF
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.100     4.952 r  opcode[5]_i_1/O
                         net (fo=32, routed)          0.435     5.387    p_0_in
    SLICE_X43Y46         FDRE                                         r  rt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  rt_reg[1]/C
                         clock pessimism              0.000     4.977    
                         clock uncertainty            0.035     5.012    
    SLICE_X43Y46         FDRE (Hold_fdre_C_CE)       -0.045     4.967    rt_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.967    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.419    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y17   funct_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y17   funct_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y17   funct_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y19   funct_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y19   funct_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y21   funct_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y23   immediate_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y20   immediate_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y20   immediate_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y17   funct_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y17   funct_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y17   funct_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y25   immediate_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X42Y45   opcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y45   opcode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y45   opcode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X42Y46   opcode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X42Y46   rs_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y46   rs_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y19   funct_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y19   funct_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y21   funct_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y23   immediate_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y20   immediate_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y20   immediate_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y23   immediate_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y25   immediate_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X42Y45   opcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X43Y45   opcode_reg[1]/C



