{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554341351122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554341351129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 21:29:11 2019 " "Processing started: Wed Apr 03 21:29:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554341351129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554341351129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WaveformGenerator -c WAVEFORM_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off WaveformGenerator -c WAVEFORM_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554341351129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554341351520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WAVEFORM_TOP-TOP_STRU " "Found design unit 1: WAVEFORM_TOP-TOP_STRU" {  } { { "waveform_top.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360598 ""} { "Info" "ISGN_ENTITY_NAME" "1 WAVEFORM_TOP " "Found entity 1: WAVEFORM_TOP" {  } { { "waveform_top.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341360598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch " "Found design unit 1: counter-arch" {  } { { "COUNTER.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360600 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "COUNTER.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341360600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-RAM " "Found design unit 1: MEMORY-RAM" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360602 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341360602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_ctrl-fsm_ctrl_top " "Found design unit 1: FSM_ctrl-fsm_ctrl_top" {  } { { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360605 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_ctrl " "Found entity 1: FSM_ctrl" {  } { { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341360605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch_logic (1).vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_latch_logic (1).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_latch_logic-data_latch_logic_top " "Found design unit 1: data_latch_logic-data_latch_logic_top" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360607 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_latch_logic " "Found entity 1: data_latch_logic" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341360607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341360607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WAVEFORM_TOP " "Elaborating entity \"WAVEFORM_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554341360643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ctrl FSM_ctrl:L1 " "Elaborating entity \"FSM_ctrl\" for hierarchy \"FSM_ctrl:L1\"" {  } { { "waveform_top.vhd" "L1" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341360667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:L2 " "Elaborating entity \"counter\" for hierarchy \"counter:L2\"" {  } { { "waveform_top.vhd" "L2" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341360695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P COUNTER.vhd(24) " "VHDL Process Statement warning at COUNTER.vhd(24): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554341360695 "|WAVEFORM_TOP|counter:L2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:L3 " "Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:L3\"" {  } { { "waveform_top.vhd" "L3" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341360702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TTEMP MEMORY.vhd(115) " "VHDL Process Statement warning at MEMORY.vhd(115): signal \"TTEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554341360706 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TTEMP MEMORY.vhd(110) " "VHDL Process Statement warning at MEMORY.vhd(110): inferring latch(es) for signal or variable \"TTEMP\", which holds its previous value in one or more paths through the process" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554341360707 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[0\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[0\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360708 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[1\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[1\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360708 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[2\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[2\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360708 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[3\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[3\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360709 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[4\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[4\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360709 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[5\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[5\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360709 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[6\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[6\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360709 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TTEMP\[7\] MEMORY.vhd(110) " "Inferred latch for \"TTEMP\[7\]\" at MEMORY.vhd(110)" {  } { { "MEMORY.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360709 "|WAVEFORM_TOP|MEMORY:L3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_latch_logic data_latch_logic:L4 " "Elaborating entity \"data_latch_logic\" for hierarchy \"data_latch_logic:L4\"" {  } { { "waveform_top.vhd" "L4" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341360724 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_out data_latch_logic (1).vhd(17) " "VHDL Process Statement warning at data_latch_logic (1).vhd(17): inferring latch(es) for signal or variable \"d_out\", which holds its previous value in one or more paths through the process" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554341360724 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[0\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[0\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360724 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[1\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[1\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360724 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[2\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[2\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360724 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[3\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[3\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360724 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[4\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[4\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360725 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[5\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[5\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360725 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[6\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[6\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360725 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[7\] data_latch_logic (1).vhd(17) " "Inferred latch for \"d_out\[7\]\" at data_latch_logic (1).vhd(17)" {  } { { "data_latch_logic (1).vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554341360725 "|WAVEFORM_TOP|data_latch_logic:L4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FSM_ctrl:L1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FSM_ctrl:L1\|Div0\"" {  } { { "FSM_ctrl.vhd" "Div0" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341361166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FSM_ctrl:L1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FSM_ctrl:L1\|Mult0\"" {  } { { "FSM_ctrl.vhd" "Mult0" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341361166 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554341361166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM_ctrl:L1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_divide:Div0\"" {  } { { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341361302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM_ctrl:L1\|lpm_divide:Div0 " "Instantiated megafunction \"FSM_ctrl:L1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361303 ""}  } { { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554341361303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hlm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hlm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hlm " "Found entity 1: lpm_divide_hlm" {  } { { "db/lpm_divide_hlm.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/lpm_divide_hlm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c8f " "Found entity 1: alt_u_div_c8f" {  } { { "db/alt_u_div_c8f.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/alt_u_div_c8f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341361568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM_ctrl:L1\|lpm_mult:Mult0 " "Instantiated megafunction \"FSM_ctrl:L1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361569 ""}  } { { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554341361569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361664 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkh " "Found entity 1: add_sub_lkh" {  } { { "db/add_sub_lkh.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/add_sub_lkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554341361826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554341361826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FSM_ctrl:L1\|lpm_mult:Mult0\|altshift:external_latency_ffs FSM_ctrl:L1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FSM_ctrl:L1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FSM_ctrl.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554341361854 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:L2\|temp\[9\] counter:L2\|temp\[9\]~_emulated counter:L2\|temp\[9\]~1 " "Register \"counter:L2\|temp\[9\]\" is converted into an equivalent circuit using register \"counter:L2\|temp\[9\]~_emulated\" and latch \"counter:L2\|temp\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554341362086 "|WAVEFORM_TOP|counter:L2|temp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:L2\|temp\[8\] counter:L2\|temp\[8\]~_emulated counter:L2\|temp\[8\]~5 " "Register \"counter:L2\|temp\[8\]\" is converted into an equivalent circuit using register \"counter:L2\|temp\[8\]~_emulated\" and latch \"counter:L2\|temp\[8\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554341362086 "|WAVEFORM_TOP|counter:L2|temp[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1554341362086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554341362398 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_c8f.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/alt_u_div_c8f.tdf" 37 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341364441 ""} { "Info" "ISCL_SCL_CELL_NAME" "FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_c8f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/alt_u_div_c8f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341364441 ""} { "Info" "ISCL_SCL_CELL_NAME" "FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c8f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/alt_u_div_c8f.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341364441 ""} { "Info" "ISCL_SCL_CELL_NAME" "FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_c8f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/alt_u_div_c8f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341364441 ""} { "Info" "ISCL_SCL_CELL_NAME" "FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"FSM_ctrl:L1\|lpm_divide:Div0\|lpm_divide_hlm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_c8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_c8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/db/alt_u_div_c8f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341364441 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1554341364441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554341364638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554341364638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554341364779 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554341364779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "456 " "Implemented 456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554341364779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554341364779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554341364809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 21:29:24 2019 " "Processing ended: Wed Apr 03 21:29:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554341364809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554341364809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554341364809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554341364809 ""}
