{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736464484615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736464484615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 21:14:44 2025 " "Processing started: Thu Jan 09 21:14:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736464484615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464484615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegistradoraPratica -c RegistradoraPratica " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegistradoraPratica -c RegistradoraPratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464484615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736464484938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736464484938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorapratica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorapratica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradoraPratica-Behavioral " "Found design unit 1: RegistradoraPratica-Behavioral" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464494951 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradoraPratica " "Found entity 1: RegistradoraPratica" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464494951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "Bcd_7seg.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/Bcd_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464494951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "Bcd_7seg.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/Bcd_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464494951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorapratica_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorapratica_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradoraPratica_tb-Behavioral " "Found design unit 1: RegistradoraPratica_tb-Behavioral" {  } { { "RegistradoraPratica_tb.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464494951 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradoraPratica_tb " "Found entity 1: RegistradoraPratica_tb" {  } { { "RegistradoraPratica_tb.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464494951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistradoraPratica " "Elaborating entity \"RegistradoraPratica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736464494982 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_timer RegistradoraPratica.vhd(100) " "VHDL Process Statement warning at RegistradoraPratica.vhd(100): signal \"current_timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET RegistradoraPratica.vhd(122) " "VHDL Process Statement warning at RegistradoraPratica.vhd(122): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(130) " "VHDL Process Statement warning at RegistradoraPratica.vhd(130): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_operation RegistradoraPratica.vhd(130) " "VHDL Process Statement warning at RegistradoraPratica.vhd(130): signal \"last_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_valor RegistradoraPratica.vhd(130) " "VHDL Process Statement warning at RegistradoraPratica.vhd(130): signal \"last_valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(140) " "VHDL Process Statement warning at RegistradoraPratica.vhd(140): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total RegistradoraPratica.vhd(141) " "VHDL Process Statement warning at RegistradoraPratica.vhd(141): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(142) " "VHDL Process Statement warning at RegistradoraPratica.vhd(142): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total RegistradoraPratica.vhd(143) " "VHDL Process Statement warning at RegistradoraPratica.vhd(143): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(146) " "VHDL Process Statement warning at RegistradoraPratica.vhd(146): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_total RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"reg_total\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_operation RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"last_operation\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_valor RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"last_valor\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[0\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[0\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[1\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[1\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[2\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[2\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[3\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[3\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_operation\[0\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_operation\[0\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_operation\[1\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_operation\[1\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UPDATE_DISPLAY RegistradoraPratica.vhd(116) " "Inferred latch for \"NEXT_STATE.UPDATE_DISPLAY\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.PROCESS_INPUT RegistradoraPratica.vhd(116) " "Inferred latch for \"NEXT_STATE.PROCESS_INPUT\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE RegistradoraPratica.vhd(116) " "Inferred latch for \"NEXT_STATE.IDLE\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[0\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[0\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[1\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[1\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[2\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[2\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[3\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[3\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[4\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[4\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[5\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[5\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[6\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[6\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[7\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[7\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[8\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[8\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[9\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[9\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[10\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[10\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[11\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[11\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[12\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[12\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[13\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[13\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[14\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[14\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[15\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[15\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[16\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[16\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[17\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[17\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[18\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[18\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[19\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[19\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[20\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[20\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[21\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[21\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[22\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[22\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[23\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[23\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[24\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[24\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[25\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[25\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[26\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[26\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[27\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[27\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[28\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[28\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[29\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[29\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[30\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[30\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[31\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[31\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464494998 "|RegistradoraPratica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7seg Bcd_7seg:inst_Bcd7seg1 " "Elaborating entity \"Bcd_7seg\" for hierarchy \"Bcd_7seg:inst_Bcd7seg1\"" {  } { { "RegistradoraPratica.vhd" "inst_Bcd7seg1" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736464495013 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "RegistradoraPratica.vhd" "Div0" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "RegistradoraPratica.vhd" "Div1" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "RegistradoraPratica.vhd" "Mod1" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "RegistradoraPratica.vhd" "Mod0" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "RegistradoraPratica.vhd" "Div2" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "RegistradoraPratica.vhd" "Mod2" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "RegistradoraPratica.vhd" "Div3" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "RegistradoraPratica.vhd" "Mod3" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 187 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464495356 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736464495356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736464495388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495388 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736464495388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_divide_hbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_abs_q99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736464495575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495575 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736464495575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736464495684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495684 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736464495684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736464495809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464495809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736464495824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736464495824 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736464495824 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "244 " "Ignored 244 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "244 " "Ignored 244 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1736464497182 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736464497182 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[4\] current_timer\[4\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[4\]\" is converted into an equivalent circuit using register \"current_timer\[4\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736464497260 "|RegistradoraPratica|current_timer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[6\] current_timer\[6\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[6\]\" is converted into an equivalent circuit using register \"current_timer\[6\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736464497260 "|RegistradoraPratica|current_timer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[7\] current_timer\[7\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[7\]\" is converted into an equivalent circuit using register \"current_timer\[7\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736464497260 "|RegistradoraPratica|current_timer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[9\] current_timer\[9\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[9\]\" is converted into an equivalent circuit using register \"current_timer\[9\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736464497260 "|RegistradoraPratica|current_timer[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1736464497260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736464503648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736464507211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736464507211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8806 " "Implemented 8806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736464507572 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736464507572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8732 " "Implemented 8732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736464507572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736464507572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736464507587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 21:15:07 2025 " "Processing ended: Thu Jan 09 21:15:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736464507587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736464507587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736464507587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736464507587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736464508775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736464508775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 21:15:08 2025 " "Processing started: Thu Jan 09 21:15:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736464508775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736464508775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegistradoraPratica -c RegistradoraPratica " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RegistradoraPratica -c RegistradoraPratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736464508775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736464508837 ""}
{ "Info" "0" "" "Project  = RegistradoraPratica" {  } {  } 0 0 "Project  = RegistradoraPratica" 0 0 "Fitter" 0 0 1736464508837 ""}
{ "Info" "0" "" "Revision = RegistradoraPratica" {  } {  } 0 0 "Revision = RegistradoraPratica" 0 0 "Fitter" 0 0 1736464508837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736464508993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736464508993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegistradoraPratica 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"RegistradoraPratica\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736464509040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736464509071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736464509071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736464509368 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736464509368 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736464509539 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736464509539 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736464509555 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736464509555 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1736464509555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1736464509555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1736464509555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1736464509555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736464509571 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 74 " "No exact pin location assignment(s) for 24 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1736464510757 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1736464512130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegistradoraPratica.sdc " "Synopsys Design Constraints File file not found: 'RegistradoraPratica.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736464512146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736464512146 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "current_timer\[4\]~2\|combout " "Node \"current_timer\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|datad " "Node \"Equal2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|combout " "Node \"Equal2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~10\|datad " "Node \"Equal2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~10\|combout " "Node \"Equal2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[7\]~6\|datad " "Node \"current_timer\[7\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[7\]~6\|combout " "Node \"current_timer\[7\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|dataa " "Node \"Equal2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[6\]~4\|datad " "Node \"current_timer\[6\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[6\]~4\|combout " "Node \"current_timer\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|datab " "Node \"Equal2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~8\|datad " "Node \"current_timer\[9\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~8\|combout " "Node \"current_timer\[9\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|datac " "Node \"Equal2~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~17\|datad " "Node \"current_timer\[9\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~17\|combout " "Node \"current_timer\[9\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[7\]~6\|datac " "Node \"current_timer\[7\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[6\]~4\|datac " "Node \"current_timer\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~8\|datac " "Node \"current_timer\[9\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[4\]~2\|datac " "Node \"current_timer\[4\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[4\]~2\|datad " "Node \"current_timer\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464512177 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } } { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 100 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1736464512177 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736464512208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736464512208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736464512208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736464512754 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 18056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736464512754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1HZ  " "Automatically promoted node CLK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736464512754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_1HZ~0 " "Destination node CLK_1HZ~0" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 15486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736464512754 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736464512754 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736464512754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_total\[7\]~0  " "Automatically promoted node reg_total\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736464512754 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 15475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736464512754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "last_operation\[1\]~0  " "Automatically promoted node last_operation\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736464512754 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 15593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736464512754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1MHZ  " "Automatically promoted node CLK_1MHZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736464512754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CURRENT_STATE.PROCESS_INPUT " "Destination node CURRENT_STATE.PROCESS_INPUT" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736464512754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_1MHZ~0 " "Destination node CLK_1MHZ~0" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 15592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736464512754 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736464512754 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736464512754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736464513752 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736464513752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736464513752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736464513752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736464513768 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736464513768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736464513768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736464513768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736464513924 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736464513924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736464513924 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1736464513955 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1736464513955 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1736464513955 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 28 32 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 22 30 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736464513955 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1736464513955 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1736464513955 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736464514891 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736464514907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736464517372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736464520164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736464520226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736464534516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736464534516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736464536170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736464540322 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736464540322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736464543501 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736464543501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736464543501 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736464543813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736464543860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736464549008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736464549008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736464554876 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736464557326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/output_files/RegistradoraPratica.fit.smsg " "Generated suppressed messages file C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/output_files/RegistradoraPratica.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736464558995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736464560227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 21:16:00 2025 " "Processing ended: Thu Jan 09 21:16:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736464560227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736464560227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736464560227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736464560227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736464561272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736464561272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 21:16:01 2025 " "Processing started: Thu Jan 09 21:16:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736464561272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736464561272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegistradoraPratica -c RegistradoraPratica " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RegistradoraPratica -c RegistradoraPratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736464561272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736464561616 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736464563581 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736464563722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736464564689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 21:16:04 2025 " "Processing ended: Thu Jan 09 21:16:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736464564689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736464564689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736464564689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736464564689 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736464565375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736464565859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736464565859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 21:16:05 2025 " "Processing started: Thu Jan 09 21:16:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736464565859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736464565859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RegistradoraPratica -c RegistradoraPratica " "Command: quartus_sta RegistradoraPratica -c RegistradoraPratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736464565859 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736464565921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736464566155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736464566155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566202 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1736464566608 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegistradoraPratica.sdc " "Synopsys Design Constraints File file not found: 'RegistradoraPratica.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736464566748 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566748 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1HZ CLK_1HZ " "create_clock -period 1.000 -name CLK_1HZ CLK_1HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736464566779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736464566779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736464566779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name operation\[0\] operation\[0\] " "create_clock -period 1.000 -name operation\[0\] operation\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736464566779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1MHZ CLK_1MHZ " "create_clock -period 1.000 -name CLK_1MHZ CLK_1MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736464566779 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736464566779 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~8\|combout " "Node \"current_timer\[9\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|datab " "Node \"Equal2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|combout " "Node \"Equal2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~10\|datab " "Node \"Equal2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~10\|combout " "Node \"Equal2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[6\]~4\|datab " "Node \"current_timer\[6\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[6\]~4\|combout " "Node \"current_timer\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|dataa " "Node \"Equal2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~8\|datab " "Node \"current_timer\[9\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[4\]~2\|datab " "Node \"current_timer\[4\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[4\]~2\|combout " "Node \"current_timer\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|datac " "Node \"Equal2~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[7\]~6\|dataa " "Node \"current_timer\[7\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[7\]~6\|combout " "Node \"current_timer\[7\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~9\|datad " "Node \"Equal2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~17\|datab " "Node \"current_timer\[9\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~17\|combout " "Node \"current_timer\[9\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[6\]~4\|datac " "Node \"current_timer\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[9\]~8\|datac " "Node \"current_timer\[9\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[4\]~2\|datac " "Node \"current_timer\[4\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""} { "Warning" "WSTA_SCC_NODE" "current_timer\[7\]~6\|datac " "Node \"current_timer\[7\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736464566795 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } } { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 100 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1736464566795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736464566810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736464566810 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736464566810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736464566826 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1736464566826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736464566842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.865 " "Worst-case setup slack is -7.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.865            -208.514 CLK_1HZ  " "   -7.865            -208.514 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.803            -171.342 operation\[0\]  " "   -5.803            -171.342 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.772             -13.348 RESET  " "   -5.772             -13.348 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394            -136.884 CLK  " "   -4.394            -136.884 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -1.839 CLK_1MHZ  " "   -0.716              -1.839 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 RESET  " "    0.451               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 operation\[0\]  " "    0.474               0.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 CLK  " "    0.638               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 CLK_1HZ  " "    0.646               0.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 CLK_1MHZ  " "    1.001               0.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.650 " "Worst-case recovery slack is -5.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.650            -137.449 CLK_1HZ  " "   -5.650            -137.449 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.436             -71.040 operation\[0\]  " "   -2.436             -71.040 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -1.826 CLK_1MHZ  " "   -0.824              -1.826 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.403 " "Worst-case removal slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLK_1MHZ  " "    0.403               0.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 operation\[0\]  " "    1.103               0.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 CLK_1HZ  " "    1.323               0.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.598 CLK  " "   -3.000             -95.598 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RESET  " "   -3.000              -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 operation\[0\]  " "   -3.000              -3.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 CLK_1HZ  " "   -1.403             -44.896 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 CLK_1MHZ  " "   -1.403              -4.209 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464566904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464566904 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736464566920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736464566966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736464573287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736464573553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736464573584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.082 " "Worst-case setup slack is -7.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.082            -187.720 CLK_1HZ  " "   -7.082            -187.720 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.317            -155.388 operation\[0\]  " "   -5.317            -155.388 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.184             -11.755 RESET  " "   -5.184             -11.755 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.007            -117.870 CLK  " "   -4.007            -117.870 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733              -1.848 CLK_1MHZ  " "   -0.733              -1.848 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464573584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 RESET  " "    0.310               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 operation\[0\]  " "    0.435               0.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 CLK  " "    0.590               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 CLK_1HZ  " "    0.598               0.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 CLK_1MHZ  " "    1.038               0.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464573599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.146 " "Worst-case recovery slack is -5.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.146            -126.057 CLK_1HZ  " "   -5.146            -126.057 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.429             -71.577 operation\[0\]  " "   -2.429             -71.577 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -1.582 CLK_1MHZ  " "   -0.694              -1.582 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464573615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 CLK_1MHZ  " "    0.472               0.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 operation\[0\]  " "    0.977               0.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 CLK_1HZ  " "    1.344               0.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464573631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.598 CLK  " "   -3.000             -95.598 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RESET  " "   -3.000              -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 operation\[0\]  " "   -3.000              -3.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 CLK_1HZ  " "   -1.403             -44.896 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 CLK_1MHZ  " "   -1.403              -4.209 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464573646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464573646 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736464573693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736464574005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736464574021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.879 " "Worst-case setup slack is -2.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879             -73.298 CLK_1HZ  " "   -2.879             -73.298 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064              -4.880 RESET  " "   -2.064              -4.880 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957             -56.324 operation\[0\]  " "   -1.957             -56.324 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395             -18.953 CLK  " "   -1.395             -18.953 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 CLK_1MHZ  " "    0.422               0.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464574021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.168 " "Worst-case hold slack is -0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -0.168 operation\[0\]  " "   -0.168              -0.168 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 CLK_1MHZ  " "    0.107               0.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 RESET  " "    0.107               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 CLK  " "    0.245               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CLK_1HZ  " "    0.251               0.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464574036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.831 " "Worst-case recovery slack is -1.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831             -50.253 CLK_1HZ  " "   -1.831             -50.253 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -0.594 CLK_1MHZ  " "   -0.392              -0.594 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -8.197 operation\[0\]  " "   -0.350              -8.197 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464574052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.071 " "Worst-case removal slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.142 CLK_1MHZ  " "   -0.071              -0.142 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLK_1HZ  " "    0.263               0.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 operation\[0\]  " "    0.396               0.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464574067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.059 CLK  " "   -3.000             -71.059 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RESET  " "   -3.000              -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 operation\[0\]  " "   -3.000              -3.000 operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 CLK_1HZ  " "   -1.000             -32.000 CLK_1HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 CLK_1MHZ  " "   -1.000              -3.000 CLK_1MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736464574067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736464574067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736464575206 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736464575362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736464575503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 21:16:15 2025 " "Processing ended: Thu Jan 09 21:16:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736464575503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736464575503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736464575503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736464575503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1736464576595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736464576595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 21:16:16 2025 " "Processing started: Thu Jan 09 21:16:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736464576595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736464576595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RegistradoraPratica -c RegistradoraPratica " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RegistradoraPratica -c RegistradoraPratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736464576595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736464577047 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegistradoraPratica.vho C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/simulation/modelsim/ simulation " "Generated file RegistradoraPratica.vho in folder \"C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736464578279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736464578357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 21:16:18 2025 " "Processing ended: Thu Jan 09 21:16:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736464578357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736464578357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736464578357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736464578357 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736464579059 ""}
