
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.147041                       # Number of seconds simulated
sim_ticks                                147041218000                       # Number of ticks simulated
final_tick                               147041218000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1067718                       # Simulator instruction rate (inst/s)
host_op_rate                                  1073024                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1733318334                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449084                       # Number of bytes of host memory used
host_seconds                                    84.83                       # Real time elapsed on the host
sim_insts                                    90576861                       # Number of instructions simulated
sim_ops                                      91026990                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst             36992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            944768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               981760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36992                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                578                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              14762                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15340                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               251576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              6425192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6676767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          251576                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             251576                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              251576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             6425192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6676767                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                      6676767                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 792                       # Transaction distribution
system.membus.trans_dist::ReadResp                792                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14548                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14548                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        30680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30680                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       981760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              981760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 981760                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            15603000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          138323000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  442                       # Number of system calls
system.cpu.numCycles                        294082436                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    90576861                       # Number of instructions committed
system.cpu.committedOps                      91026990                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72326352                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     48                       # Number of float alu accesses
system.cpu.num_func_calls                      112245                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     15520157                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72326352                       # number of integer instructions
system.cpu.num_fp_insts                            48                       # number of float instructions
system.cpu.num_int_register_reads           124237033                       # number of times the integer registers were read
system.cpu.num_int_register_writes           52782988                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   54                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  30                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            339191618                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            53956115                       # number of times the CC registers were written
system.cpu.num_mem_refs                      27220755                       # number of memory refs
system.cpu.num_load_insts                    22475911                       # Number of load instructions
system.cpu.num_store_insts                    4744844                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  294082436                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          18732304                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  63822828     70.09%     70.09% # Class of executed instruction
system.cpu.op_class::IntMult                    10474      0.01%     70.10% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   6      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 15      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               2      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.10% # Class of executed instruction
system.cpu.op_class::MemRead                 22475911     24.68%     94.79% # Class of executed instruction
system.cpu.op_class::MemWrite                 4744844      5.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   91054080                       # Class of executed instruction
system.cpu.icache.tags.replacements                 2                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.120575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107830172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          180016.981636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.120575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.249082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.249082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          597                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          552                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291504                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         215662141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        215662141                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    107830172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107830172                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     107830172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107830172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    107830172                       # number of overall hits
system.cpu.icache.overall_hits::total       107830172                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           599                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          599                       # number of overall misses
system.cpu.icache.overall_misses::total           599                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32073500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32073500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32073500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32073500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32073500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32073500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    107830771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107830771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    107830771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107830771                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    107830771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107830771                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53545.075125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53545.075125                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53545.075125                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53545.075125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53545.075125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53545.075125                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     30875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     30875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     30875500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30875500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51545.075125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51545.075125                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51545.075125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51545.075125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51545.075125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51545.075125                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements                0                       # number of replacements
system.cpu.l2cache.tags.tagsinuse         9567.852615                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            1827177                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs            15323                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs           119.244078                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks  8879.446533                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst   495.172981                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data   193.233101                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.270979                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.015111                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.005897                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.291988                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        15323                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1468                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        13704                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.467621                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         15179780                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        15179780                       # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst           21                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data       899975                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total         899996                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks       942334                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total       942334                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data        32061                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        32061                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst           21                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       932036                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          932057                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst           21                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       932036                       # number of overall hits
system.cpu.l2cache.overall_hits::total         932057                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst          578                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data          214                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total          792                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data        14548                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        14548                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst          578                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data        14762                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         15340                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst          578                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data        14762                       # number of overall misses
system.cpu.l2cache.overall_misses::total        15340                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst     30066500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data     11130000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total     41196500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    756746500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    756746500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst     30066500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data    767876500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    797943000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst     30066500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data    767876500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    797943000                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst          599                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data       900189                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total       900788                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks       942334                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total       942334                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data        46609                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        46609                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst          599                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       946798                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       947397                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst          599                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       946798                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       947397                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.964942                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.000238                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.000879                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.312129                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.312129                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.964942                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.015591                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.016192                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.964942                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.015591                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.016192                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52018.166090                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52009.345794                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 52015.782828                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52017.218862                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52017.218862                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52018.166090                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52017.104728                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 52017.144720                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52018.166090                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52017.104728                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 52017.144720                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst          578                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data          214                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total          792                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        14548                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        14548                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst          578                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data        14762                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        15340                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst          578                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data        14762                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        15340                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst     23120000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data      8560000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total     31680000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    581920000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    581920000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     23120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    590480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    613600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     23120000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    590480000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    613600000                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.964942                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.000879                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.312129                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.312129                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.964942                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.015591                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.016192                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.964942                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.015591                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.016192                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        40000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        40000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total        40000                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            942702                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3565.593965                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26253601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            946798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.728830                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       54410413000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  3565.593965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.870506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.870506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55347598                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55347598                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21556948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21556948                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4688372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4688372                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         3887                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3887                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         3887                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      26245320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26245320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26245827                       # number of overall hits
system.cpu.dcache.overall_hits::total        26245827                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       900187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        900187                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        46609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46609                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       946796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         946796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       946799                       # number of overall misses
system.cpu.dcache.overall_misses::total        946799                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  11711364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11711364000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1217183500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1217183500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12928547500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12928547500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12928547500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12928547500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22457135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22457135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4734981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4734981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data          510                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          510                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         3887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     27192116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27192116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     27192626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27192626                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040085                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009844                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.005882                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005882                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034818                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034818                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13009.923494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13009.923494                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26114.773971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26114.773971                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13655.050824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13655.050824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13655.007557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13655.007557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       942334                       # number of writebacks
system.cpu.dcache.writebacks::total            942334                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       900186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       900186                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        46609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46609                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       946795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       946795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       946798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       946798                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9910952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9910952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1123965500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1123965500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       117000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       117000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11034917500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11034917500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11035034500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11035034500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.005882                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005882                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034818                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11009.893511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11009.893511                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24114.773971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24114.773971                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        39000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        39000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11655.022999                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11655.022999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11655.109643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11655.109643                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.throughput               822509400                       # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq         900788                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp        900788                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback       942334                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq        46609                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp        46609                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1198                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2835930                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           2837128                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    120904448                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total      120942784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus         120942784                       # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus            0                       # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     1887199500                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy        898500                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    1420197000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
