# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do riscv32i_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/alu_decoder_cu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:27 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/alu_decoder_cu.sv 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 00:47:27 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:27 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:47:27 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:27 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/decode.sv 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 00:47:27 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/main_decoder_cu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:28 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/main_decoder_cu.sv 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 00:47:28 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/imm_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:28 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/imm_gen.sv 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 00:47:28 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:28 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:47:28 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/wb {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/wb/wb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:28 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/wb" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/wb/wb.sv 
# -- Compiling module wb
# 
# Top level modules:
# 	wb
# End time: 00:47:28 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 00:47:29 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 00:47:29 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem/data_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem/data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 00:47:29 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb {C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_riscv_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Jun 30,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb" C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_riscv_top.sv 
# -- Compiling module tb_riscv_top
# 
# Top level modules:
# 	tb_riscv_top
# End time: 00:47:30 on Jun 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_riscv_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_riscv_top 
# Start time: 00:47:30 on Jun 30,2025
# Loading sv_std.std
# Loading work.tb_riscv_top
# Loading work.riscv_top
# Loading work.instr_mem
# Loading work.decode
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.reg_file
# Loading work.imm_gen
# Loading work.alu
# Loading work.data_mem
# Loading work.wb
# ** Warning: (vsim-3015) C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv(50): [PCDPC] - Port size (1) does not match connection size (2) for port 'result_src'. The port definition is at: C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/main_decoder_cu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_riscv_top/uut/decoder File: C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/main_decoder_cu.sv
# ** Warning: (vsim-3015) C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv(61): [PCDPC] - Port size (3) does not match connection size (4) for port 'alu_control'. The port definition is at: C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/alu_decoder_cu.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_riscv_top/uut/inst_alu_decoder File: C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/alu_decoder_cu.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ----- RISC-V RV32I Processor Simulation -----
# ** Warning: (vsim-7) Failed to open readmem file "data_mem.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_riscv_top.sv(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_riscv_top
# ----- Simulation Completed -----
# --- Register File Contents ---
# x0 = 0x00000000
# x1 = 0x00000005
# x2 = 0x0000000a
# x3 = 0x0000000f
# x4 = 0x00000000
# x5 = 0x00000000
# x6 = 0x00000000
# x7 = 0x00000000
# x8 = 0x00000000
# x9 = 0x00000000
# x10 = 0x00000000
# x11 = 0x00000000
# x12 = 0x00000000
# x13 = 0x00000000
# x14 = 0x00000000
# x15 = 0x00000000
# x16 = 0x00000000
# x17 = 0x00000000
# x18 = 0x00000000
# x19 = 0x00000000
# x20 = 0x00000000
# x21 = 0x00000000
# x22 = 0x00000000
# x23 = 0x00000000
# x24 = 0x00000000
# x25 = 0x00000000
# x26 = 0x00000000
# x27 = 0x00000000
# x28 = 0x00000000
# x29 = 0x00000000
# x30 = 0x00000000
# x31 = 0x00000000
# ** Note: $finish    : C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_riscv_top.sv(41)
#    Time: 515 ns  Iteration: 1  Instance: /tb_riscv_top
# 1
# Break in Module tb_riscv_top at C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_riscv_top.sv line 41
# A time value could not be extracted from the current line
# End time: 00:48:14 on Jun 30,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 3
