
*** Running vivado
    with args -log top_level_usp_rf_data_converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_usp_rf_data_converter_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_usp_rf_data_converter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/adc_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/trigger_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top_level_usp_rf_data_converter_0_0 -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9460 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.641 ; gain = 178.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_block' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:56]
	Parameter dac00_enable bound to: 1'b1 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b001 
	Parameter dac00_mixer bound to: 2'b10 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b1 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b001 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b1 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b001 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b1 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b001 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b1 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b001 
	Parameter dac10_mixer bound to: 2'b10 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b1 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b001 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b1 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b001 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b1 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b001 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter dac20_enable bound to: 1'b1 
	Parameter dac20_data_type bound to: 1'b0 
	Parameter dac20_interpolation bound to: 3'b001 
	Parameter dac20_mixer bound to: 2'b10 
	Parameter dac20_sinc bound to: 1'b0 
	Parameter dac21_enable bound to: 1'b1 
	Parameter dac21_data_type bound to: 1'b0 
	Parameter dac21_interpolation bound to: 3'b001 
	Parameter dac21_mixer bound to: 2'b10 
	Parameter dac21_sinc bound to: 1'b0 
	Parameter dac22_enable bound to: 1'b1 
	Parameter dac22_data_type bound to: 1'b0 
	Parameter dac22_interpolation bound to: 3'b001 
	Parameter dac22_mixer bound to: 2'b10 
	Parameter dac22_sinc bound to: 1'b0 
	Parameter dac23_enable bound to: 1'b1 
	Parameter dac23_data_type bound to: 1'b0 
	Parameter dac23_interpolation bound to: 3'b001 
	Parameter dac23_mixer bound to: 2'b10 
	Parameter dac23_sinc bound to: 1'b0 
	Parameter dac30_enable bound to: 1'b1 
	Parameter dac30_data_type bound to: 1'b0 
	Parameter dac30_interpolation bound to: 3'b001 
	Parameter dac30_mixer bound to: 2'b10 
	Parameter dac30_sinc bound to: 1'b0 
	Parameter dac31_enable bound to: 1'b1 
	Parameter dac31_data_type bound to: 1'b0 
	Parameter dac31_interpolation bound to: 3'b001 
	Parameter dac31_mixer bound to: 2'b10 
	Parameter dac31_sinc bound to: 1'b0 
	Parameter dac32_enable bound to: 1'b1 
	Parameter dac32_data_type bound to: 1'b0 
	Parameter dac32_interpolation bound to: 3'b001 
	Parameter dac32_mixer bound to: 2'b10 
	Parameter dac32_sinc bound to: 1'b0 
	Parameter dac33_enable bound to: 1'b1 
	Parameter dac33_data_type bound to: 1'b0 
	Parameter dac33_interpolation bound to: 3'b001 
	Parameter dac33_mixer bound to: 2'b10 
	Parameter dac33_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b1 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b001 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b0 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b000 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b0 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b000 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b0 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b000 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b0 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b000 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b0 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b000 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b0 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b000 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b0 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b000 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b0 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b000 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b0 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b000 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b0 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b000 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b0 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b000 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b0 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b000 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b0 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b000 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b0 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b000 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b0 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b000 
	Parameter adc33_mixer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_rf_wrapper' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rf_wrapper.v:50]
	Parameter NMR_DAC_TILES bound to: 4 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (1#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_top' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000110010 
	Parameter start_val_20_microsecs bound to: 24'b000000000000011111010000 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_tile_config' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:47]
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_device_rom' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv:47]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_device_rom' (2#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:294]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_tile_config' (3#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_constants_config' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:48]
	Parameter idle bound to: 3'b000 
	Parameter wait_for_start bound to: 3'b001 
	Parameter wait_for_drp bound to: 3'b010 
	Parameter check_subdrp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc1_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:348]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc2_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:349]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc3_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:350]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:352]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:353]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:354]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_rising_held_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:401]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_rising_held_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:416]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_rising_held_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:431]
WARNING: [Synth 8-3848] Net drp_req_adc1 in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:122]
WARNING: [Synth 8-3848] Net drp_req_adc2 in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:124]
WARNING: [Synth 8-3848] Net drp_req_adc3 in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:126]
WARNING: [Synth 8-3848] Net adc1_drpaddr in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:136]
WARNING: [Synth 8-3848] Net adc1_drpen in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:137]
WARNING: [Synth 8-3848] Net adc1_drpdi in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:138]
WARNING: [Synth 8-3848] Net adc1_drpwe in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:140]
WARNING: [Synth 8-3848] Net adc2_drpaddr in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:143]
WARNING: [Synth 8-3848] Net adc2_drpen in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:144]
WARNING: [Synth 8-3848] Net adc2_drpdi in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:145]
WARNING: [Synth 8-3848] Net adc2_drpwe in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:147]
WARNING: [Synth 8-3848] Net adc3_drpaddr in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:150]
WARNING: [Synth 8-3848] Net adc3_drpen in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:151]
WARNING: [Synth 8-3848] Net adc3_drpdi in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:152]
WARNING: [Synth 8-3848] Net adc3_drpwe in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:154]
WARNING: [Synth 8-3848] Net adc1_done in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:167]
WARNING: [Synth 8-3848] Net adc2_done in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:168]
WARNING: [Synth 8-3848] Net adc3_done in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:169]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:192]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:193]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_constants_config does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:194]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_constants_config' (4#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:48]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_bgt_fsm' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:47]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:116]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_bgt_fsm' (5#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter NO_OF_SLICES bound to: 1 - type: integer 
	Parameter PLL bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm' (6#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_arbiter_adc' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter_adc.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_const_config bound to: 3'b010 
	Parameter gnt_status bound to: 3'b011 
	Parameter gnt_por bound to: 3'b100 
	Parameter gnt_bgt bound to: 3'b101 
	Parameter gnt_user bound to: 3'b110 
	Parameter gnt_dummy_read bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter_adc.v:300]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_arbiter_adc' (7#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter_adc.v:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled' (8#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_arbiter' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_arbiter' (9#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter.v:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0' (9#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:47]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_stage_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:3060]
WARNING: [Synth 8-6014] Unused sequential element adc1_end_stage_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:3061]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_stage_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:3062]
WARNING: [Synth 8-6014] Unused sequential element adc2_end_stage_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:3063]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_stage_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:3064]
WARNING: [Synth 8-6014] Unused sequential element adc3_end_stage_r_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:3065]
WARNING: [Synth 8-3848] Net adc1_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:484]
WARNING: [Synth 8-3848] Net adc1_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:485]
WARNING: [Synth 8-3848] Net adc2_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:488]
WARNING: [Synth 8-3848] Net adc2_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:489]
WARNING: [Synth 8-3848] Net adc3_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:492]
WARNING: [Synth 8-3848] Net adc3_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:493]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:553]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:563]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:573]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_top' (10#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
INFO: [Synth 8-6157] synthesizing module 'HSDAC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32755]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 4 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: Yes - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 4000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32755]
INFO: [Synth 8-6157] synthesizing module 'HSADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32646]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 1 - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: Yes - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32646]
INFO: [Synth 8-6157] synthesizing module 'HSADC__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32646]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 0 - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC__parameterized0' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32646]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_rf_wrapper' (13#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rf_wrapper.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_axi_lite_ipif' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_slave_attachment' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_counter_f' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_counter_f' (14#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_address_decoder' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_address_decoder' (15#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_slave_attachment' (16#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_axi_lite_ipif' (17#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_register_decode' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_register_decode' (18#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_access_ctrl' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_access_ctrl' (19#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control_top' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v:50]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control' (20#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control_top' (21#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_sync' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (21#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_sync' (22#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_powerup_state_irq' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_req_ack' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_req_ack' (23#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_powerup_state_irq' (24#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_overvol_irq' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_overvol_irq' (25#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (26#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl' (27#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_reset_count' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_reset_count' (28#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rst_cnt.v:49]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3357]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3358]
WARNING: [Synth 8-6014] Unused sequential element adc02_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3370]
WARNING: [Synth 8-6014] Unused sequential element adc02_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3371]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3383]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3384]
WARNING: [Synth 8-6014] Unused sequential element adc10_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3585]
WARNING: [Synth 8-6014] Unused sequential element adc10_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3586]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3598]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3599]
WARNING: [Synth 8-6014] Unused sequential element adc12_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3611]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3612]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3624]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3625]
WARNING: [Synth 8-6014] Unused sequential element adc20_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3826]
WARNING: [Synth 8-6014] Unused sequential element adc20_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3827]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3839]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3840]
WARNING: [Synth 8-6014] Unused sequential element adc22_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3852]
WARNING: [Synth 8-6014] Unused sequential element adc22_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3853]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3865]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3866]
WARNING: [Synth 8-6014] Unused sequential element adc30_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4067]
WARNING: [Synth 8-6014] Unused sequential element adc30_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4068]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4080]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4081]
WARNING: [Synth 8-6014] Unused sequential element adc32_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4093]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4094]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4106]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:4107]
WARNING: [Synth 8-3848] Net adc1_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:1049]
WARNING: [Synth 8-3848] Net adc2_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:1084]
WARNING: [Synth 8-3848] Net adc3_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_block' (29#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:56]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0' (30#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.v:52]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[16]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[17]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc2_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc3_status[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.035 ; gain = 365.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1670.898 ; gain = 385.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1670.898 ; gain = 385.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc:105]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc:107]
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac2_clk_valid_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac2_clk_valid_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac3_clk_valid_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac3_clk_valid_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_clk_present_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_clk_present_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_done_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_done_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_pll_lock_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_pll_lock_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_powerup_state_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_powerup_state_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_clk_present_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_clk_present_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_done_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_done_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_pll_lock_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_pll_lock_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_powerup_state_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_powerup_state_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc0_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc0_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc1_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc1_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc2_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc2_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc3_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc3_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc0_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc0_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc1_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc1_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc2_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc2_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc3_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc3_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1812.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1818.723 ; gain = 6.184
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.723 ; gain = 533.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.723 ; gain = 533.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac1_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac2_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac3_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1818.723 ; gain = 533.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "data_array". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'drp_wen_reg' into 'drp_den_reg' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:256]
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_tile_config'
INFO: [Synth 8-4471] merging register 'adc0_drpwe_reg' into 'adc0_drpen_reg' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_constants_config.sv:455]
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'top_level_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:293]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_bgt_fsm'
INFO: [Synth 8-5587] ROM size for "drp_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "drp_di" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drp_den" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'top_level_usp_rf_data_converter_0_0_drp_arbiter_adc'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'top_level_usp_rf_data_converter_0_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1'
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__2'
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__3'
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0'
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'top_level_usp_rf_data_converter_0_0_slave_attachment'
INFO: [Synth 8-5546] ROM "reg_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_8359_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_level_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            wait_for_drp |                          0000010 |                              011
            memory_delay |                          0000100 |                              001
        check_tile_index |                          0001000 |                              010
               write_drp |                          0010000 |                              100
      wait_for_write_rdy |                          0100000 |                              101
                finished |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1818.723 ; gain = 533.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                    |Replication |Instances |
+------+-----------------------------------------------------------------+------------+----------+
|1     |muxpart__630_top_level_usp_rf_data_converter_0_0_register_decode |           1|     41213|
|2     |top_level_usp_rf_data_converter_0_0_register_decode__GB1         |           1|      5616|
|3     |top_level_usp_rf_data_converter_0_0_block__GCB0                  |           1|     35150|
|4     |top_level_usp_rf_data_converter_0_0_block__GCB1                  |           1|     13006|
+------+-----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 5     
	   2 Input      5 Bit         XORs := 10    
	   2 Input      4 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 76    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 97    
	                4 Bit    Registers := 110   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 649   
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 93    
	   6 Input     16 Bit        Muxes := 8     
	  17 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 6     
	  15 Input     15 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 60    
	   3 Input     15 Bit        Muxes := 10    
	   5 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 36    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 8     
	  17 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 5     
	  15 Input     12 Bit        Muxes := 5     
	   7 Input     12 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 11    
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   6 Input     11 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	  15 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 6     
	  17 Input      9 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 25    
	  15 Input      7 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	  17 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 66    
	   5 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 10    
	  15 Input      4 Bit        Muxes := 10    
	  12 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  17 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 385   
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 26    
	  17 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 57    
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 129   
	  12 Input      1 Bit        Muxes := 36    
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level_usp_rf_data_converter_0_0_register_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
Module xpm_cdc_single__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_device_rom 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_tile_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
Module top_level_usp_rf_data_converter_0_0_constants_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 19    
Module top_level_usp_rf_data_converter_0_0_bgt_fsm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_por_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter_adc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_bgt_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module xpm_cdc_single__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module xpm_cdc_single__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module xpm_cdc_single__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_top 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module top_level_usp_rf_data_converter_0_0_rf_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module top_level_usp_rf_data_converter_0_0_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module top_level_usp_rf_data_converter_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module top_level_usp_rf_data_converter_0_0_drp_access_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_drp_control__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_powerup_state_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_overvol_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module top_level_usp_rf_data_converter_0_0_irq_req_ack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_reset_count__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_reset_count__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_reset_count__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_reset_count__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_reset_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 50    
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 48    
	   2 Input     14 Bit        Muxes := 36    
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/cal_const_done_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/data_index_reg[9]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/data_index_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /tile_config/\data_index_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[1]' (FDE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[6]' (FDE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[7]' (FDE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[8]' (FDE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[9]' (FDE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[5]' (FDSE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac3_reg[23]' (FD) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[7]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[6]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[4]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac2_reg[23]' (FD) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[7]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[6]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[4]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1_reg[23]' (FD) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[7]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[6]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[4]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[23]' (FD) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[6]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[4]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /\mem_data_adc0_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\signal_lost_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[4]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[5]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[5]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[5]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[5]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[5]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[6]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[6]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[6]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[6]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[6]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[7]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[7]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc3_powerup_state_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc2_powerup_state_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc1_powerup_state_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /tile_config/\ram/data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\signal_lost_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\dac3_fifo_disable_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1986.438 ; gain = 700.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------------------------------+-----------------+---------------+----------------+
|Module Name                                          | RTL Object      | Depth x Width | Implemented As | 
+-----------------------------------------------------+-----------------+---------------+----------------+
|top_level_usp_rf_data_converter_0_0_device_rom       | p_0_out         | 512x30        | LUT            | 
|top_level_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|top_level_usp_rf_data_converter_0_0_tile_config      | p_0_out         | 512x30        | LUT            | 
|top_level_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
+-----------------------------------------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                    |Replication |Instances |
+------+-----------------------------------------------------------------+------------+----------+
|1     |muxpart__630_top_level_usp_rf_data_converter_0_0_register_decode |           1|        82|
|2     |top_level_usp_rf_data_converter_0_0_register_decode__GB1         |           1|       391|
|3     |top_level_usp_rf_data_converter_0_0_block__GCB0                  |           1|     15552|
|4     |top_level_usp_rf_data_converter_0_0_block__GCB1                  |           1|      5301|
+------+-----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2196.094 ; gain = 910.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 2376.008 ; gain = 1090.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |top_level_usp_rf_data_converter_0_0_block_GT0 |           1|     21094|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 2443.105 ; gain = 1157.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     5|
|2     |CARRY8  |    42|
|3     |HSADC   |     4|
|4     |HSDAC   |     4|
|5     |LUT1    |   102|
|6     |LUT2    |   758|
|7     |LUT3    |   706|
|8     |LUT4    |   836|
|9     |LUT5    |   826|
|10    |LUT6    |  2342|
|11    |MUXF7   |    71|
|12    |FDRE    |  3543|
|13    |FDSE    |   277|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+-----------------------------------------------------------------------+------+
|      |Instance                                                    |Module                                                                 |Cells |
+------+------------------------------------------------------------+-----------------------------------------------------------------------+------+
|1     |top                                                         |                                                                       |  9516|
|2     |  inst                                                      |top_level_usp_rf_data_converter_0_0_block                              |  9516|
|3     |    cdc_dac3_clk_valid_i                                    |xpm_cdc_single__101                                                    |     4|
|4     |    cdc_dac2_clk_valid_i                                    |xpm_cdc_single__102                                                    |     4|
|5     |    cdc_dac1_clk_valid_i                                    |xpm_cdc_single__103                                                    |     4|
|6     |    cdc_dac0_clk_valid_i                                    |xpm_cdc_single__104                                                    |     4|
|7     |    cdc_adc0_clk_valid_i                                    |xpm_cdc_single                                                         |     4|
|8     |    i_adc0_reset_count                                      |top_level_usp_rf_data_converter_0_0_reset_count                        |    27|
|9     |    i_axi_lite_ipif                                         |top_level_usp_rf_data_converter_0_0_axi_lite_ipif                      |  1742|
|10    |      I_SLAVE_ATTACHMENT                                    |top_level_usp_rf_data_converter_0_0_slave_attachment                   |  1742|
|11    |        \DATA_PHASE_WDT.I_DPTO_COUNTER                      |top_level_usp_rf_data_converter_0_0_counter_f                          |    52|
|12    |        I_DECODER                                           |top_level_usp_rf_data_converter_0_0_address_decoder                    |  1521|
|13    |    i_dac0_reset_count                                      |top_level_usp_rf_data_converter_0_0_reset_count_0                      |    26|
|14    |    i_dac1_reset_count                                      |top_level_usp_rf_data_converter_0_0_reset_count_1                      |    27|
|15    |    i_dac2_reset_count                                      |top_level_usp_rf_data_converter_0_0_reset_count_2                      |    26|
|16    |    i_dac3_reset_count                                      |top_level_usp_rf_data_converter_0_0_reset_count_3                      |    27|
|17    |    i_drp_control_top                                       |top_level_usp_rf_data_converter_0_0_drp_control_top                    |   100|
|18    |      i_adc0_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control                        |    10|
|19    |      i_adc1_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_37                     |    10|
|20    |      i_adc2_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_38                     |    10|
|21    |      i_adc3_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_39                     |    24|
|22    |      i_dac0_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_40                     |    16|
|23    |      i_dac1_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_41                     |    10|
|24    |      i_dac2_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_42                     |    10|
|25    |      i_dac3_drp_control                                    |top_level_usp_rf_data_converter_0_0_drp_control_43                     |    10|
|26    |    i_register_decode                                       |top_level_usp_rf_data_converter_0_0_register_decode                    |    52|
|27    |    i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl      |top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl                       |     5|
|28    |    i_top_level_usp_rf_data_converter_0_0_irq_req_ack       |top_level_usp_rf_data_converter_0_0_irq_req_ack                        |     6|
|29    |    i_top_level_usp_rf_data_converter_0_0_irq_sync          |top_level_usp_rf_data_converter_0_0_irq_sync                           |   566|
|30    |      sync_dac00_data_irq                                   |xpm_cdc_single__parameterized0__96                                     |     5|
|31    |      sync_dac00_fifo_irq                                   |xpm_cdc_single__parameterized0__97                                     |     5|
|32    |      sync_dac01_data_irq                                   |xpm_cdc_single__parameterized0__98                                     |     5|
|33    |      sync_dac01_fifo_irq                                   |xpm_cdc_single__parameterized0__99                                     |     5|
|34    |      sync_dac02_data_irq                                   |xpm_cdc_single__parameterized0__100                                    |     5|
|35    |      sync_dac02_fifo_irq                                   |xpm_cdc_single__parameterized0__101                                    |     5|
|36    |      sync_dac03_data_irq                                   |xpm_cdc_single__parameterized0__102                                    |     5|
|37    |      sync_dac03_fifo_irq                                   |xpm_cdc_single__parameterized0__103                                    |     5|
|38    |      sync_dac10_data_irq                                   |xpm_cdc_single__parameterized0__104                                    |     5|
|39    |      sync_dac10_fifo_irq                                   |xpm_cdc_single__parameterized0__105                                    |     5|
|40    |      sync_dac11_data_irq                                   |xpm_cdc_single__parameterized0__106                                    |     5|
|41    |      sync_dac11_fifo_irq                                   |xpm_cdc_single__parameterized0__107                                    |     5|
|42    |      sync_dac12_data_irq                                   |xpm_cdc_single__parameterized0__108                                    |     5|
|43    |      sync_dac12_fifo_irq                                   |xpm_cdc_single__parameterized0__109                                    |     5|
|44    |      sync_dac13_data_irq                                   |xpm_cdc_single__parameterized0__110                                    |     5|
|45    |      sync_dac13_fifo_irq                                   |xpm_cdc_single__parameterized0__111                                    |     5|
|46    |      sync_dac20_data_irq                                   |xpm_cdc_single__parameterized0__112                                    |     5|
|47    |      sync_dac20_fifo_irq                                   |xpm_cdc_single__parameterized0__113                                    |     5|
|48    |      sync_dac21_data_irq                                   |xpm_cdc_single__parameterized0__114                                    |     5|
|49    |      sync_dac21_fifo_irq                                   |xpm_cdc_single__parameterized0__115                                    |     5|
|50    |      sync_dac22_data_irq                                   |xpm_cdc_single__parameterized0__116                                    |     5|
|51    |      sync_dac22_fifo_irq                                   |xpm_cdc_single__parameterized0__117                                    |     5|
|52    |      sync_dac23_data_irq                                   |xpm_cdc_single__parameterized0__118                                    |     5|
|53    |      sync_dac23_fifo_irq                                   |xpm_cdc_single__parameterized0__119                                    |     5|
|54    |      sync_dac30_data_irq                                   |xpm_cdc_single__parameterized0__120                                    |     5|
|55    |      sync_dac30_fifo_irq                                   |xpm_cdc_single__parameterized0__121                                    |     5|
|56    |      sync_dac31_data_irq                                   |xpm_cdc_single__parameterized0__122                                    |     5|
|57    |      sync_dac31_fifo_irq                                   |xpm_cdc_single__parameterized0__123                                    |     5|
|58    |      sync_dac32_data_irq                                   |xpm_cdc_single__parameterized0__124                                    |     5|
|59    |      sync_dac32_fifo_irq                                   |xpm_cdc_single__parameterized0__125                                    |     5|
|60    |      sync_dac33_data_irq                                   |xpm_cdc_single__parameterized0__126                                    |     5|
|61    |      sync_dac33_fifo_irq                                   |xpm_cdc_single__parameterized0__127                                    |     5|
|62    |      sync_adc00_over_vol                                   |xpm_cdc_single__parameterized0__128                                    |     5|
|63    |      sync_adc00_over_range                                 |xpm_cdc_single__parameterized0__129                                    |     5|
|64    |      sync_adc00_data_irq                                   |xpm_cdc_single__parameterized0__130                                    |     5|
|65    |      sync_adc00_fifo_irq                                   |xpm_cdc_single__parameterized0__131                                    |     5|
|66    |      sync_adc01_over_vol                                   |xpm_cdc_single__parameterized0__132                                    |     5|
|67    |      sync_adc01_over_range                                 |xpm_cdc_single__parameterized0__133                                    |     5|
|68    |      sync_adc01_data_irq                                   |xpm_cdc_single__parameterized0__134                                    |     5|
|69    |      sync_adc01_fifo_irq                                   |xpm_cdc_single__parameterized0__135                                    |     5|
|70    |      sync_adc02_over_vol                                   |xpm_cdc_single__parameterized0__136                                    |     5|
|71    |      sync_adc02_over_range                                 |xpm_cdc_single__parameterized0__137                                    |     5|
|72    |      sync_adc02_data_irq                                   |xpm_cdc_single__parameterized0__138                                    |     5|
|73    |      sync_adc02_fifo_irq                                   |xpm_cdc_single__parameterized0__139                                    |     5|
|74    |      sync_adc03_over_vol                                   |xpm_cdc_single__parameterized0__140                                    |     5|
|75    |      sync_adc03_over_range                                 |xpm_cdc_single__parameterized0__141                                    |     5|
|76    |      sync_adc03_data_irq                                   |xpm_cdc_single__parameterized0__142                                    |     5|
|77    |      sync_adc03_fifo_irq                                   |xpm_cdc_single__parameterized0__143                                    |     5|
|78    |      sync_adc10_over_vol                                   |xpm_cdc_single__parameterized0__144                                    |     5|
|79    |      sync_adc10_over_range                                 |xpm_cdc_single__parameterized0__145                                    |     5|
|80    |      sync_adc10_data_irq                                   |xpm_cdc_single__parameterized0__146                                    |     5|
|81    |      sync_adc10_fifo_irq                                   |xpm_cdc_single__parameterized0__147                                    |     5|
|82    |      sync_adc11_over_vol                                   |xpm_cdc_single__parameterized0__148                                    |     5|
|83    |      sync_adc11_over_range                                 |xpm_cdc_single__parameterized0__149                                    |     5|
|84    |      sync_adc11_data_irq                                   |xpm_cdc_single__parameterized0__150                                    |     5|
|85    |      sync_adc11_fifo_irq                                   |xpm_cdc_single__parameterized0__151                                    |     5|
|86    |      sync_adc12_over_vol                                   |xpm_cdc_single__parameterized0__152                                    |     5|
|87    |      sync_adc12_over_range                                 |xpm_cdc_single__parameterized0__153                                    |     5|
|88    |      sync_adc12_data_irq                                   |xpm_cdc_single__parameterized0__154                                    |     5|
|89    |      sync_adc12_fifo_irq                                   |xpm_cdc_single__parameterized0__155                                    |     5|
|90    |      sync_adc13_over_vol                                   |xpm_cdc_single__parameterized0__156                                    |     5|
|91    |      sync_adc13_over_range                                 |xpm_cdc_single__parameterized0__157                                    |     5|
|92    |      sync_adc13_data_irq                                   |xpm_cdc_single__parameterized0__158                                    |     5|
|93    |      sync_adc13_fifo_irq                                   |xpm_cdc_single__parameterized0__159                                    |     5|
|94    |      sync_adc20_over_vol                                   |xpm_cdc_single__parameterized0__160                                    |     5|
|95    |      sync_adc20_over_range                                 |xpm_cdc_single__parameterized0__161                                    |     5|
|96    |      sync_adc20_data_irq                                   |xpm_cdc_single__parameterized0__162                                    |     5|
|97    |      sync_adc20_fifo_irq                                   |xpm_cdc_single__parameterized0__163                                    |     5|
|98    |      sync_adc21_over_vol                                   |xpm_cdc_single__parameterized0__164                                    |     5|
|99    |      sync_adc21_over_range                                 |xpm_cdc_single__parameterized0__165                                    |     5|
|100   |      sync_adc21_data_irq                                   |xpm_cdc_single__parameterized0__166                                    |     5|
|101   |      sync_adc21_fifo_irq                                   |xpm_cdc_single__parameterized0__167                                    |     5|
|102   |      sync_adc22_over_vol                                   |xpm_cdc_single__parameterized0__168                                    |     5|
|103   |      sync_adc22_over_range                                 |xpm_cdc_single__parameterized0__169                                    |     5|
|104   |      sync_adc22_data_irq                                   |xpm_cdc_single__parameterized0__170                                    |     5|
|105   |      sync_adc22_fifo_irq                                   |xpm_cdc_single__parameterized0__171                                    |     5|
|106   |      sync_adc23_over_vol                                   |xpm_cdc_single__parameterized0__172                                    |     5|
|107   |      sync_adc23_over_range                                 |xpm_cdc_single__parameterized0__173                                    |     5|
|108   |      sync_adc23_data_irq                                   |xpm_cdc_single__parameterized0__174                                    |     5|
|109   |      sync_adc23_fifo_irq                                   |xpm_cdc_single__parameterized0__175                                    |     5|
|110   |      sync_adc30_over_vol                                   |xpm_cdc_single__parameterized0__176                                    |     5|
|111   |      sync_adc30_over_range                                 |xpm_cdc_single__parameterized0__177                                    |     5|
|112   |      sync_adc30_data_irq                                   |xpm_cdc_single__parameterized0__178                                    |     5|
|113   |      sync_adc30_fifo_irq                                   |xpm_cdc_single__parameterized0__179                                    |     5|
|114   |      sync_adc31_over_vol                                   |xpm_cdc_single__parameterized0__180                                    |     5|
|115   |      sync_adc31_over_range                                 |xpm_cdc_single__parameterized0__181                                    |     5|
|116   |      sync_adc31_data_irq                                   |xpm_cdc_single__parameterized0__182                                    |     5|
|117   |      sync_adc31_fifo_irq                                   |xpm_cdc_single__parameterized0__183                                    |     5|
|118   |      sync_adc32_over_vol                                   |xpm_cdc_single__parameterized0__184                                    |     5|
|119   |      sync_adc32_over_range                                 |xpm_cdc_single__parameterized0__185                                    |     5|
|120   |      sync_adc32_data_irq                                   |xpm_cdc_single__parameterized0__186                                    |     5|
|121   |      sync_adc32_fifo_irq                                   |xpm_cdc_single__parameterized0__187                                    |     5|
|122   |      sync_adc33_over_vol                                   |xpm_cdc_single__parameterized0__188                                    |     5|
|123   |      sync_adc33_over_range                                 |xpm_cdc_single__parameterized0__189                                    |     5|
|124   |      sync_adc33_data_irq                                   |xpm_cdc_single__parameterized0__190                                    |     5|
|125   |      sync_adc33_fifo_irq                                   |xpm_cdc_single__parameterized0                                         |     5|
|126   |    i_top_level_usp_rf_data_converter_0_0_overvol_irq       |top_level_usp_rf_data_converter_0_0_overvol_irq                        |   126|
|127   |      i_adc00_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_21                     |     6|
|128   |      i_adc01_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_22                     |     7|
|129   |      i_adc02_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_23                     |     6|
|130   |      i_adc03_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_24                     |     7|
|131   |      i_adc10_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_25                     |     7|
|132   |      i_adc11_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_26                     |     6|
|133   |      i_adc12_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_27                     |     7|
|134   |      i_adc13_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_28                     |     6|
|135   |      i_adc20_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_29                     |     7|
|136   |      i_adc21_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_30                     |     7|
|137   |      i_adc22_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_31                     |     6|
|138   |      i_adc23_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_32                     |     7|
|139   |      i_adc30_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_33                     |     6|
|140   |      i_adc31_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_34                     |     8|
|141   |      i_adc32_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_35                     |     6|
|142   |      i_adc33_overvol_ack                                   |top_level_usp_rf_data_converter_0_0_irq_req_ack_36                     |     7|
|143   |    i_top_level_usp_rf_data_converter_0_0_powerup_state_irq |top_level_usp_rf_data_converter_0_0_powerup_state_irq                  |    57|
|144   |      i_adc0_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_13                     |     7|
|145   |      i_adc1_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_14                     |     5|
|146   |      i_adc2_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_15                     |     5|
|147   |      i_adc3_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_16                     |     6|
|148   |      i_dac0_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_17                     |     8|
|149   |      i_dac1_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_18                     |     7|
|150   |      i_dac2_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_19                     |     6|
|151   |      i_dac3_powerup_state_ack                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_20                     |     8|
|152   |    top_level_usp_rf_data_converter_0_0_rf_wrapper_i        |top_level_usp_rf_data_converter_0_0_rf_wrapper                         |  5734|
|153   |      cdc_dac0_done_i                                       |xpm_cdc_single__73                                                     |     4|
|154   |      cdc_dac1_done_i                                       |xpm_cdc_single__74                                                     |     4|
|155   |      cdc_dac2_done_i                                       |xpm_cdc_single__75                                                     |     4|
|156   |      cdc_dac3_done_i                                       |xpm_cdc_single__76                                                     |     4|
|157   |      cdc_adc0_done_i                                       |xpm_cdc_single__77                                                     |     4|
|158   |      cdc_adc0_pll_lock_i                                   |xpm_cdc_single__78                                                     |     4|
|159   |      cdc_adc0_powerup_state_i                              |xpm_cdc_single__79                                                     |     4|
|160   |      cdc_adc0_supplies_up_i                                |xpm_cdc_single__80                                                     |     4|
|161   |      cdc_adc0_clk_present_i                                |xpm_cdc_single__81                                                     |     4|
|162   |      cdc_adc1_supplies_up_i                                |xpm_cdc_single__82                                                     |     4|
|163   |      cdc_adc2_supplies_up_i                                |xpm_cdc_single__83                                                     |     4|
|164   |      cdc_adc3_supplies_up_i                                |xpm_cdc_single__84                                                     |     4|
|165   |      cdc_dac0_pll_lock_i                                   |xpm_cdc_single__85                                                     |     4|
|166   |      cdc_dac0_powerup_state_i                              |xpm_cdc_single__86                                                     |     4|
|167   |      cdc_dac0_supplies_up_i                                |xpm_cdc_single__87                                                     |     4|
|168   |      cdc_dac0_clk_present_i                                |xpm_cdc_single__88                                                     |     4|
|169   |      cdc_dac1_pll_lock_i                                   |xpm_cdc_single__89                                                     |     4|
|170   |      cdc_dac1_powerup_state_i                              |xpm_cdc_single__90                                                     |     4|
|171   |      cdc_dac1_supplies_up_i                                |xpm_cdc_single__91                                                     |     4|
|172   |      cdc_dac1_clk_present_i                                |xpm_cdc_single__92                                                     |     4|
|173   |      cdc_dac2_pll_lock_i                                   |xpm_cdc_single__93                                                     |     4|
|174   |      cdc_dac2_powerup_state_i                              |xpm_cdc_single__94                                                     |     4|
|175   |      cdc_dac2_supplies_up_i                                |xpm_cdc_single__95                                                     |     4|
|176   |      cdc_dac2_clk_present_i                                |xpm_cdc_single__96                                                     |     4|
|177   |      cdc_dac3_pll_lock_i                                   |xpm_cdc_single__97                                                     |     4|
|178   |      cdc_dac3_powerup_state_i                              |xpm_cdc_single__98                                                     |     4|
|179   |      cdc_dac3_supplies_up_i                                |xpm_cdc_single__99                                                     |     4|
|180   |      cdc_dac3_clk_present_i                                |xpm_cdc_single__100                                                    |     4|
|181   |      por_state_machine_i                                   |top_level_usp_rf_data_converter_0_0_por_fsm_top                        |  5569|
|182   |        bgt_fsm_adc                                         |top_level_usp_rf_data_converter_0_0_bgt_fsm                            |   152|
|183   |        bgt_fsm_dac                                         |top_level_usp_rf_data_converter_0_0_bgt_fsm_4                          |   183|
|184   |        constants_config                                    |top_level_usp_rf_data_converter_0_0_constants_config                   |   204|
|185   |        drp_arbiter_adc0                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_adc                    |   113|
|186   |        drp_arbiter_adc1                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter                        |    77|
|187   |        drp_arbiter_adc2                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_5                      |    76|
|188   |        drp_arbiter_adc3                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_6                      |    76|
|189   |        drp_arbiter_dac0                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_7                      |   108|
|190   |        drp_arbiter_dac1                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_8                      |    73|
|191   |        drp_arbiter_dac2                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_9                      |    74|
|192   |        drp_arbiter_dac3                                    |top_level_usp_rf_data_converter_0_0_drp_arbiter_10                     |    73|
|193   |        por_fsm_adc0                                        |top_level_usp_rf_data_converter_0_0_por_fsm                            |   613|
|194   |          cdc_adc0_status_i                                 |xpm_cdc_single__69                                                     |     4|
|195   |          cdc_adc1_status_i                                 |xpm_cdc_single__70                                                     |     4|
|196   |          cdc_adc2_status_i                                 |xpm_cdc_single__71                                                     |     4|
|197   |          cdc_adc3_status_i                                 |xpm_cdc_single__72                                                     |     4|
|198   |        por_fsm_adc1                                        |top_level_usp_rf_data_converter_0_0_por_fsm_disabled                   |   169|
|199   |        por_fsm_adc2                                        |top_level_usp_rf_data_converter_0_0_por_fsm_disabled_11                |   169|
|200   |        por_fsm_adc3                                        |top_level_usp_rf_data_converter_0_0_por_fsm_disabled_12                |   169|
|201   |        por_fsm_dac0                                        |top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1 |   547|
|202   |          cdc_adc0_status_i                                 |xpm_cdc_single__65                                                     |     4|
|203   |          cdc_adc1_status_i                                 |xpm_cdc_single__66                                                     |     4|
|204   |          cdc_adc2_status_i                                 |xpm_cdc_single__67                                                     |     4|
|205   |          cdc_adc3_status_i                                 |xpm_cdc_single__68                                                     |     4|
|206   |        por_fsm_dac1                                        |top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__2 |   543|
|207   |          cdc_adc0_status_i                                 |xpm_cdc_single__61                                                     |     4|
|208   |          cdc_adc1_status_i                                 |xpm_cdc_single__62                                                     |     4|
|209   |          cdc_adc2_status_i                                 |xpm_cdc_single__63                                                     |     4|
|210   |          cdc_adc3_status_i                                 |xpm_cdc_single__64                                                     |     4|
|211   |        por_fsm_dac2                                        |top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__3 |   548|
|212   |          cdc_adc0_status_i                                 |xpm_cdc_single__57                                                     |     4|
|213   |          cdc_adc1_status_i                                 |xpm_cdc_single__58                                                     |     4|
|214   |          cdc_adc2_status_i                                 |xpm_cdc_single__59                                                     |     4|
|215   |          cdc_adc3_status_i                                 |xpm_cdc_single__60                                                     |     4|
|216   |        por_fsm_dac3                                        |top_level_usp_rf_data_converter_0_0_por_fsm__parameterized0            |   551|
|217   |          cdc_adc0_status_i                                 |xpm_cdc_single__53                                                     |     4|
|218   |          cdc_adc1_status_i                                 |xpm_cdc_single__54                                                     |     4|
|219   |          cdc_adc2_status_i                                 |xpm_cdc_single__55                                                     |     4|
|220   |          cdc_adc3_status_i                                 |xpm_cdc_single__56                                                     |     4|
|221   |        tile_config                                         |top_level_usp_rf_data_converter_0_0_tile_config                        |   522|
|222   |          ram                                               |top_level_usp_rf_data_converter_0_0_device_rom                         |   226|
+------+------------------------------------------------------------+-----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2443.910 ; gain = 1158.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 2443.910 ; gain = 1010.391
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2443.910 ; gain = 1158.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_2 for BUFG_GT inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_3 for BUFG_GT inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_4 for BUFG_GT inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2475.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
401 Infos, 187 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 2475.094 ; gain = 2071.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2475.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_usp_rf_data_converter_0_0_synth_1/top_level_usp_rf_data_converter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_level_usp_rf_data_converter_0_0, cache-ID = ec8a14bd735d64fc
INFO: [Coretcl 2-1174] Renamed 221 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2475.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_usp_rf_data_converter_0_0_synth_1/top_level_usp_rf_data_converter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_usp_rf_data_converter_0_0_utilization_synth.rpt -pb top_level_usp_rf_data_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 14:32:18 2019...
