{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1572590517653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572590517777 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleScan EP4CGX50CF23I7 " "Selected device EP4CGX50CF23I7 for design \"SingleScan\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572590518694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572590518869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572590518869 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1572590521559 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C7 " "Device EP4CGX30CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23I7 " "Device EP4CGX110CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572590526554 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572590526554 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572590527264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572590527264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572590527264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572590527264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572590527394 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572590536534 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_dataout\[0\] tx_dataout\[0\](n) " "Pin \"tx_dataout\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_dataout\[0\](n)\"" {  } { { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { tx_dataout[0] } } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_dataout\[0\]" } { 0 "tx_dataout\[0\](n)" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { tx_dataout[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1572590539453 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_datain\[0\] rx_datain\[0\](n) " "Pin \"rx_datain\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_datain\[0\](n)\"" {  } { { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { rx_datain[0] } } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_datain\[0\]" } { 0 "rx_datain\[0\](n)" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1726 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { rx_datain[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1572590539453 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk clk(n) " "Pin \"clk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk(n)\"" {  } { { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk(n)" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1724 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { clk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1572590539453 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1572590539453 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 76 " "No exact pin location assignment(s) for 34 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572590541418 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1572590541629 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 22205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1572590541629 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pcs0 3 " "\"GXB Receiver channel PCS\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pcs0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 534 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_clkout" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1572590541983 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pma0 3 " "\"GXB Receiver channel PMA\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pma0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 21420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1572590541983 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pcs0 3 " "\"GXB Transmitter channel PCS\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pcs0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 734 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 21741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1572590541983 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pma0 3 " "\"GXB Transmitter channel PMA\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pma0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 793 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 24936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1572590541983 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0\" is preserved" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1572590541983 ""} { "Info" "IFHSSI_FHSSI_MERGING_MPLL_PRESERVED_NODE" "PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 " "\"PLL\" associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" is preserved" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167017 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1572590541983 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1572590541983 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1572590541983 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y5_N5              " "PCIEHIP_X0_Y5_N5             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 22205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 " "PLL_5                        altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y17_N6                altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 " "CMU_X0_Y17_N6                altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                        " "PIN_Y2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                        " "PIN_Y2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y5_N6                " "RXPMA_X0_Y5_N6               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y5_N8                " "RXPCS_X0_Y5_N8               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y5_N9                " "TXPCS_X0_Y5_N9               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y5_N7                " "TXPMA_X0_Y5_N7               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                        " "PIN_V2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                        " "PIN_V2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y11_N6               " "RXPMA_X0_Y11_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y11_N8               " "RXPCS_X0_Y11_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y11_N9               " "TXPCS_X0_Y11_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y11_N7               " "TXPMA_X0_Y11_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1572590542003 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1572590542003 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 " "The input ports of the PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 and the PLL pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 ARESET " "PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 and PLL pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25565 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1572590542029 ""}  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25565 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1572590542029 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 " "The parameters of the PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 and the PLL pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 and PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 16 " "The value of the parameter \"M\" for the PLL atom pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 is 16" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 15 " "The value of the parameter \"M\" for the PLL atom laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 is 15" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 and PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 18750 " "The value of the parameter \"Min Lock Period\" for the PLL atom laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 is 18750" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 and PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 53328 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 is 53328" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 49995 " "The value of the parameter \"Max Lock Period\" for the PLL atom laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 is 49995" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1572590542047 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25565 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1572590542047 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 " "The input ports of the PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 and the PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 ARESET " "PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 and PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 35 2 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1572590542048 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 35 2 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1572590542048 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1572590542918 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 22205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1572590542918 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] 20 1 0 0 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 0 degrees (0 ps) for altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572590543312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572590543312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572590543312 ""}  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 16308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572590543312 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_100m 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_100m port" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 172 -1 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572590543350 ""}  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 172 -1 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572590543350 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 45 -1 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572590543376 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 45 -1 0 } } { "" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572590543376 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 0 Pin_K10 " "PLL \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_K10\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 199 0 0 } } { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1572590543378 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572590549920 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2m1 " "Entity dcfifo_v2m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572590550015 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1572590550015 ""}
{ "Info" "ISTA_SDC_FOUND" "SingleScan.out.sdc " "Reading SDC File: 'SingleScan.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572590551104 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1572590551106 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572590551482 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Reading SDC File: 'e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572590551576 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572590551584 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572590551590 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[19\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[19\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572590551861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1572590551861 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572590551862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1572590551862 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572590551961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572590551961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572590551961 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572590551961 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572590553045 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572590553068 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] " "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      osc_clk " "  20.000      osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    rx_clkout " "   8.000    rx_clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572590553069 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572590553069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y24_N9) " "Automatically promoted node altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y24_N9)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559042 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 734 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 21741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100m (placed in counter C0 of PLL_2) " "Automatically promoted node clk_100m (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559042 ""}  } { { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN K10 (CLKIO11, DIFFCLK_4p, REFCLK3p)) " "Automatically promoted node clk~input (placed in PIN K10 (CLKIO11, DIFFCLK_4p, REFCLK3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G21 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G21" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559042 ""}  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 85739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559042 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_clkout (placed in RXPCS_X0_Y24_N8) " "Automatically promoted node rx_clkout (placed in RXPCS_X0_Y24_N8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559042 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 534 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_clkout" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559043 ""}  } { { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 74221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[31\]~8  " "Automatically promoted node cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[31\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559043 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan4.04/hdl/update2nios.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 46171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r0 " "Destination node calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r0" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan4.04/hdl/calc_distance/hdl/grid_statistical.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 8523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r1 " "Destination node calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r1" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan4.04/hdl/calc_distance/hdl/grid_statistical.v" 452 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 8525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r2 " "Destination node calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r2" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan4.04/hdl/calc_distance/hdl/grid_statistical.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 8530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sync_n " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sync_n" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan4.04/hdl/scanner/ad5302_drive/src/ad5328_core.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 11256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sclk " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sclk" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan4.04/hdl/scanner/ad5302_drive/src/ad5328_core.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 11260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|dout " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|dout" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan4.04/hdl/scanner/ad5302_drive/src/ad5328_core.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 11258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sync_n " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sync_n" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan4.04/hdl/scanner/ad5302_drive/src/ad5328_core.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 28423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sclk " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sclk" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan4.04/hdl/scanner/ad5302_drive/src/ad5328_core.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 28427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|dout " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|dout" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan4.04/hdl/scanner/ad5302_drive/src/ad5328_core.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 28425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\|s_axi_tvalid " "Destination node cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\|s_axi_tvalid" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan4.04/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572590559043 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572590559043 ""}  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 110 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 25563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~8 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~8" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/work/SingleScan4.04/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" 427 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 39523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 39575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:protocol_fifo_in_translator\|read_latency_shift_reg~1 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:protocol_fifo_in_translator\|read_latency_shift_reg~1" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/work/SingleScan4.04/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv" 369 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 40600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:protocol_fifo_in_agent_rsp_fifo\|mem_used\[1\]~0 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:protocol_fifo_in_agent_rsp_fifo\|mem_used\[1\]~0" {  } { { "db/ip/kernel/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 40723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 3365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_ready " "Destination node cpu_top:cpu_topEx01\|spird_fifo_in_ready" {  } { { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan4.04/hdl/cpu_top.v" 69 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_top:cpu_topEx01\|spird_fifo_in_ready" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 7112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|laser_fifo_in_ready " "Destination node cpu_top:cpu_topEx01\|laser_fifo_in_ready" {  } { { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan4.04/hdl/cpu_top.v" 61 -1 0 } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_top:cpu_topEx01\|laser_fifo_in_ready" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 7110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559045 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572590559045 ""}  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 2056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 80071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_s6j:auto_generated\|counter_reg_bit\[0\]~1 " "Destination node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_s6j:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_s6j.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/cntr_s6j.tdf" 40 17 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 80094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 75214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572590559046 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 77466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pos_buffer:pos_bufferEx01\|Equal3~10  " "Automatically promoted node pos_buffer:pos_bufferEx01\|Equal3~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pos_buffer:pos_bufferEx01\|time_out_cnt\[7\]~40 " "Destination node pos_buffer:pos_bufferEx01\|time_out_cnt\[7\]~40" {  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan4.04/hdl/pos_buffer.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 45912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572590559047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572590559047 ""}  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan4.04/hdl/pos_buffer.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 45044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572590559047 ""}  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 45993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572590559047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572590568558 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572590568676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572590568681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572590568844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572590569082 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572590569344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572590573626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572590573759 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572590573759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572590573759 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 0 34 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 0 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572590574327 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572590574327 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572590574327 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 4 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 40 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 3 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 41 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 1 48 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 39 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 2 0 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 34 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use 2.5V 8 0 " "I/O bank number 9 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572590574331 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572590574331 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572590574331 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1572590574980 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 22205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1572590574980 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1572590574981 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP_SR" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 0 " "PLL \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "d:/altera18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 270 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 981 0 0 } } { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan4.04/hdl/altgx_drive.v" 72 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 210 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 14 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1572590575080 ""}  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan4.04/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "d:/altera18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 270 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan4.04/ip/altgx/ALTGX.v" 981 0 0 } } { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan4.04/hdl/altgx_drive.v" 72 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 210 0 0 } }  } 1 15057 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1572590575080 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1572590583628 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:17 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:17" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1572590600967 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "motor_direction " "Node \"motor_direction\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_direction" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572590602152 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572590602152 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572590602152 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1572590602152 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:18 " "Fitter preparation operations ending: elapsed time is 00:01:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572590602153 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572590602402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572590614692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572590648643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572590649663 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572591106088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:07:37 " "Fitter placement operations ending: elapsed time is 00:07:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572591106088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572591118236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X23_Y45 X34_Y55 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X23_Y45 to location X34_Y55" {  } { { "loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X23_Y45 to location X34_Y55"} { { 12 { 0 ""} 23 45 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572591182982 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572591182982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:36 " "Fitter routing operations ending: elapsed time is 00:02:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572591282828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 92.33 " "Total time spent on timing analysis during the Fitter is 92.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572591285881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572591289184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572591296602 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572591296636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572591306692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572591320501 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572591332929 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcq32_data0 2.5 V K4 " "Pin epcq32_data0 uses I/O standard 2.5 V at K4" {  } { { "d:/altera18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera18.0/quartus/bin64/pin_planner.ppl" { epcq32_data0 } } } { "d:/altera18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcq32_data0" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan4.04/hdl/SingleScan.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan4.04/fpga_project/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572591333472 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1572591333472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/SingleScan4.04/fpga_project/output_files/SingleScan.fit.smsg " "Generated suppressed messages file E:/work/SingleScan4.04/fpga_project/output_files/SingleScan.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572591338857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1898 " "Peak virtual memory: 1898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572591361271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 14:56:01 2019 " "Processing ended: Fri Nov 01 14:56:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572591361271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:12 " "Elapsed time: 00:14:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572591361271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:17 " "Total CPU time (on all processors): 00:21:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572591361271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572591361271 ""}
