
*** Running vivado
    with args -log xcl_design_clkwiz_kernel_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_clkwiz_kernel_0.tcl



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
enable_beta_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 257.457 ; gain = 47.582
Loaded SDSoC Platform Tcl Library
source xcl_design_clkwiz_kernel_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 414.270 ; gain = 204.395
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0.v:70]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_axi_clk_config' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_axi_clk_config.vhd:177]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_axi_lite_ipif' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_slave_attachment' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_slave_attachment.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_address_decoder' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_address_decoder.vhd:186]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized0' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized1' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized2' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized3' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized3' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized4' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized4' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized5' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized5' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized6' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized6' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized7' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized7' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized8' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized8' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_address_decoder' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_address_decoder.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_slave_attachment' (3#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_axi_lite_ipif' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz_drp' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (6#1) [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz' (8#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_mmcm_drp' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_mmcm_drp' (9#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz_drp' (10#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_soft_reset' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_soft_reset' (11#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_axi_clk_config' (12#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_axi_clk_config.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0' (13#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 463.297 ; gain = 253.422
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 463.297 ; gain = 253.422
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1113.262 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1113.262 ; gain = 903.387
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1113.262 ; gain = 903.387
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 1113.262 ; gain = 903.387
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 1113.262 ; gain = 903.387
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:21 . Memory (MB): peak = 1113.262 ; gain = 903.387
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------------+------------+---------------+----------------+
|Module Name                               | RTL Object | Depth x Width | Implemented As | 
+------------------------------------------+------------+---------------+----------------+
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
+------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:49 . Memory (MB): peak = 1311.082 ; gain = 1101.207
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 1328.852 ; gain = 1118.977
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:59 . Memory (MB): peak = 1339.344 ; gain = 1129.469
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:03:00 . Memory (MB): peak = 1339.344 ; gain = 1129.469
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:03:00 . Memory (MB): peak = 1339.344 ; gain = 1129.469
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:03:00 . Memory (MB): peak = 1339.344 ; gain = 1129.469
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:03:00 . Memory (MB): peak = 1339.344 ; gain = 1129.469
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:03:01 . Memory (MB): peak = 1339.344 ; gain = 1129.469
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:03:01 . Memory (MB): peak = 1339.344 ; gain = 1129.469

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY8     |    10|
|3     |LUT1       |     5|
|4     |LUT2       |   120|
|5     |LUT3       |   126|
|6     |LUT4       |   166|
|7     |LUT5       |   181|
|8     |LUT6       |   727|
|9     |MMCME3_ADV |     1|
|10    |MUXF7      |   135|
|11    |FDRE       |  1409|
|12    |FDSE       |    73|
|13    |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:03:01 . Memory (MB): peak = 1339.344 ; gain = 1129.469
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:52 . Memory (MB): peak = 1508.324 ; gain = 1166.852
