@INPROCEEDINGS{6523639,
author={B. N. Uchevler and K. Svarstad and J. Kuper and C. Baaij},
booktitle={International Symposium on Quality Electronic Design (ISQED)},
title={System-level modelling of dynamic reconfigurable designs using functional programming abstractions},
year={2013},
volume={},
number={},
pages={379-385},
keywords={field programmable gate arrays;hardware description languages;logic design;CLaSH tool;FPGA design;RT level;Suzaku-sz410 board;digital circuit verification;dynamic reconfigurable designs;formal verification;functional HDL;functional programming abstractions;high-level Haskell descriptions;high-level descriptions;high-level structures;higher-order functions;partial evaluation implementation technique;run-time reconfigurable systems;synthesizable VHDL;system-level modelling;Consumer electronics;Digital signal processing;Field programmable gate arrays;Finite impulse response filters;Hardware;Software;Unified modeling language;Functional HDL;Partial Evaluation;Run-Time Reconfiguration;Self-Reconfiguration},
doi={10.1109/ISQED.2013.6523639},
ISSN={1948-3287},
month={March},}