// Seed: 809262976
module module_0;
  assign id_1[!-1'd0]  = 1'b0;
  assign module_1.id_3 = 0;
  wire id_2, id_3;
  if (1) always id_2 = id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    output logic id_3,
    input wire id_4
);
  assign id_0 = 1;
  tri1 id_6 = -1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_0 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
  initial id_3 <= 1 + id_1;
  wire id_16;
endmodule
