INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.srcs/sources_1/new/cla_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.srcs/sim_1/new/tb_cla_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
