var searchData=
[
  ['_5f_5falign_5fend_0',['__ALIGN_END',['../stm32l4xx__hal__def_8h.html#aaa12b03c58e2eb296bd7aa915ee540f3',1,'stm32l4xx_hal_def.h']]],
  ['_5f_5fdma_5fhandletypedef_1',['__DMA_HandleTypeDef',['../struct____DMA__HandleTypeDef.html',1,'']]],
  ['_5f_5fhal_5fadc_5fcalc_5fdata_5fto_5fvoltage_2',['__HAL_ADC_CALC_DATA_TO_VOLTAGE',['../group__ADC__HAL__EM__HELPER__MACRO.html#gad9667d1f8989f845b76ad67f79ca463b',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fcalc_5ftemperature_3',['__HAL_ADC_CALC_TEMPERATURE',['../group__ADC__HAL__EM__HELPER__MACRO.html#gace5999b5183189c1ca16f3e297a71e11',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fcalc_5ftemperature_5ftyp_5fparams_4',['__HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga807486b72afba510568f6a8f9bc70aab',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fcalc_5fvrefanalog_5fvoltage_5',['__HAL_ADC_CALC_VREFANALOG_VOLTAGE',['../group__ADC__HAL__EM__HELPER__MACRO.html#gabeaf403722579e8fc2a11f87e3b742e8',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fchannel_5finternal_5fto_5fexternal_6',['__HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga0781a9a96878a6b095058f497e64b17b',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fchannel_5fto_5fdecimal_5fnb_7',['__HAL_ADC_CHANNEL_TO_DECIMAL_NB',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga9bc3c95ac7d74b8a7ccfe259dc594b5f',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fclear_5fflag_8',['__HAL_ADC_CLEAR_FLAG',['../group__ADC__HAL__EM__HANDLE__IT__FLAG.html#gafe44e1e66141bca3665bb82981a81a17',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fcommon_5finstance_9',['__HAL_ADC_COMMON_INSTANCE',['../group__ADC__HAL__EM__HELPER__MACRO.html#gabeca24a27eeafd3fa327d7e52b9c5e05',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fconvert_5fdata_5fresolution_10',['__HAL_ADC_CONVERT_DATA_RESOLUTION',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga3c05ed1500aac925c2b34feef84933f4',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fdecimal_5fnb_5fto_5fchannel_11',['__HAL_ADC_DECIMAL_NB_TO_CHANNEL',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga957bf741f048d9971bd1a993e5845635',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fdigital_5fscale_12',['__HAL_ADC_DIGITAL_SCALE',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga5004ff914bbc4143a33071dc56990781',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fdisable_5fit_13',['__HAL_ADC_DISABLE_IT',['../group__ADC__HAL__EM__HANDLE__IT__FLAG.html#gadcec48b44a2133effd20f41ab227edb9',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fenable_5fit_14',['__HAL_ADC_ENABLE_IT',['../group__ADC__HAL__EM__HANDLE__IT__FLAG.html#ga650073de508d335d0a1c7bf9b4d07afe',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fget_5fflag_15',['__HAL_ADC_GET_FLAG',['../group__ADC__HAL__EM__HANDLE__IT__FLAG.html#gaff951862689bb92173f803577cf2d447',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fget_5fit_5fsource_16',['__HAL_ADC_GET_IT_SOURCE',['../group__ADC__HAL__EM__HANDLE__IT__FLAG.html#gaf29cd943cb451e4ed1f07bd7d4854fb0',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fis_5fchannel_5finternal_17',['__HAL_ADC_IS_CHANNEL_INTERNAL',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga3ce4aa76d9cf6d51f1a22e147eeaf7e8',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fis_5fchannel_5finternal_5favailable_18',['__HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE',['../group__ADC__HAL__EM__HELPER__MACRO.html#ga2a9e15b0d4157480c69e9e532fb08826',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5fis_5fenabled_5fall_5fcommon_5finstance_19',['__HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE',['../group__ADC__HAL__EM__HELPER__MACRO.html#gad184f60586116e4645960f493167ab68',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fadc_5freset_5fhandle_5fstate_20',['__HAL_ADC_RESET_HANDLE_STATE',['../group__ADC__HAL__EM__HANDLE__IT__FLAG.html#gacb290bae25b972942021331122a3600f',1,'stm32l4xx_hal_adc.h']]],
  ['_5f_5fhal_5fcrc_5fdr_5freset_21',['__HAL_CRC_DR_RESET',['../group__CRC__Exported__Macros.html#ga0007a05fb01806007181e12eedc14d28',1,'stm32l4xx_hal_crc.h']]],
  ['_5f_5fhal_5fcrc_5fget_5fidr_22',['__HAL_CRC_GET_IDR',['../group__CRC__Exported__Macros.html#ga028e074ed7a9505ea0ac48a16489c5d0',1,'stm32l4xx_hal_crc.h']]],
  ['_5f_5fhal_5fcrc_5finitialcrcvalue_5fconfig_23',['__HAL_CRC_INITIALCRCVALUE_CONFIG',['../group__CRC__Exported__Macros.html#ga0e7d2216d91b03ed4ddae8ab3ce5aa76',1,'stm32l4xx_hal_crc.h']]],
  ['_5f_5fhal_5fcrc_5foutputreversal_5fdisable_24',['__HAL_CRC_OUTPUTREVERSAL_DISABLE',['../group__CRCEx__Exported__Macros.html#ga3568e4344c4a326d468bedea8ea3878a',1,'stm32l4xx_hal_crc_ex.h']]],
  ['_5f_5fhal_5fcrc_5foutputreversal_5fenable_25',['__HAL_CRC_OUTPUTREVERSAL_ENABLE',['../group__CRCEx__Exported__Macros.html#ga260d1889690fbb69503e9c93340b554d',1,'stm32l4xx_hal_crc_ex.h']]],
  ['_5f_5fhal_5fcrc_5fpolynomial_5fconfig_26',['__HAL_CRC_POLYNOMIAL_CONFIG',['../group__CRCEx__Exported__Macros.html#gaeb2f150caad9693b143b10719231db4f',1,'stm32l4xx_hal_crc_ex.h']]],
  ['_5f_5fhal_5fcrc_5freset_5fhandle_5fstate_27',['__HAL_CRC_RESET_HANDLE_STATE',['../group__CRC__Exported__Macros.html#gab6ec5d74fdff177143f4b22652a18114',1,'stm32l4xx_hal_crc.h']]],
  ['_5f_5fhal_5fcrc_5fset_5fidr_28',['__HAL_CRC_SET_IDR',['../group__CRC__Exported__Macros.html#ga1d890aa6f337f97fb9a3e8537f1bbc72',1,'stm32l4xx_hal_crc.h']]],
  ['_5f_5fhal_5fdma_5fclear_5fflag_29',['__HAL_DMA_CLEAR_FLAG',['../group__DMA__Exported__Macros.html#gabc041fb1c85ea7a3af94e42470ef7f2a',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fdisable_30',['__HAL_DMA_DISABLE',['../group__DMA__Exported__Macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fdisable_5fit_31',['__HAL_DMA_DISABLE_IT',['../group__DMA__Exported__Macros.html#ga2867eab09398df2daac55c3f327654da',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fenable_32',['__HAL_DMA_ENABLE',['../group__DMA__Exported__Macros.html#ga93900b3ef3f87ef924eb887279a434b4',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fenable_5fit_33',['__HAL_DMA_ENABLE_IT',['../group__DMA__Exported__Macros.html#ga2124233229c04ca90b790cd8cddfa98b',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5fcounter_34',['__HAL_DMA_GET_COUNTER',['../group__DMA__Exported__Macros.html#ga082d691311bac96641dc35a17cfe8e63',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5fflag_35',['__HAL_DMA_GET_FLAG',['../group__DMA__Exported__Macros.html#ga798d4b3b3fbd32b95540967bb35b35be',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5fgi_5fflag_5findex_36',['__HAL_DMA_GET_GI_FLAG_INDEX',['../group__DMA__Exported__Macros.html#ga718c628ea8c112c5b09bc61c52b86e75',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5fht_5fflag_5findex_37',['__HAL_DMA_GET_HT_FLAG_INDEX',['../group__DMA__Exported__Macros.html#ga0095f5f3166a82bedc67744ac94acfba',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5fit_5fsource_38',['__HAL_DMA_GET_IT_SOURCE',['../group__DMA__Exported__Macros.html#ga206f24e6bee4600515b9b6b1ec79365b',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5ftc_5fflag_5findex_39',['__HAL_DMA_GET_TC_FLAG_INDEX',['../group__DMA__Exported__Macros.html#gae3feef5ea50ff13a6a5b98cb353c87b0',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5fget_5fte_5fflag_5findex_40',['__HAL_DMA_GET_TE_FLAG_INDEX',['../group__DMA__Exported__Macros.html#ga5e765bb3b1c5fc9f1b1abbbb764250bc',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5fdma_5freset_5fhandle_5fstate_41',['__HAL_DMA_RESET_HANDLE_STATE',['../group__DMA__Exported__Macros.html#gaadcee34f0999c8eafd37de2f69daa0ac',1,'stm32l4xx_hal_dma.h']]],
  ['_5f_5fhal_5ffirewall_5fget_5fprearm_42',['__HAL_FIREWALL_GET_PREARM',['../group__FIREWALL__Exported__Macros.html#ga65bcef9c1f4ad39d25e4141a3ea9b5a2',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fget_5fvolatiledata_5fexecution_43',['__HAL_FIREWALL_GET_VOLATILEDATA_EXECUTION',['../group__FIREWALL__Exported__Macros.html#ga51c4be29a6f968cd342fd9ddde2a26bb',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fget_5fvolatiledata_5fshared_44',['__HAL_FIREWALL_GET_VOLATILEDATA_SHARED',['../group__FIREWALL__Exported__Macros.html#ga4d33d38593eaa068a78c9718bb74a2d0',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fis_5fenabled_45',['__HAL_FIREWALL_IS_ENABLED',['../group__FIREWALL__Exported__Macros.html#gadc78c4218145bec4934f9f8282f23f8f',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fprearm_5fdisable_46',['__HAL_FIREWALL_PREARM_DISABLE',['../group__FIREWALL__Exported__Macros.html#ga6001af0d5dbdd9fcfdcb3c02fe9a10c3',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fprearm_5fenable_47',['__HAL_FIREWALL_PREARM_ENABLE',['../group__FIREWALL__Exported__Macros.html#gac8412e50eaf0cb02e629999fbf4a2bbb',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fvolatiledata_5fexecution_5fdisable_48',['__HAL_FIREWALL_VOLATILEDATA_EXECUTION_DISABLE',['../group__FIREWALL__Exported__Macros.html#ga5eeb8ac955cd9798ce966466275fdee5',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fvolatiledata_5fexecution_5fenable_49',['__HAL_FIREWALL_VOLATILEDATA_EXECUTION_ENABLE',['../group__FIREWALL__Exported__Macros.html#gaf5201c22d5d55b9566f3f49cd2808010',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fvolatiledata_5fshared_5fdisable_50',['__HAL_FIREWALL_VOLATILEDATA_SHARED_DISABLE',['../group__FIREWALL__Exported__Macros.html#gae11c2a7eed549cbe2e8539d59022ace7',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5ffirewall_5fvolatiledata_5fshared_5fenable_51',['__HAL_FIREWALL_VOLATILEDATA_SHARED_ENABLE',['../group__FIREWALL__Exported__Macros.html#ga2e66dcd8d505483dbbeb645309659048',1,'stm32l4xx_hal_firewall.h']]],
  ['_5f_5fhal_5fflash_5fclear_5fflag_52',['__HAL_FLASH_CLEAR_FLAG',['../group__FLASH__Interrupt.html#ga68e49c4675761e2ec35153e747de7622',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fdata_5fcache_5fdisable_53',['__HAL_FLASH_DATA_CACHE_DISABLE',['../group__FLASH__Exported__Macros.html#ga247f85a1fcc780be21f9fc2f1d29ee7e',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fdata_5fcache_5fenable_54',['__HAL_FLASH_DATA_CACHE_ENABLE',['../group__FLASH__Exported__Macros.html#gad94db5b43a234c8dd3dde8fcf0e4cedd',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fdata_5fcache_5freset_55',['__HAL_FLASH_DATA_CACHE_RESET',['../group__FLASH__Exported__Macros.html#ga3b94f4f103ddab361802c8defd3a9c34',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fdisable_5fit_56',['__HAL_FLASH_DISABLE_IT',['../group__FLASH__Interrupt.html#ga1f40f507b5d4b3a4da68e4244a1097ee',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fenable_5fit_57',['__HAL_FLASH_ENABLE_IT',['../group__FLASH__Interrupt.html#ga13fa137a911f02a2f94fb9fb0762a340',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fget_5fflag_58',['__HAL_FLASH_GET_FLAG',['../group__FLASH__Interrupt.html#ga0d3dd161fecc0e47c9e109c7c28672c1',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fget_5flatency_59',['__HAL_FLASH_GET_LATENCY',['../group__FLASH__Exported__Macros.html#gaa537e44d74ce35ff5bfef80edf03f895',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5finstruction_5fcache_5fdisable_60',['__HAL_FLASH_INSTRUCTION_CACHE_DISABLE',['../group__FLASH__Exported__Macros.html#ga01bf00ed6e7c0e74ed0931f3b8b033ed',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5finstruction_5fcache_5fenable_61',['__HAL_FLASH_INSTRUCTION_CACHE_ENABLE',['../group__FLASH__Exported__Macros.html#gaddb00cd85fe48a524fad33c7fe63e038',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5finstruction_5fcache_5freset_62',['__HAL_FLASH_INSTRUCTION_CACHE_RESET',['../group__FLASH__Exported__Macros.html#ga69dff538775ee23738d54eef4a259b66',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fpower_5fdown_5fdisable_63',['__HAL_FLASH_POWER_DOWN_DISABLE',['../group__FLASH__Exported__Macros.html#gaf19524e11b9492975bbecc62ae4c4de6',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fpower_5fdown_5fenable_64',['__HAL_FLASH_POWER_DOWN_ENABLE',['../group__FLASH__Exported__Macros.html#ga73029745a0042834ae7c332fbafc7bb1',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fprefetch_5fbuffer_5fdisable_65',['__HAL_FLASH_PREFETCH_BUFFER_DISABLE',['../group__FLASH__Exported__Macros.html#ga646a4cb92e85659334d14a8c78f0ede8',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fprefetch_5fbuffer_5fenable_66',['__HAL_FLASH_PREFETCH_BUFFER_ENABLE',['../group__FLASH__Exported__Macros.html#gad36059641057f824516303ea92734e6f',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fset_5flatency_67',['__HAL_FLASH_SET_LATENCY',['../group__FLASH__Exported__Macros.html#gac1c9f459b798cc3700b90a6245df5a1a',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fsleep_5fpowerdown_5fdisable_68',['__HAL_FLASH_SLEEP_POWERDOWN_DISABLE',['../group__FLASH__Exported__Macros.html#gafde0b06ca855f4bb02e94ba21ca8a19b',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fflash_5fsleep_5fpowerdown_5fenable_69',['__HAL_FLASH_SLEEP_POWERDOWN_ENABLE',['../group__FLASH__Exported__Macros.html#ga93004e7cf2386d656acd467a5013015e',1,'stm32l4xx_hal_flash.h']]],
  ['_5f_5fhal_5fgpio_5fexti_5fclear_5fflag_70',['__HAL_GPIO_EXTI_CLEAR_FLAG',['../group__GPIO__Exported__Macros.html#ga2f28fc349d1812cdc55a77c68d2b278d',1,'stm32l4xx_hal_gpio.h']]],
  ['_5f_5fhal_5fgpio_5fexti_5fclear_5fit_71',['__HAL_GPIO_EXTI_CLEAR_IT',['../group__GPIO__Exported__Macros.html#ga2a086506eec826f49b200fba64beb9f1',1,'stm32l4xx_hal_gpio.h']]],
  ['_5f_5fhal_5fgpio_5fexti_5fgenerate_5fswit_72',['__HAL_GPIO_EXTI_GENERATE_SWIT',['../group__GPIO__Exported__Macros.html#gac50aef6881e1f76032941ead9c9bce61',1,'stm32l4xx_hal_gpio.h']]],
  ['_5f_5fhal_5fgpio_5fexti_5fget_5fflag_73',['__HAL_GPIO_EXTI_GET_FLAG',['../group__GPIO__Exported__Macros.html#gaae18fc8d92ffa4df2172c78869e712fc',1,'stm32l4xx_hal_gpio.h']]],
  ['_5f_5fhal_5fgpio_5fexti_5fget_5fit_74',['__HAL_GPIO_EXTI_GET_IT',['../group__GPIO__Exported__Macros.html#ga27f0e1f6c38745169d74620f6a178a94',1,'stm32l4xx_hal_gpio.h']]],
  ['_5f_5fhal_5fi2c_5fclear_5fflag_75',['__HAL_I2C_CLEAR_FLAG',['../group__I2C__Exported__Macros.html#ga933e2ea67e86db857a06b70a93be1186',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fdisable_76',['__HAL_I2C_DISABLE',['../group__I2C__Exported__Macros.html#ga3d6a35da02ca72537a15570912c80412',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fdisable_5fit_77',['__HAL_I2C_DISABLE_IT',['../group__I2C__Exported__Macros.html#ga33d0c7202ae298fa3ae128c5da49d455',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fenable_78',['__HAL_I2C_ENABLE',['../group__I2C__Exported__Macros.html#gacff412c47b0c1d63ef3b2a07f65988b7',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fenable_5fit_79',['__HAL_I2C_ENABLE_IT',['../group__I2C__Exported__Macros.html#gac9d8b249b06b2d30f987acc9ceebd1d9',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fgenerate_5fnack_80',['__HAL_I2C_GENERATE_NACK',['../group__I2C__Exported__Macros.html#ga11f1b2e130ffa7e62d82ff1ebdb3f4f4',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fget_5fflag_81',['__HAL_I2C_GET_FLAG',['../group__I2C__Exported__Macros.html#gafbdf01a7dc3183de7af56456cab93551',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5fget_5fit_5fsource_82',['__HAL_I2C_GET_IT_SOURCE',['../group__I2C__Exported__Macros.html#ga932024bf4a259e0cdaf9e50b38e3d41a',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5fi2c_5freset_5fhandle_5fstate_83',['__HAL_I2C_RESET_HANDLE_STATE',['../group__I2C__Exported__Macros.html#ga74c8fd72a78882720c28448ce8bd33d8',1,'stm32l4xx_hal_i2c.h']]],
  ['_5f_5fhal_5firda_5fclear_5ffeflag_84',['__HAL_IRDA_CLEAR_FEFLAG',['../group__IRDA__Exported__Macros.html#gaac85c179f4f6761f34acd00a4f8fdccb',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fclear_5fflag_85',['__HAL_IRDA_CLEAR_FLAG',['../group__IRDA__Exported__Macros.html#ga4ebf474ecfd858f9320bef9bc67c0bce',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fclear_5fidleflag_86',['__HAL_IRDA_CLEAR_IDLEFLAG',['../group__IRDA__Exported__Macros.html#ga8fe7de0106f994c56fdff184215dbcbf',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fclear_5fit_87',['__HAL_IRDA_CLEAR_IT',['../group__IRDA__Exported__Macros.html#ga61d6c077cb8badf347489bb20fbc3c02',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fclear_5fneflag_88',['__HAL_IRDA_CLEAR_NEFLAG',['../group__IRDA__Exported__Macros.html#gab93a0324a6fd84860dda19165e0dc9fd',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fclear_5foreflag_89',['__HAL_IRDA_CLEAR_OREFLAG',['../group__IRDA__Exported__Macros.html#ga43c79a3caa8de46f51b8f0b597e89377',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fclear_5fpeflag_90',['__HAL_IRDA_CLEAR_PEFLAG',['../group__IRDA__Exported__Macros.html#gae69bd04d655a956dba913c52638de303',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fdisable_91',['__HAL_IRDA_DISABLE',['../group__IRDA__Exported__Macros.html#gaf049a81f535415532182a2bb10cbee1d',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fdisable_5fit_92',['__HAL_IRDA_DISABLE_IT',['../group__IRDA__Exported__Macros.html#ga8c3dd373ded6fa0790e65f54ac1f548d',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fenable_93',['__HAL_IRDA_ENABLE',['../group__IRDA__Exported__Macros.html#ga94d14e3105494108f4ba6f69aa1728a7',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fenable_5fit_94',['__HAL_IRDA_ENABLE_IT',['../group__IRDA__Exported__Macros.html#gae9ccdc86c1bcb8ed3857474d8c3823fa',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fflush_5fdrregister_95',['__HAL_IRDA_FLUSH_DRREGISTER',['../group__IRDA__Exported__Macros.html#ga0c097de13209ede853a30d511cf5a00e',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fget_5fflag_96',['__HAL_IRDA_GET_FLAG',['../group__IRDA__Exported__Macros.html#ga032a53fbbc65bfd0fff2b4a26c52e790',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fget_5fit_97',['__HAL_IRDA_GET_IT',['../group__IRDA__Exported__Macros.html#gad633a0be290be3296658053709fb2739',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fget_5fit_5fsource_98',['__HAL_IRDA_GET_IT_SOURCE',['../group__IRDA__Exported__Macros.html#gaae477830035a76eaa62fadeffb2d37be',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fone_5fbit_5fsample_5fdisable_99',['__HAL_IRDA_ONE_BIT_SAMPLE_DISABLE',['../group__IRDA__Exported__Macros.html#ga68c1c53595fe30df9e25d6bfea0c421f',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fone_5fbit_5fsample_5fenable_100',['__HAL_IRDA_ONE_BIT_SAMPLE_ENABLE',['../group__IRDA__Exported__Macros.html#ga2af9a200c672b78abfec855501b15fe9',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5freset_5fhandle_5fstate_101',['__HAL_IRDA_RESET_HANDLE_STATE',['../group__IRDA__Exported__Macros.html#ga3cdb66f911dce4c8544139adbb314faa',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5firda_5fsend_5freq_102',['__HAL_IRDA_SEND_REQ',['../group__IRDA__Exported__Macros.html#ga569f44033f99248f209c83c75e65fa8a',1,'stm32l4xx_hal_irda.h']]],
  ['_5f_5fhal_5fiwdg_5freload_5fcounter_103',['__HAL_IWDG_RELOAD_COUNTER',['../group__IWDG__Exported__Macros.html#gac0eaf381e60a654d6b51c43f645e088f',1,'stm32l4xx_hal_iwdg.h']]],
  ['_5f_5fhal_5fiwdg_5fstart_104',['__HAL_IWDG_START',['../group__IWDG__Exported__Macros.html#ga5914aff5b85e3151bb75377a32d83d6a',1,'stm32l4xx_hal_iwdg.h']]],
  ['_5f_5fhal_5flinkdma_105',['__HAL_LINKDMA',['../stm32l4xx__hal__def_8h.html#af5b3b3d0eff8c4cb59d4d3909c247311',1,'stm32l4xx_hal_def.h']]],
  ['_5f_5fhal_5flock_106',['__HAL_LOCK',['../stm32l4xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c',1,'stm32l4xx_hal_def.h']]],
  ['_5f_5fhal_5fopamp_5freset_5fhandle_5fstate_107',['__HAL_OPAMP_RESET_HANDLE_STATE',['../group__OPAMP__Exported__Macros.html#gad19aebc40af621e43ca39761a84367f9',1,'stm32l4xx_hal_opamp.h']]],
  ['_5f_5fhal_5fpwr_5fclear_5fflag_108',['__HAL_PWR_CLEAR_FLAG',['../group__PWR__Exported__Macros.html#ga96f24bf4b16c9f944cd829100bf746e5',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fget_5fflag_109',['__HAL_PWR_GET_FLAG',['../group__PWR__Exported__Macros.html#ga2977135bbea35b786805eea640d1c884',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fclear_5fflag_110',['__HAL_PWR_PVD_EXTI_CLEAR_FLAG',['../group__PWR__Exported__Macros.html#gac0fb2218bc050f5d8fdb1a3f28590352',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fdisable_5fevent_111',['__HAL_PWR_PVD_EXTI_DISABLE_EVENT',['../group__PWR__Exported__Macros.html#ga8bd379e960497722450c7cea474a7e7a',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fdisable_5ffalling_5fedge_112',['__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE',['../group__PWR__Exported__Macros.html#ga1ca57168205f8cd8d1014e6eb9465f2d',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fdisable_5fit_113',['__HAL_PWR_PVD_EXTI_DISABLE_IT',['../group__PWR__Exported__Macros.html#gad240d7bf8f15191b068497b9aead1f1f',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fdisable_5frising_5fedge_114',['__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE',['../group__PWR__Exported__Macros.html#ga1ca8fd7f3286a176f6be540c75a004c6',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fdisable_5frising_5ffalling_5fedge_115',['__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__PWR__Exported__Macros.html#ga3f66c9c0c214cd08c24674904dcdc4e0',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fenable_5fevent_116',['__HAL_PWR_PVD_EXTI_ENABLE_EVENT',['../group__PWR__Exported__Macros.html#gae5ba5672fe8cb7c1686c7f2cc211b128',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fenable_5ffalling_5fedge_117',['__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE',['../group__PWR__Exported__Macros.html#ga5b971478563a00e1ee1a9d8ca8054e08',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fenable_5fit_118',['__HAL_PWR_PVD_EXTI_ENABLE_IT',['../group__PWR__Exported__Macros.html#ga3180f039cf14ef78a64089f387f8f9c2',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fenable_5frising_5fedge_119',['__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE',['../group__PWR__Exported__Macros.html#ga7bef3f30c9fe267c99d5240fbf3f878c',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fenable_5frising_5ffalling_5fedge_120',['__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__PWR__Exported__Macros.html#ga638033d236eb78c1e5ecb9b49c4e7f36',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fgenerate_5fswit_121',['__HAL_PWR_PVD_EXTI_GENERATE_SWIT',['../group__PWR__Exported__Macros.html#gaba4a7968f5c4c4ca6a7047b147ba18d4',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvd_5fexti_5fget_5fflag_122',['__HAL_PWR_PVD_EXTI_GET_FLAG',['../group__PWR__Exported__Macros.html#ga5e66fa75359b51066e0731ac1e5ae438',1,'stm32l4xx_hal_pwr.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fclear_5fflag_123',['__HAL_PWR_PVM3_EXTI_CLEAR_FLAG',['../group__PWREx__Exported__Macros.html#ga372d2bbe37a6db92ba6834ea7ceda508',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fdisable_5fevent_124',['__HAL_PWR_PVM3_EXTI_DISABLE_EVENT',['../group__PWREx__Exported__Macros.html#ga08575b1941c0e2ef17565ba079b3281a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fdisable_5ffalling_5fedge_125',['__HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#ga4c997b83049e40ba993babdc40f70154',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fdisable_5fit_126',['__HAL_PWR_PVM3_EXTI_DISABLE_IT',['../group__PWREx__Exported__Macros.html#ga8c2594b9089a0b878aa7dfdf7b84e8db',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fdisable_5frising_5fedge_127',['__HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE',['../group__PWREx__Exported__Macros.html#gaac446f9119998abbf6d6c727e69229ee',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fdisable_5frising_5ffalling_5fedge_128',['__HAL_PWR_PVM3_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#ga7b05eac4fa0417770c1820d3d4746e05',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fenable_5fevent_129',['__HAL_PWR_PVM3_EXTI_ENABLE_EVENT',['../group__PWREx__Exported__Macros.html#ga891a484cd03153eaf3a0fe3e49f8b624',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fenable_5ffalling_5fedge_130',['__HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#gae3ee5db9130faf21f6902a2f0e11ba62',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fenable_5fit_131',['__HAL_PWR_PVM3_EXTI_ENABLE_IT',['../group__PWREx__Exported__Macros.html#gab3b372913143c1f67eb2e0329d1d72a2',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fenable_5frising_5fedge_132',['__HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE',['../group__PWREx__Exported__Macros.html#ga63d7fb72a47f5f94884b19d244d024e7',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fenable_5frising_5ffalling_5fedge_133',['__HAL_PWR_PVM3_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#ga68b1a9fd384a820743fa60be3053f096',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fgenerate_5fswit_134',['__HAL_PWR_PVM3_EXTI_GENERATE_SWIT',['../group__PWREx__Exported__Macros.html#ga9c71f477b883e0a718c820fe8091ec5d',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm3_5fexti_5fget_5fflag_135',['__HAL_PWR_PVM3_EXTI_GET_FLAG',['../group__PWREx__Exported__Macros.html#ga694cca021af0cb428a962525e773bb02',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fclear_5fflag_136',['__HAL_PWR_PVM4_EXTI_CLEAR_FLAG',['../group__PWREx__Exported__Macros.html#ga9fe2ad7ccd970e4bbaa4780e10e596b9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fdisable_5fevent_137',['__HAL_PWR_PVM4_EXTI_DISABLE_EVENT',['../group__PWREx__Exported__Macros.html#ga366d089fba835e36ab2b63e3e2937f67',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fdisable_5ffalling_5fedge_138',['__HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#ga473582e13c86d38a39e9cd6dc2c4c5b4',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fdisable_5fit_139',['__HAL_PWR_PVM4_EXTI_DISABLE_IT',['../group__PWREx__Exported__Macros.html#ga90eaff0505ff5426e91c6da409003c48',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fdisable_5frising_5fedge_140',['__HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE',['../group__PWREx__Exported__Macros.html#ga4c056fdc7624a7c874a882573cbc7b39',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fdisable_5frising_5ffalling_5fedge_141',['__HAL_PWR_PVM4_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#ga36e273e5425aabf653f41988d8cd36b8',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fenable_5fevent_142',['__HAL_PWR_PVM4_EXTI_ENABLE_EVENT',['../group__PWREx__Exported__Macros.html#ga8071f9b0be3e31a595d5fa9bc79ae8ea',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fenable_5ffalling_5fedge_143',['__HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#ga6720f47eeb45c70c8a39ecec26a6e9ad',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fenable_5fit_144',['__HAL_PWR_PVM4_EXTI_ENABLE_IT',['../group__PWREx__Exported__Macros.html#gab9ef491a6fee177f80c2897ee9fcfebd',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fenable_5frising_5fedge_145',['__HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE',['../group__PWREx__Exported__Macros.html#ga1006b63faced8d97b6d6ff63fd3deb0a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fenable_5frising_5ffalling_5fedge_146',['__HAL_PWR_PVM4_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__PWREx__Exported__Macros.html#gade33785676616e8f63472aac9541f925',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fgenerate_5fswit_147',['__HAL_PWR_PVM4_EXTI_GENERATE_SWIT',['../group__PWREx__Exported__Macros.html#gac123dfff6c27152b702ef52853c28a5a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fpvm4_5fexti_5fget_5fflag_148',['__HAL_PWR_PVM4_EXTI_GET_FLAG',['../group__PWREx__Exported__Macros.html#gad1f27f35afc941872e7993ced2e518ae',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5fpwr_5fvoltagescaling_5fconfig_149',['__HAL_PWR_VOLTAGESCALING_CONFIG',['../group__PWREx__Exported__Macros.html#ga1ee778f7ff494723bd0ef04ec44b0f77',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fclk_5fdisable_150',['__HAL_RCC_ADC_CLK_DISABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#gabcdcfe2178943b36539cd5edf8402c19',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fclk_5fenable_151',['__HAL_RCC_ADC_CLK_ENABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga646c863666584ab4fca8fc93fe4112c5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fclk_5fsleep_5fdisable_152',['__HAL_RCC_ADC_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga0044305105587fff79e90770998a8744',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fclk_5fsleep_5fenable_153',['__HAL_RCC_ADC_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga85048dead5f8505eaf8dc96d2806caf0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fforce_5freset_154',['__HAL_RCC_ADC_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#ga915c2f73eef5fc0e95d76219280ef6c0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fis_5fclk_5fdisabled_155',['__HAL_RCC_ADC_IS_CLK_DISABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga452be040858dff873d54c0020d1cbeef',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fis_5fclk_5fenabled_156',['__HAL_RCC_ADC_IS_CLK_ENABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga533cce6e679e55d54b4381b2817fc974',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fis_5fclk_5fsleep_5fdisabled_157',['__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga5379dde2a5d532588ff930fab2c9ade2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5fis_5fclk_5fsleep_5fenabled_158',['__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga126e8386d8fd2c08f3d55459aa36df66',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fadc_5frelease_5freset_159',['__HAL_RCC_ADC_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#ga06411259bd987c32186d5851815cbd59',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fahb1_5fforce_5freset_160',['__HAL_RCC_AHB1_FORCE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga87d828d91e67aaa931853a60779826c2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fahb1_5frelease_5freset_161',['__HAL_RCC_AHB1_RELEASE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga23b6a1e77c4f045c29cc36a4b1e910b0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fahb2_5fforce_5freset_162',['__HAL_RCC_AHB2_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gae82cd541f933be46ec8d6c3ea50d402c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fahb2_5frelease_5freset_163',['__HAL_RCC_AHB2_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gae5bd400860d81b996fafa310df1f2eec',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fahb3_5fforce_5freset_164',['__HAL_RCC_AHB3_FORCE_RESET',['../group__RCC__AHB3__Force__Release__Reset.html#ga230a57ed6c129076b4fd17bdb07d79f6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fahb3_5frelease_5freset_165',['__HAL_RCC_AHB3_RELEASE_RESET',['../group__RCC__AHB3__Force__Release__Reset.html#ga200c904f6644fc13da81eed085bc6850',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fapb1_5fforce_5freset_166',['__HAL_RCC_APB1_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga6f6e7048eca1abd1be132027f5b79465',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fapb1_5frelease_5freset_167',['__HAL_RCC_APB1_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fapb2_5fforce_5freset_168',['__HAL_RCC_APB2_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga8788da8c644ad0cc54912baede7d49b4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fapb2_5frelease_5freset_169',['__HAL_RCC_APB2_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#gae1e413d623154942d5bbe89769161ece',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fbackupreset_5fforce_170',['__HAL_RCC_BACKUPRESET_FORCE',['../group__RCC__Backup__Domain__Reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fbackupreset_5frelease_171',['__HAL_RCC_BACKUPRESET_RELEASE',['../group__RCC__Backup__Domain__Reset.html#ga14f32622c65f4ae239ba8cb00d510321',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fclear_5fit_172',['__HAL_RCC_CLEAR_IT',['../group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fclear_5freset_5fflags_173',['__HAL_RCC_CLEAR_RESET_FLAGS',['../group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fclk_5fdisable_174',['__HAL_RCC_CRC_CLK_DISABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga170a30954a78a81a8f9b381378e0c9af',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fclk_5fenable_175',['__HAL_RCC_CRC_CLK_ENABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga5222bac3ebfec517c93055ae065303da',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fclk_5fsleep_5fdisable_176',['__HAL_RCC_CRC_CLK_SLEEP_DISABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gaf63d9f5ce9a6922314054a94ee85eac0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fclk_5fsleep_5fenable_177',['__HAL_RCC_CRC_CLK_SLEEP_ENABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gab9b6703f096a151a86df9d76d4945cda',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fforce_5freset_178',['__HAL_RCC_CRC_FORCE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#gaf12ffda90699081f29cf76dab39b1944',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fis_5fclk_5fdisabled_179',['__HAL_RCC_CRC_IS_CLK_DISABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga3d2645916b9ee9bad8c724a719c621d9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fis_5fclk_5fenabled_180',['__HAL_RCC_CRC_IS_CLK_ENABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga0e1b25cbf589c1c47c1d069e4c803d56',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fis_5fclk_5fsleep_5fdisabled_181',['__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gacb97eeee02557f4c5a3afd480227dd1c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5fis_5fclk_5fsleep_5fenabled_182',['__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga1983077cf8fed9d77dbb4950a46a3b7e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fcrc_5frelease_5freset_183',['__HAL_RCC_CRC_RELEASE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#gab7426b24c0b9d6aaec3c17f98735a178',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdisable_5fit_184',['__HAL_RCC_DISABLE_IT',['../group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fclk_5fdisable_185',['__HAL_RCC_DMA1_CLK_DISABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga569dc8b9e178a8afab2664fdf87f46c5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fclk_5fenable_186',['__HAL_RCC_DMA1_CLK_ENABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga49fc2c82ba0753e462ea8eb91c634a98',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fclk_5fsleep_5fdisable_187',['__HAL_RCC_DMA1_CLK_SLEEP_DISABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga8786d21490439ef0564edff087203245',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fclk_5fsleep_5fenable_188',['__HAL_RCC_DMA1_CLK_SLEEP_ENABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga568e4d004285fe009bc4e5d33e13af61',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fforce_5freset_189',['__HAL_RCC_DMA1_FORCE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga9135dece327ecc27f333f86dcf3ba8ee',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fis_5fclk_5fdisabled_190',['__HAL_RCC_DMA1_IS_CLK_DISABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gae89d94d6252c79e450623f69eb939ed6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fis_5fclk_5fenabled_191',['__HAL_RCC_DMA1_IS_CLK_ENABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaab05e603c9cadd72e4b6397837b46cef',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fis_5fclk_5fsleep_5fdisabled_192',['__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gac5b14fe76c4661619636fcdf08e2a874',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5fis_5fclk_5fsleep_5fenabled_193',['__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga2840d82c5565e7690a69a6848fa50fea',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma1_5frelease_5freset_194',['__HAL_RCC_DMA1_RELEASE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga8f7eef8316c35175df11d77f5106d334',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fclk_5fdisable_195',['__HAL_RCC_DMA2_CLK_DISABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fclk_5fenable_196',['__HAL_RCC_DMA2_CLK_ENABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fclk_5fsleep_5fdisable_197',['__HAL_RCC_DMA2_CLK_SLEEP_DISABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga6af5c50e1a578bcc17c9514c5ab976c9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fclk_5fsleep_5fenable_198',['__HAL_RCC_DMA2_CLK_SLEEP_ENABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga16c048816a705de87bb5fd3ce4003a82',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fforce_5freset_199',['__HAL_RCC_DMA2_FORCE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#gaf0be736e6cdebf31eeded223acc25613',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fis_5fclk_5fdisabled_200',['__HAL_RCC_DMA2_IS_CLK_DISABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga725d2a38d8519867922438d48a5885cf',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fis_5fclk_5fenabled_201',['__HAL_RCC_DMA2_IS_CLK_ENABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad0ccdaf669ea327e80c455db4dc36177',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fis_5fclk_5fsleep_5fdisabled_202',['__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gaef7e3ef7b34fec8e351c0d35a0c0b914',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5fis_5fclk_5fsleep_5fenabled_203',['__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gaffd54b2e17f88a7dbf9f3d30c728d8f1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fdma2_5frelease_5freset_204',['__HAL_RCC_DMA2_RELEASE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#gab7d22b3d82cd2616c8e3fa930e437757',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fenable_5fit_205',['__HAL_RCC_ENABLE_IT',['../group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ffirewall_5fclk_5fenable_206',['__HAL_RCC_FIREWALL_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gae4349badc0c595707b482f68ec2108ca',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ffirewall_5fis_5fclk_5fenabled_207',['__HAL_RCC_FIREWALL_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga23cd8bf6b0e097c09d5292e1ac44d2b9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fclk_5fdisable_208',['__HAL_RCC_FLASH_CLK_DISABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga3deb18cb63e5d380dc0987da283f7577',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fclk_5fenable_209',['__HAL_RCC_FLASH_CLK_ENABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#gaa6cf6cd8bf214d169901a8a976743169',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fclk_5fsleep_5fdisable_210',['__HAL_RCC_FLASH_CLK_SLEEP_DISABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga929bb0b8ae2f4da5481d73f265cacce0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fclk_5fsleep_5fenable_211',['__HAL_RCC_FLASH_CLK_SLEEP_ENABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga48733d5087a91250ee7248adc6b835b2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fforce_5freset_212',['__HAL_RCC_FLASH_FORCE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga8b4f2a9ac8d2f458fdfc46be211cf2c8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fis_5fclk_5fdisabled_213',['__HAL_RCC_FLASH_IS_CLK_DISABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga2a09cde9411c951a02b82ef8b5129d6d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fis_5fclk_5fenabled_214',['__HAL_RCC_FLASH_IS_CLK_ENABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gacc14db2565af722699ef4b29221d2acd',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fis_5fclk_5fsleep_5fdisabled_215',['__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga4695f616857083134141c3cd2e4a70fb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5fis_5fclk_5fsleep_5fenabled_216',['__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gaa385b298d6125a8dc4fd3b49e23f0d26',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fflash_5frelease_5freset_217',['__HAL_RCC_FLASH_RELEASE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#gac79372a9136c0932a622b7c40b6f2f8e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5fadc_5fsource_218',['__HAL_RCC_GET_ADC_SOURCE',['../group__RCCEx__Exported__Macros.html#ga2ee9f1838a8450f949b548a06ed3bc58',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5fflag_219',['__HAL_RCC_GET_FLAG',['../group__RCC__Flags__Interrupts__Management.html#gae2d7d461630562bf2a2ddb31b1f96449',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5fi2c1_5fsource_220',['__HAL_RCC_GET_I2C1_SOURCE',['../group__RCCEx__Exported__Macros.html#gab9372aa811e622a602d2b3657790c8e7',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5fi2c3_5fsource_221',['__HAL_RCC_GET_I2C3_SOURCE',['../group__RCCEx__Exported__Macros.html#gac1a897c77611227b305f8dde521c0d9e',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5fit_222',['__HAL_RCC_GET_IT',['../group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5flptim1_5fsource_223',['__HAL_RCC_GET_LPTIM1_SOURCE',['../group__RCCEx__Exported__Macros.html#gad6688c07a2a8c314df547de8caf378bb',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5flptim2_5fsource_224',['__HAL_RCC_GET_LPTIM2_SOURCE',['../group__RCCEx__Exported__Macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5flpuart1_5fsource_225',['__HAL_RCC_GET_LPUART1_SOURCE',['../group__RCCEx__Exported__Macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5fmsi_5frange_226',['__HAL_RCC_GET_MSI_RANGE',['../group__RCC__Exported__Macros.html#gaad04b0c76f81734ba4881d97321667b9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5fpll_5foscsource_227',['__HAL_RCC_GET_PLL_OSCSOURCE',['../group__RCC__Exported__Macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5fpllclkout_5fconfig_228',['__HAL_RCC_GET_PLLCLKOUT_CONFIG',['../group__RCC__Exported__Macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5frng_5fsource_229',['__HAL_RCC_GET_RNG_SOURCE',['../group__RCCEx__Exported__Macros.html#gad8f27c485f7252991877f8e423b73d46',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5frtc_5fsource_230',['__HAL_RCC_GET_RTC_SOURCE',['../group__RCC__Exported__Macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5fsysclk_5fsource_231',['__HAL_RCC_GET_SYSCLK_SOURCE',['../group__RCC__Exported__Macros.html#gac99c2453d9e77c8b457acc0210e754c2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fget_5fusart1_5fsource_232',['__HAL_RCC_GET_USART1_SOURCE',['../group__RCCEx__Exported__Macros.html#gaf6ff545446befd6af48cd5108e8fbc2e',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fget_5fusart2_5fsource_233',['__HAL_RCC_GET_USART2_SOURCE',['../group__RCCEx__Exported__Macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fclk_5fdisable_234',['__HAL_RCC_GPIOA_CLK_DISABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga7083e491e6a1e165d064d199304bd2f0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fclk_5fenable_235',['__HAL_RCC_GPIOA_CLK_ENABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga1fde58d775fd2458002df817a68f486e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fclk_5fsleep_5fdisable_236',['__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gad6753edbd9047eeac39ae4f234642942',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fclk_5fsleep_5fenable_237',['__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gaff8820b47bd3764e7cded76b9368460b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fforce_5freset_238',['__HAL_RCC_GPIOA_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gab329bd497cccffd979bcca9fd42bbc79',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fis_5fclk_5fdisabled_239',['__HAL_RCC_GPIOA_IS_CLK_DISABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga2d73b007700fe1576c7965ce677148bd',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fis_5fclk_5fenabled_240',['__HAL_RCC_GPIOA_IS_CLK_ENABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#gad1edbd9407c814110f04c1a609a214e4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fis_5fclk_5fsleep_5fdisabled_241',['__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gafb90a4c788e0b1e1dee61e462ada7f17',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5fis_5fclk_5fsleep_5fenabled_242',['__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gabfca340e2266b35f9eb8bda9f24fb272',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioa_5frelease_5freset_243',['__HAL_RCC_GPIOA_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gad56e47c2eacd972491f94296053d0cc3',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fclk_5fdisable_244',['__HAL_RCC_GPIOB_CLK_DISABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga60be1be419b57dafbbb93df67d68a424',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fclk_5fenable_245',['__HAL_RCC_GPIOB_CLK_ENABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fclk_5fsleep_5fdisable_246',['__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fclk_5fsleep_5fenable_247',['__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga0e718efc965ab07752cd865c3f33551a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fforce_5freset_248',['__HAL_RCC_GPIOB_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fis_5fclk_5fdisabled_249',['__HAL_RCC_GPIOB_IS_CLK_DISABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga9b9353035473ac5f144f6e5385c4bebb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fis_5fclk_5fenabled_250',['__HAL_RCC_GPIOB_IS_CLK_ENABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fis_5fclk_5fsleep_5fdisabled_251',['__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga2eac033c5d40d9e6eda85985322ece6f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5fis_5fclk_5fsleep_5fenabled_252',['__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gae5f9c8d570ca5ce52bd3d1766ad96265',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpiob_5frelease_5freset_253',['__HAL_RCC_GPIOB_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gaf03da3b36478071844fbd77df618a686',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fclk_5fdisable_254',['__HAL_RCC_GPIOC_CLK_DISABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fclk_5fenable_255',['__HAL_RCC_GPIOC_CLK_ENABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga5ebfeb136612f370950f52306d29b6fd',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fclk_5fsleep_5fdisable_256',['__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga293f9870ba631d23f8011bad12420f83',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fclk_5fsleep_5fenable_257',['__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gac62505cc695d985fcf18ca1fd2f1a421',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fforce_5freset_258',['__HAL_RCC_GPIOC_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fis_5fclk_5fdisabled_259',['__HAL_RCC_GPIOC_IS_CLK_DISABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga5e939d98ecca025c028bd1d837b84c81',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fis_5fclk_5fenabled_260',['__HAL_RCC_GPIOC_IS_CLK_ENABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga528029c120a0154dfd7cfd6159e8debe',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fis_5fclk_5fsleep_5fdisabled_261',['__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga4dd6a13690da372d5ea52476d0f972c8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5fis_5fclk_5fsleep_5fenabled_262',['__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioc_5frelease_5freset_263',['__HAL_RCC_GPIOC_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#ga1df0e3536d3450435bdccdbe9c878736',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fclk_5fdisable_264',['__HAL_RCC_GPIOH_CLK_DISABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fclk_5fenable_265',['__HAL_RCC_GPIOH_CLK_ENABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga041e72359b94f19569e774030fc6ebff',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fclk_5fsleep_5fdisable_266',['__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga3150a9552cca2ec7e0f00d799fc52adb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fclk_5fsleep_5fenable_267',['__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga3e9419b44e83ed1e6951801c390a69ad',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fforce_5freset_268',['__HAL_RCC_GPIOH_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#ga4f05c575d762edf40a6d17f88671b68d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fis_5fclk_5fdisabled_269',['__HAL_RCC_GPIOH_IS_CLK_DISABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga9c405e3a8e5219c98d0262e18bd0eed9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fis_5fclk_5fenabled_270',['__HAL_RCC_GPIOH_IS_CLK_ENABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga8e182ed43301e2586bc198a729b50436',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fis_5fclk_5fsleep_5fdisabled_271',['__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gae53e66bfd35d315af80f7d33a811de7c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5fis_5fclk_5fsleep_5fenabled_272',['__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gac60e430f28a40aecfc376ad9c00e94f5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fgpioh_5frelease_5freset_273',['__HAL_RCC_GPIOH_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gaaf11aa8bacb98c4e567bbaa58635acec',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhse_5fconfig_274',['__HAL_RCC_HSE_CONFIG',['../group__RCC__Exported__Macros.html#gaa3d98648399f15d02645ef84f6ca8e4b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsi_5fcalibrationvalue_5fadjust_275',['__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST',['../group__RCC__Exported__Macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsi_5fdisable_276',['__HAL_RCC_HSI_DISABLE',['../group__RCC__Exported__Macros.html#ga0c0dc8bc0ef58703782f45b4e487c031',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsi_5fenable_277',['__HAL_RCC_HSI_ENABLE',['../group__RCC__Exported__Macros.html#gaab944f562b53fc74bcc0e4958388fd42',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsiautomatic_5fstart_5fdisable_278',['__HAL_RCC_HSIAUTOMATIC_START_DISABLE',['../group__RCC__Exported__Macros.html#gaf9bd79bc1e116a980b1218af2f4b3597',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsiautomatic_5fstart_5fenable_279',['__HAL_RCC_HSIAUTOMATIC_START_ENABLE',['../group__RCC__Exported__Macros.html#ga0a7d0e174acf397e7d1410dddc54486b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsistop_5fdisable_280',['__HAL_RCC_HSISTOP_DISABLE',['../group__RCC__Exported__Macros.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fhsistop_5fenable_281',['__HAL_RCC_HSISTOP_ENABLE',['../group__RCC__Exported__Macros.html#gae069a430441e0547d753a7b47feaebd1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fclk_5fdisable_282',['__HAL_RCC_I2C1_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga490a853eae72da96aad5379a6e939dd8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fclk_5fenable_283',['__HAL_RCC_I2C1_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gaaeae5b9e93721dd4e34274600996baeb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fclk_5fsleep_5fdisable_284',['__HAL_RCC_I2C1_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fclk_5fsleep_5fenable_285',['__HAL_RCC_I2C1_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga894dbeada170b01faef303d35de84917',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fconfig_286',['__HAL_RCC_I2C1_CONFIG',['../group__RCCEx__Exported__Macros.html#ga90e36ab9a2478f1c6066432e230845a2',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fforce_5freset_287',['__HAL_RCC_I2C1_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga551c171f88af86ca985db634ac9e3275',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fis_5fclk_5fdisabled_288',['__HAL_RCC_I2C1_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga8868ab331b4bb14a1d5cc55c9133e4de',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fis_5fclk_5fenabled_289',['__HAL_RCC_I2C1_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga7570e5654fd61b44dabe0546e524c906',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fis_5fclk_5fsleep_5fdisabled_290',['__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga133208873edc0be1774bf4f3c224a2ac',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5fis_5fclk_5fsleep_5fenabled_291',['__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga39a3efabea0fb3cffae7be7726dd668e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c1_5frelease_5freset_292',['__HAL_RCC_I2C1_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fclk_5fdisable_293',['__HAL_RCC_I2C3_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gab015d6340996f59fa36354ddcc10759d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fclk_5fenable_294',['__HAL_RCC_I2C3_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga1c510498725fb0c1245edaae3d9b1e53',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fclk_5fsleep_5fdisable_295',['__HAL_RCC_I2C3_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fclk_5fsleep_5fenable_296',['__HAL_RCC_I2C3_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga989121c3284e586d4fb14549d15dc0db',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fconfig_297',['__HAL_RCC_I2C3_CONFIG',['../group__RCCEx__Exported__Macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fforce_5freset_298',['__HAL_RCC_I2C3_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#gaf0d824c0c76161daaefa6fd7ba2c0302',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fis_5fclk_5fdisabled_299',['__HAL_RCC_I2C3_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga8b791b360bab639782613994e9ef0aa6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fis_5fclk_5fenabled_300',['__HAL_RCC_I2C3_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gae291bd8b020dff7ea7f52fec61aa3f9d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fis_5fclk_5fsleep_5fdisabled_301',['__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga06401c2fc03285cb8a484569d0ec2f3a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5fis_5fclk_5fsleep_5fenabled_302',['__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaae09cbe8d45bdf89178a4adfed223f4b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fi2c3_5frelease_5freset_303',['__HAL_RCC_I2C3_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga383f01978613c3b08659efab5153b4b9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fclk_5fdisable_304',['__HAL_RCC_LPTIM1_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gaed03071c92bed23b141d05c8409893aa',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fclk_5fenable_305',['__HAL_RCC_LPTIM1_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga7e1e013e28c2c8049e057d5f797ef077',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fclk_5fsleep_5fdisable_306',['__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fclk_5fsleep_5fenable_307',['__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gae4782a5ec14457be65b7329655014ef7',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fconfig_308',['__HAL_RCC_LPTIM1_CONFIG',['../group__RCCEx__Exported__Macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fforce_5freset_309',['__HAL_RCC_LPTIM1_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga76cc40a6695938f9b0fb602a68a4ac31',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fis_5fclk_5fdisabled_310',['__HAL_RCC_LPTIM1_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga82602c2897dd670f007aea02f3a36dc8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fis_5fclk_5fenabled_311',['__HAL_RCC_LPTIM1_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga9c3c0f83528521d1122fe9436271ec70',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fis_5fclk_5fsleep_5fdisabled_312',['__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga4b5d0c823a0efc995389abaa7e8bef4a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5fis_5fclk_5fsleep_5fenabled_313',['__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaffbc4ed076ab667f6d48b734a8d2220e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim1_5frelease_5freset_314',['__HAL_RCC_LPTIM1_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga70b1086ae23902e74a5a2a596a848430',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fclk_5fdisable_315',['__HAL_RCC_LPTIM2_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga17529f8824c5d76f6f0a4c27ec0b4b71',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fclk_5fenable_316',['__HAL_RCC_LPTIM2_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga0eabc2676cb7daf17802807e13fc7a7d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fclk_5fsleep_5fdisable_317',['__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga3a0712524061bcf92235794d83a84f9c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fclk_5fsleep_5fenable_318',['__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga458e8b510bea25ae7b8ac85227583295',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fconfig_319',['__HAL_RCC_LPTIM2_CONFIG',['../group__RCCEx__Exported__Macros.html#ga847e2252de2d28b745b375110fdc4d6e',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fforce_5freset_320',['__HAL_RCC_LPTIM2_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#gafaeb34a2efd7f91b417eee60045579fe',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fis_5fclk_5fdisabled_321',['__HAL_RCC_LPTIM2_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga8b7ef99ddd6b3da5a7d502bd6ad07a7c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fis_5fclk_5fenabled_322',['__HAL_RCC_LPTIM2_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gabafe8b8e253039c455ecd51bfbd60423',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fis_5fclk_5fsleep_5fdisabled_323',['__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga65f3f62a0fb9aa17dd0ff5e4effa5844',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5fis_5fclk_5fsleep_5fenabled_324',['__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga448c06537741a356609e5f9dfa27509e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flptim2_5frelease_5freset_325',['__HAL_RCC_LPTIM2_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga55d7026280dfc8ef6c58f573412c3c4a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fclk_5fdisable_326',['__HAL_RCC_LPUART1_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gaa2a258a48face94f421a9bf3777e6aa7',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fclk_5fenable_327',['__HAL_RCC_LPUART1_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga4411749d5b9d76cf908e26239e4b213d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fclk_5fsleep_5fdisable_328',['__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fclk_5fsleep_5fenable_329',['__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gab94c265a4ca002e409bec72c7554cefb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fconfig_330',['__HAL_RCC_LPUART1_CONFIG',['../group__RCCEx__Exported__Macros.html#gac85728cc36ce921048d46f6f9be3bf39',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fforce_5freset_331',['__HAL_RCC_LPUART1_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#gae490f9c0107ca58b2881ee5237653076',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fis_5fclk_5fdisabled_332',['__HAL_RCC_LPUART1_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga93fe3f9bc0b46640b63f13482637140c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fis_5fclk_5fenabled_333',['__HAL_RCC_LPUART1_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga1085236bff0042ce9f1c879f16ba27fb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fis_5fclk_5fsleep_5fdisabled_334',['__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga7710f33531a498c0def848039e06827a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5fis_5fclk_5fsleep_5fenabled_335',['__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gabfabd5ae7c0d36c5971387ed58059f67',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flpuart1_5frelease_5freset_336',['__HAL_RCC_LPUART1_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga2353b603aec972b0bc0afa52ce78ad42',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flse_5fconfig_337',['__HAL_RCC_LSE_CONFIG',['../group__RCC__Exported__Macros.html#ga6b2b48f429e347c1c9c469122c64798b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fclear_5fflag_338',['__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG',['../group__RCCEx__Flags__Interrupts__Management.html#ga6171e2da4b75a993142330025862864f',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fdisable_5fevent_339',['__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT',['../group__RCCEx__Flags__Interrupts__Management.html#ga20711e52b237c9c598c87d5329a9700f',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fdisable_5ffalling_5fedge_340',['__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE',['../group__RCCEx__Flags__Interrupts__Management.html#ga5b8a28d3896b67495b996d001084885e',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fdisable_5fit_341',['__HAL_RCC_LSECSS_EXTI_DISABLE_IT',['../group__RCCEx__Flags__Interrupts__Management.html#gaa5c2a31f367b8085be517e315b8c0196',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fdisable_5frising_5fedge_342',['__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE',['../group__RCCEx__Flags__Interrupts__Management.html#ga2746b06cbf0f080a600f3f895c95f3fb',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fdisable_5frising_5ffalling_5fedge_343',['__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__RCCEx__Flags__Interrupts__Management.html#gacea34070069d535080039e3067aba82d',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fenable_5fevent_344',['__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT',['../group__RCCEx__Flags__Interrupts__Management.html#gad5f8173d2752512c30375c9ca7890fbc',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fenable_5ffalling_5fedge_345',['__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE',['../group__RCCEx__Flags__Interrupts__Management.html#ga45a0bf105427b24b377125346b2e597d',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fenable_5fit_346',['__HAL_RCC_LSECSS_EXTI_ENABLE_IT',['../group__RCCEx__Flags__Interrupts__Management.html#gafca78bb6fbfed8a31ef7ee030d424b50',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fenable_5frising_5fedge_347',['__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE',['../group__RCCEx__Flags__Interrupts__Management.html#ga14487ed9c109cb494cae4a9762b7c294',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fenable_5frising_5ffalling_5fedge_348',['__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__RCCEx__Flags__Interrupts__Management.html#ga075e9194bfc08b5da32af130a74e7cb4',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fgenerate_5fswit_349',['__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT',['../group__RCCEx__Flags__Interrupts__Management.html#gac5a7ed26daae142eb6cce551728ee88c',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsecss_5fexti_5fget_5fflag_350',['__HAL_RCC_LSECSS_EXTI_GET_FLAG',['../group__RCCEx__Flags__Interrupts__Management.html#ga65fa248e1dd8c7258a50ba03c4e2ff85',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5flsedrive_5fconfig_351',['__HAL_RCC_LSEDRIVE_CONFIG',['../group__RCC__Exported__Macros.html#gad6731530ebbbcc0696e9bd94eb0d2724',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flsi_5fdisable_352',['__HAL_RCC_LSI_DISABLE',['../group__RCC__Exported__Macros.html#ga4f96095bb4acda60b7f66d5d927da181',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5flsi_5fenable_353',['__HAL_RCC_LSI_ENABLE',['../group__RCC__Exported__Macros.html#ga560de8b8991db4a296de878a7a8aa58b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fmco1_5fconfig_354',['__HAL_RCC_MCO1_CONFIG',['../group__RCC__Exported__Macros.html#ga7e5f7f1efc92794b6f0e96068240b45e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fmsi_5fcalibrationvalue_5fadjust_355',['__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST',['../group__RCC__Exported__Macros.html#ga2e9aac4b5b3049bf2e10d04f2424e0ce',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fmsi_5fdisable_356',['__HAL_RCC_MSI_DISABLE',['../group__RCC__Exported__Macros.html#ga49c15fd232bd099f020e508fe9c3cd12',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fmsi_5fenable_357',['__HAL_RCC_MSI_ENABLE',['../group__RCC__Exported__Macros.html#gaf6797e8502d134483ba092f5d4345c70',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fmsi_5frange_5fconfig_358',['__HAL_RCC_MSI_RANGE_CONFIG',['../group__RCC__Exported__Macros.html#gafe679885cf67635d1ec8c36eb9bc4688',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fmsi_5fstandby_5frange_5fconfig_359',['__HAL_RCC_MSI_STANDBY_RANGE_CONFIG',['../group__RCC__Exported__Macros.html#gab9ea8235fad928775ea22e112b18cb59',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fclk_5fdisable_360',['__HAL_RCC_OPAMP_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga79e0040fab0dbda3f643ba92cba9ee83',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fclk_5fenable_361',['__HAL_RCC_OPAMP_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga6e71c993204f3f8bccda80231e70c025',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fclk_5fsleep_5fdisable_362',['__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga23945074edb08935c4d17c3580e60f0d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fclk_5fsleep_5fenable_363',['__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gaa3cc4ffe474843e54c8b354b28111a37',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fforce_5freset_364',['__HAL_RCC_OPAMP_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga7b583a5b7aa68cbc039d02a3cdb25e1f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fis_5fclk_5fdisabled_365',['__HAL_RCC_OPAMP_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga8b9075ed3e04ee9b8e624ed68ec2e3ea',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fis_5fclk_5fenabled_366',['__HAL_RCC_OPAMP_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gada470e2d6874bacb973e385ed245ccc5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fis_5fclk_5fsleep_5fdisabled_367',['__HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaf1816902da3b642b59136e69e6e48cc4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5fis_5fclk_5fsleep_5fenabled_368',['__HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaaa2baaafae70189f5ee828764fd3e0aa',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fopamp_5frelease_5freset_369',['__HAL_RCC_OPAMP_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga037bf7392d6912aca9ad82fa90bb6197',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpll_5fconfig_370',['__HAL_RCC_PLL_CONFIG',['../group__RCC__Exported__Macros.html#gafc6015c0052e797d909e5d9eab7771c9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpll_5fdisable_371',['__HAL_RCC_PLL_DISABLE',['../group__RCC__Exported__Macros.html#ga718a6afcb1492cc2796be78445a7d5ab',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpll_5fenable_372',['__HAL_RCC_PLL_ENABLE',['../group__RCC__Exported__Macros.html#gaaf196a2df41b0bcbc32745c2b218e696',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpll_5fpllm_5fconfig_373',['__HAL_RCC_PLL_PLLM_CONFIG',['../group__RCC__Exported__Macros.html#gabca62f581e6c2553cca7ef0d7a2a4b7f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpll_5fpllsource_5fconfig_374',['__HAL_RCC_PLL_PLLSOURCE_CONFIG',['../group__RCC__Exported__Macros.html#gaf9a8466f991888332ec978dc92c62d7d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpllclkout_5fdisable_375',['__HAL_RCC_PLLCLKOUT_DISABLE',['../group__RCC__Exported__Macros.html#gaee19cf9a5cb792b5c9a94ad88103ab93',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpllclkout_5fenable_376',['__HAL_RCC_PLLCLKOUT_ENABLE',['../group__RCC__Exported__Macros.html#gaab70beccea4c82e4acc69befcdb5e862',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fclk_5fdisable_377',['__HAL_RCC_PWR_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gaf3db86d2db2bad45732a742b6a91ea0b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fclk_5fenable_378',['__HAL_RCC_PWR_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga6c7399cc977622172aeda52a86ceed92',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fclk_5fsleep_5fdisable_379',['__HAL_RCC_PWR_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga7b9889044ebfe2c9328d0f6733fda87d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fclk_5fsleep_5fenable_380',['__HAL_RCC_PWR_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fforce_5freset_381',['__HAL_RCC_PWR_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#gaf454341fae45fdfacfea2f45c07ce3e0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fis_5fclk_5fdisabled_382',['__HAL_RCC_PWR_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fis_5fclk_5fenabled_383',['__HAL_RCC_PWR_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga850f4fd113303ed7322577ad023cf748',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fis_5fclk_5fsleep_5fdisabled_384',['__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga13a44a1aacea32084e5bcdba69e4a636',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5fis_5fclk_5fsleep_5fenabled_385',['__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga898edde3fc183744da208db023828303',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fpwr_5frelease_5freset_386',['__HAL_RCC_PWR_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#gaaa5a340d38d50e508243f48bbb47dd32',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fclk_5fdisable_387',['__HAL_RCC_RNG_CLK_DISABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga8f885339c99130e538e4d7474933d470',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fclk_5fenable_388',['__HAL_RCC_RNG_CLK_ENABLE',['../group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fclk_5fsleep_5fdisable_389',['__HAL_RCC_RNG_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gae85e4ea41a2b365ee27c459ddcb9a3a1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fclk_5fsleep_5fenable_390',['__HAL_RCC_RNG_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga03ec704e7309312630b3a572fb6f8856',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fconfig_391',['__HAL_RCC_RNG_CONFIG',['../group__RCCEx__Exported__Macros.html#gae4028fc77f79b25d655d43c5e0cd9b75',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5frng_5fforce_5freset_392',['__HAL_RCC_RNG_FORCE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gad5f1fa1feca39e3aaa09aee9a14015b9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fis_5fclk_5fdisabled_393',['__HAL_RCC_RNG_IS_CLK_DISABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga9b17b31dc3e560ead96b7d8a74c8c679',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fis_5fclk_5fenabled_394',['__HAL_RCC_RNG_IS_CLK_ENABLED',['../group__RCC__AHB2__Clock__Enable__Disable__Status.html#gabb083459b7bbd56c9b89db59bb75fdc2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fis_5fclk_5fsleep_5fdisabled_395',['__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gac7b5c1c60774ca2af36591d897eb352b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5fis_5fclk_5fsleep_5fenabled_396',['__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frng_5frelease_5freset_397',['__HAL_RCC_RNG_RELEASE_RESET',['../group__RCC__AHB2__Force__Release__Reset.html#gabdd1350e70f9c77e25ea67c9929003e8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frtc_5fconfig_398',['__HAL_RCC_RTC_CONFIG',['../group__RCC__Exported__Macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frtc_5fdisable_399',['__HAL_RCC_RTC_DISABLE',['../group__RCC__RTC__Clock__Configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5frtc_5fenable_400',['__HAL_RCC_RTC_ENABLE',['../group__RCC__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fclk_5fdisable_401',['__HAL_RCC_SPI1_CLK_DISABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fclk_5fenable_402',['__HAL_RCC_SPI1_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#ga856c7460aa481976644736c703c6702d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fclk_5fsleep_5fdisable_403',['__HAL_RCC_SPI1_CLK_SLEEP_DISABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga2abe90eeb15890f45e28e8926bf70838',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fclk_5fsleep_5fenable_404',['__HAL_RCC_SPI1_CLK_SLEEP_ENABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga41997855b2cc7563c8ed0c9873d32daf',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fforce_5freset_405',['__HAL_RCC_SPI1_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fis_5fclk_5fdisabled_406',['__HAL_RCC_SPI1_IS_CLK_DISABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#gabd506be27916f029d2214e88bc48f6df',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fis_5fclk_5fenabled_407',['__HAL_RCC_SPI1_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#gab1787d7cdf591c099b8d96848aee835e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fis_5fclk_5fsleep_5fdisabled_408',['__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#gab9a82b96c7950398956ee6f58c3d5dda',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5fis_5fclk_5fsleep_5fenabled_409',['__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga2db4e1edb831584a39e791c16edfea28',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fspi1_5frelease_5freset_410',['__HAL_RCC_SPI1_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#gad7b4bc8c8a9146529a175c45eecf25e5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram1_5fclk_5fsleep_5fdisable_411',['__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga725f14ee455c726c2a99be4714180dac',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram1_5fclk_5fsleep_5fenable_412',['__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga94b6e96c9d5058f9bf0e0c1aaf19ab37',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram1_5fis_5fclk_5fsleep_5fdisabled_413',['__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga80892166d5a107df14d2420859bbd4e0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram1_5fis_5fclk_5fsleep_5fenabled_414',['__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga2efc49cf2ff318aa9ce6300b77b01a6c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram2_5fclk_5fsleep_5fdisable_415',['__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga6313cca024215b6681c273ea588e2ecf',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram2_5fclk_5fsleep_5fenable_416',['__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga485ced56558657be69e01a48e5d62f6d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram2_5fis_5fclk_5fsleep_5fdisabled_417',['__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga78941ee33c71aa732c6e865048574d37',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsram2_5fis_5fclk_5fsleep_5fenabled_418',['__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga39511ffeafa47299604652cb2603e519',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fclk_5fdisable_419',['__HAL_RCC_SYSCFG_CLK_DISABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gaf04a5f1f0d6d8577706022a866f4528e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fclk_5fenable_420',['__HAL_RCC_SYSCFG_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gafc3ffcbb86e4913ae336ba094ca199e1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fclk_5fsleep_5fdisable_421',['__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga04863ff5c2174552387c549f0410df43',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fclk_5fsleep_5fenable_422',['__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga6e3a8ca9e554e3aa7aba57d034725655',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fforce_5freset_423',['__HAL_RCC_SYSCFG_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga143ff27d8f59a39732efd79539e3765a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fis_5fclk_5fdisabled_424',['__HAL_RCC_SYSCFG_IS_CLK_DISABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fis_5fclk_5fenabled_425',['__HAL_RCC_SYSCFG_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fis_5fclk_5fsleep_5fdisabled_426',['__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga564fe78887dba5a7da7da1b9f2ffb372',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5fis_5fclk_5fsleep_5fenabled_427',['__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga0e518b9a088d789d700d121db458403a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsyscfg_5frelease_5freset_428',['__HAL_RCC_SYSCFG_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fsysclk_5fconfig_429',['__HAL_RCC_SYSCLK_CONFIG',['../group__RCC__Exported__Macros.html#gaa29be28740b3d480e83efbc2e695c1b8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fclk_5fdisable_430',['__HAL_RCC_TIM15_CLK_DISABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#ga71501a0d6be9e1d0a17ff4c27a7cd8e6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fclk_5fenable_431',['__HAL_RCC_TIM15_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gae809da64734c2dbfef1fb6ac8d00d39c',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fclk_5fsleep_5fdisable_432',['__HAL_RCC_TIM15_CLK_SLEEP_DISABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga4e21e14c5cf621bcfc7d7cb248f5e11a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fclk_5fsleep_5fenable_433',['__HAL_RCC_TIM15_CLK_SLEEP_ENABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga3f40eb9b31422b08cb8b6bc7a9274e43',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fforce_5freset_434',['__HAL_RCC_TIM15_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#gaff60b9ea69452692f5d15054cf45c0d5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fis_5fclk_5fdisabled_435',['__HAL_RCC_TIM15_IS_CLK_DISABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#gaa649af8007f817b25312fe2a82a2dc2d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fis_5fclk_5fenabled_436',['__HAL_RCC_TIM15_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#gab8bba755c5ee38df4fb1e27d32cada06',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fis_5fclk_5fsleep_5fdisabled_437',['__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga0dd995c3eeef42487d978242fcc9327b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5fis_5fclk_5fsleep_5fenabled_438',['__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga44817c5edd50805a6a4a101c463e2578',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim15_5frelease_5freset_439',['__HAL_RCC_TIM15_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga2a3e73be86af6fa124bbd5447b732de4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fclk_5fdisable_440',['__HAL_RCC_TIM16_CLK_DISABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#ga4f23f7c1565e07731f200059c8ed4db9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fclk_5fenable_441',['__HAL_RCC_TIM16_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#ga9753b09f531d9d48d31abd4f74c26d26',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fclk_5fsleep_5fdisable_442',['__HAL_RCC_TIM16_CLK_SLEEP_DISABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#gaa98366992888d759ed4cd6734fd1e706',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fclk_5fsleep_5fenable_443',['__HAL_RCC_TIM16_CLK_SLEEP_ENABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga9d7cd1e7ba9c04c2a37cf547b07a27aa',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fforce_5freset_444',['__HAL_RCC_TIM16_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fis_5fclk_5fdisabled_445',['__HAL_RCC_TIM16_IS_CLK_DISABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga55adb9971771c35d36a549a1948b7b1e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fis_5fclk_5fenabled_446',['__HAL_RCC_TIM16_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga52afd021e3f0970ce10549dbfb69abac',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fis_5fclk_5fsleep_5fdisabled_447',['__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga9b203fb1b015bc48bd3a707654d501ba',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5fis_5fclk_5fsleep_5fenabled_448',['__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#gacb9f81eb8d1fe44a89ac57c1fc3a5b2f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim16_5frelease_5freset_449',['__HAL_RCC_TIM16_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#gaccce3b7168e4357d179cb5c978a7bfe6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fclk_5fdisable_450',['__HAL_RCC_TIM1_CLK_DISABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fclk_5fenable_451',['__HAL_RCC_TIM1_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gad693d7300ed7134b60bb1a645e762358',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fclk_5fsleep_5fdisable_452',['__HAL_RCC_TIM1_CLK_SLEEP_DISABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga990bf7664ac6c430c239eab292ec7ed5',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fclk_5fsleep_5fenable_453',['__HAL_RCC_TIM1_CLK_SLEEP_ENABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga6ce02f1b2689c664010bebc2363d1db4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fforce_5freset_454',['__HAL_RCC_TIM1_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#gac423d6a52fa42423119844e4a7d68c7b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fis_5fclk_5fdisabled_455',['__HAL_RCC_TIM1_IS_CLK_DISABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga7116893adbb7fc144102af49de55350b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fis_5fclk_5fenabled_456',['__HAL_RCC_TIM1_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#gad2b7c3a381d791c4ee728e303935832a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fis_5fclk_5fsleep_5fdisabled_457',['__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga78a957797ebffd3e539bb4c833c29a3d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5fis_5fclk_5fsleep_5fenabled_458',['__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga0b265851c7557da6b372ff462819caa9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim1_5frelease_5freset_459',['__HAL_RCC_TIM1_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga1857f223177c9548ce1bae9753e0a7b4',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fclk_5fdisable_460',['__HAL_RCC_TIM2_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gad2def81b1df0e62cd322ab60b31ba59f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fclk_5fenable_461',['__HAL_RCC_TIM2_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga2e895257faa38376b9cdfcd756909a43',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fclk_5fsleep_5fdisable_462',['__HAL_RCC_TIM2_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fclk_5fsleep_5fenable_463',['__HAL_RCC_TIM2_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga975142c90b4e1baf21b361524518235d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fforce_5freset_464',['__HAL_RCC_TIM2_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga1010b7c4a9122449860babb341f01d7b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fis_5fclk_5fdisabled_465',['__HAL_RCC_TIM2_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gacaaa75c78c8ef4cf85f30fb20d522054',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fis_5fclk_5fenabled_466',['__HAL_RCC_TIM2_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gadee5016adb1c8b62a5bb05f055859de0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fis_5fclk_5fsleep_5fdisabled_467',['__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga0a89c97a19d5057d710e475ff24b71ec',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5fis_5fclk_5fsleep_5fenabled_468',['__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaf38181befdeecf6a61c03885d3645bf1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim2_5frelease_5freset_469',['__HAL_RCC_TIM2_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga4b1b3b45c95788edb29ccd2bf6994826',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fclk_5fdisable_470',['__HAL_RCC_TIM6_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga1ee14a6e314a50eee7a1a09482a25abf',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fclk_5fenable_471',['__HAL_RCC_TIM6_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga669982035ad2dd6cf095fd8b281f9dab',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fclk_5fsleep_5fdisable_472',['__HAL_RCC_TIM6_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga3dd5073cae99e103545801e21f6e25fb',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fclk_5fsleep_5fenable_473',['__HAL_RCC_TIM6_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga906c45719dcf2113473f2c3281926368',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fforce_5freset_474',['__HAL_RCC_TIM6_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fis_5fclk_5fdisabled_475',['__HAL_RCC_TIM6_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fis_5fclk_5fenabled_476',['__HAL_RCC_TIM6_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gabb273361eaae66c857b5db26b639ff45',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fis_5fclk_5fsleep_5fdisabled_477',['__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaafa07cf3cfeac5be4071e52201dfcc7d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5fis_5fclk_5fsleep_5fenabled_478',['__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga8d5d8a349946a4c0698d754ee107c3cf',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftim6_5frelease_5freset_479',['__HAL_RCC_TIM6_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga7eba1763b83169bc7cec3e10bfbccf20',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fclk_5fdisable_480',['__HAL_RCC_TSC_CLK_DISABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga4132ade2f170efda53e3f62924e15f6b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fclk_5fenable_481',['__HAL_RCC_TSC_CLK_ENABLE',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga1b681740c1fd9eaf0f369d155ceeecd1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fclk_5fsleep_5fdisable_482',['__HAL_RCC_TSC_CLK_SLEEP_DISABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gaf092bddae9a4cffc3616b1669d5b83c9',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fclk_5fsleep_5fenable_483',['__HAL_RCC_TSC_CLK_SLEEP_ENABLE',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gac113d2ed8df0f0d727f8ffa68033e681',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fforce_5freset_484',['__HAL_RCC_TSC_FORCE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga1fada5a115b059ae6221e18b5a64556d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fis_5fclk_5fdisabled_485',['__HAL_RCC_TSC_IS_CLK_DISABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga9e8d629b7d0faf7a9a257a5a2f2c31a1',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fis_5fclk_5fenabled_486',['__HAL_RCC_TSC_IS_CLK_ENABLED',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga134d0edbb0b67d1c6276ba2edb4b336a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fis_5fclk_5fsleep_5fdisabled_487',['__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga9be7b9fc0e44ced1e4a80be307692d9b',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5fis_5fclk_5fsleep_5fenabled_488',['__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED',['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga2e2effa26842da9516e21bf45d7176de',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5ftsc_5frelease_5freset_489',['__HAL_RCC_TSC_RELEASE_RESET',['../group__RCC__AHB1__Force__Release__Reset.html#ga1895bd2464945e5cdd357d856fc849f0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fclk_5fdisable_490',['__HAL_RCC_USART1_CLK_DISABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#gae0050944298552e9f02f56ec8634f5a6',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fclk_5fenable_491',['__HAL_RCC_USART1_CLK_ENABLE',['../group__RCC__APB2__Clock__Enable__Disable.html#ga932afe7cea6c567ad63e0f83308b9d3e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fclk_5fsleep_5fdisable_492',['__HAL_RCC_USART1_CLK_SLEEP_DISABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fclk_5fsleep_5fenable_493',['__HAL_RCC_USART1_CLK_SLEEP_ENABLE',['../group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga454514918be60a95069da332eb212712',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fconfig_494',['__HAL_RCC_USART1_CONFIG',['../group__RCCEx__Exported__Macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fforce_5freset_495',['__HAL_RCC_USART1_FORCE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fis_5fclk_5fdisabled_496',['__HAL_RCC_USART1_IS_CLK_DISABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga22c9d59ac6062298a71eed0d6a4a9afd',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fis_5fclk_5fenabled_497',['__HAL_RCC_USART1_IS_CLK_ENABLED',['../group__RCC__APB2__Clock__Enable__Disable__Status.html#ga59bd3cd20df76f885695fcdad1edce27',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fis_5fclk_5fsleep_5fdisabled_498',['__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga2123ed8a27c8cf060899c1e7a923b8c8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5fis_5fclk_5fsleep_5fenabled_499',['__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga1059a391a514543547809a524b4cdf0d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart1_5frelease_5freset_500',['__HAL_RCC_USART1_RELEASE_RESET',['../group__RCC__APB2__Force__Release__Reset.html#ga243061674e38d05d222697046d43813a',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fclk_5fdisable_501',['__HAL_RCC_USART2_CLK_DISABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fclk_5fenable_502',['__HAL_RCC_USART2_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gaaf50c7d2265d978fab8fbb68a518096d',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fclk_5fsleep_5fdisable_503',['__HAL_RCC_USART2_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga3ad038000c76cee2e7ca00d56ba64c17',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fclk_5fsleep_5fenable_504',['__HAL_RCC_USART2_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga12132da4a7f5c62f32cd9d91b1c99495',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fconfig_505',['__HAL_RCC_USART2_CONFIG',['../group__RCCEx__Exported__Macros.html#gaa413643f4a106ca54111e8ff510290ca',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fforce_5freset_506',['__HAL_RCC_USART2_FORCE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#gab4de80173ffa0e599baab0e76d562cc3',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fis_5fclk_5fdisabled_507',['__HAL_RCC_USART2_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga61e4b1f3e82831cdc7508d4c38312eab',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fis_5fclk_5fenabled_508',['__HAL_RCC_USART2_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#gad3bbe0639658ed2cc56f8328b26373ea',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fis_5fclk_5fsleep_5fdisabled_509',['__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gad83f4e02928278fc0d9373020a82f4e0',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5fis_5fclk_5fsleep_5fenabled_510',['__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga91dc6d0fdf5c1c70158336df3bf5e097',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fusart2_5frelease_5freset_511',['__HAL_RCC_USART2_RELEASE_RESET',['../group__RCC__APB1__Force__Release__Reset.html#ga8baebf28a2739de5f3c5ef72519b9499',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwakeupstop_5fclk_5fconfig_512',['__HAL_RCC_WAKEUPSTOP_CLK_CONFIG',['../group__RCC__Exported__Macros.html#ga3e665d8b6f33fd9371bb4fff4ce54811',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fclk_5fenable_513',['__HAL_RCC_WWDG_CLK_ENABLE',['../group__RCC__APB1__Clock__Enable__Disable.html#gab0c13cc10b36c32d750be226d2fda3b2',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fclk_5fsleep_5fdisable_514',['__HAL_RCC_WWDG_CLK_SLEEP_DISABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gae61c24ac6b36e7edbabc5b050b38d63e',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fclk_5fsleep_5fenable_515',['__HAL_RCC_WWDG_CLK_SLEEP_ENABLE',['../group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gaa3978a2e193b921dc24976880dce7a26',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fis_5fclk_5fdisabled_516',['__HAL_RCC_WWDG_IS_CLK_DISABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga21d4e081c859ddccd4492343743bb245',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fis_5fclk_5fenabled_517',['__HAL_RCC_WWDG_IS_CLK_ENABLED',['../group__RCC__APB1__Clock__Enable__Disable__Status.html#ga9b26aff2638d1e0613b0ce0530f0cd48',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fis_5fclk_5fsleep_5fdisabled_518',['__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5frcc_5fwwdg_5fis_5fclk_5fsleep_5fenabled_519',['__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED',['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga60b229aff9ca29a44a5470f52a48bb2f',1,'stm32l4xx_hal_rcc.h']]],
  ['_5f_5fhal_5freset_5fhandle_5fstate_520',['__HAL_RESET_HANDLE_STATE',['../stm32l4xx__hal__def_8h.html#a5850085e1bb7a96a417756f235b16aea',1,'stm32l4xx_hal_def.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fclear_5fflag_521',['__HAL_RTC_ALARM_CLEAR_FLAG',['../group__RTC__Exported__Macros.html#ga93d88df67428f617157346d7cbdb4069',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fdisable_5fit_522',['__HAL_RTC_ALARM_DISABLE_IT',['../group__RTC__Exported__Macros.html#gadc2d6dc4a75136bdd2b67c1b35d04b10',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fenable_5fit_523',['__HAL_RTC_ALARM_ENABLE_IT',['../group__RTC__Exported__Macros.html#gab40f07ff2cdf6fc98ccfdd856ba934e4',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fclear_5fflag_524',['__HAL_RTC_ALARM_EXTI_CLEAR_FLAG',['../group__RTC__Exported__Macros.html#ga7da963373beb744413c1e3302eb91bae',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fdisable_5fevent_525',['__HAL_RTC_ALARM_EXTI_DISABLE_EVENT',['../group__RTC__Exported__Macros.html#ga7dea6f849766dd02e03f0ef05191c4d3',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fdisable_5ffalling_5fedge_526',['__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE',['../group__RTC__Exported__Macros.html#gae772f6119533837dc7a0cc54ed5fb88b',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fdisable_5fit_527',['__HAL_RTC_ALARM_EXTI_DISABLE_IT',['../group__RTC__Exported__Macros.html#gaa6cd8249ed39c941d83f77ce507b8e0a',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fdisable_5frising_5fedge_528',['__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE',['../group__RTC__Exported__Macros.html#gafdbfefbdc7ae8ce2a12aa698ee1b8142',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fdisable_5frising_5ffalling_5fedge_529',['__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__RTC__Exported__Macros.html#ga2a1848b21c468b2fbc2435afe2de44ab',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fenable_5fevent_530',['__HAL_RTC_ALARM_EXTI_ENABLE_EVENT',['../group__RTC__Exported__Macros.html#gad80750a7f77e40f636c61d85c01df489',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fenable_5ffalling_5fedge_531',['__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE',['../group__RTC__Exported__Macros.html#gafb2f49d2954f9ea1dae2ec92156d7b87',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fenable_5fit_532',['__HAL_RTC_ALARM_EXTI_ENABLE_IT',['../group__RTC__Exported__Macros.html#ga47fd0b2d9a8679d49ae554d482231780',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fenable_5frising_5fedge_533',['__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE',['../group__RTC__Exported__Macros.html#ga9d6c820076d2e583f6354f4e37217d1b',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fenable_5frising_5ffalling_5fedge_534',['__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__RTC__Exported__Macros.html#gac697938513fe51b0bcc6279025d2e057',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fgenerate_5fswit_535',['__HAL_RTC_ALARM_EXTI_GENERATE_SWIT',['../group__RTC__Exported__Macros.html#ga0ea6a0ad763bcc1913468b57f3972cb2',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fexti_5fget_5fflag_536',['__HAL_RTC_ALARM_EXTI_GET_FLAG',['../group__RTC__Exported__Macros.html#ga05c79b3e9c7563c449d6dcb1c4a426bc',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fget_5fflag_537',['__HAL_RTC_ALARM_GET_FLAG',['../group__RTC__Exported__Macros.html#ga9f908cb1fd0f270c66f5deed82e019de',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fget_5fit_538',['__HAL_RTC_ALARM_GET_IT',['../group__RTC__Exported__Macros.html#gaf748b95b91cca959f79f441a90678c60',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarm_5fget_5fit_5fsource_539',['__HAL_RTC_ALARM_GET_IT_SOURCE',['../group__RTC__Exported__Macros.html#ga8068a537190e4c142b6d5bf41252ed01',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarma_5fdisable_540',['__HAL_RTC_ALARMA_DISABLE',['../group__RTC__Exported__Macros.html#ga8679ec8def03e05fa39474d83b156699',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarma_5fenable_541',['__HAL_RTC_ALARMA_ENABLE',['../group__RTC__Exported__Macros.html#ga88aa460d4d8a7a65acf4b3dbcd0a2813',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarmb_5fdisable_542',['__HAL_RTC_ALARMB_DISABLE',['../group__RTC__Exported__Macros.html#ga09c7dd312682d270a8b74bcac3450f8b',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5falarmb_5fenable_543',['__HAL_RTC_ALARMB_ENABLE',['../group__RTC__Exported__Macros.html#gad643ef2342067f140114d49f28709e92',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5fcalibration_5foutput_5fdisable_544',['__HAL_RTC_CALIBRATION_OUTPUT_DISABLE',['../group__RTCEx__Calibration.html#gab5c03b27e1117cf17be5df483b1211b8',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fcalibration_5foutput_5fenable_545',['__HAL_RTC_CALIBRATION_OUTPUT_ENABLE',['../group__RTCEx__Calibration.html#ga28ea614bae2c8b94cd3407535644e7a6',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fclockref_5fdetection_5fdisable_546',['__HAL_RTC_CLOCKREF_DETECTION_DISABLE',['../group__RTCEx__Calibration.html#ga8e989c42c1f4139cc1e021c42638d86b',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fclockref_5fdetection_5fenable_547',['__HAL_RTC_CLOCKREF_DETECTION_ENABLE',['../group__RTCEx__Calibration.html#ga3fcacefb24751dcb772582e59e50de5e',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fdaylight_5fsaving_5ftime_5fadd1h_548',['__HAL_RTC_DAYLIGHT_SAVING_TIME_ADD1H',['../group__RTC__Exported__Macros.html#ga44e3b4eb2a7388689081a45c10d8dd98',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5fdaylight_5fsaving_5ftime_5fsub1h_549',['__HAL_RTC_DAYLIGHT_SAVING_TIME_SUB1H',['../group__RTC__Exported__Macros.html#gaba7b61d3cd0163749d66a65c697e323a',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5finternal_5ftimestamp_5fclear_5fflag_550',['__HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG',['../group__RTCEx__Timestamp.html#ga482c985660329762542f6d6a19fa9ef4',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5finternal_5ftimestamp_5fdisable_551',['__HAL_RTC_INTERNAL_TIMESTAMP_DISABLE',['../group__RTCEx__Timestamp.html#gab9d8fed58fc7ffbc47ba840f0ee1b56c',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5finternal_5ftimestamp_5fenable_552',['__HAL_RTC_INTERNAL_TIMESTAMP_ENABLE',['../group__RTCEx__Timestamp.html#gaf10e8c678225ae5479bc93858e9ee0d9',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5finternal_5ftimestamp_5fget_5fflag_553',['__HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG',['../group__RTCEx__Timestamp.html#ga02cbf534c2d752a488d9ce5e7e05f8d1',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5freset_5fhandle_5fstate_554',['__HAL_RTC_RESET_HANDLE_STATE',['../group__RTC__Exported__Macros.html#gaf20c09cfca416d79777562ccf7c994a2',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5fshift_5fget_5fflag_555',['__HAL_RTC_SHIFT_GET_FLAG',['../group__RTCEx__Calibration.html#ga5e1482310c213248d8416b24a5e6b3f3',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper2_5fdisable_556',['__HAL_RTC_TAMPER2_DISABLE',['../group__RTCEx__Tamper.html#ga13173b69e2845a23bce5bc612023a749',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper2_5fenable_557',['__HAL_RTC_TAMPER2_ENABLE',['../group__RTCEx__Tamper.html#ga3c1eda9f2767d6b58e0b1412769cec76',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5fclear_5fflag_558',['__HAL_RTC_TAMPER_CLEAR_FLAG',['../group__RTCEx__Tamper.html#gade364b4cf1214d66463c9fa4ce667095',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5fdisable_5fit_559',['__HAL_RTC_TAMPER_DISABLE_IT',['../group__RTCEx__Tamper.html#ga669a86ef4feb560e2059bf8cfe4fa253',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5fenable_5fit_560',['__HAL_RTC_TAMPER_ENABLE_IT',['../group__RTCEx__Tamper.html#ga5897843380c7fcf865131c6bdb0fc3a1',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5fget_5fflag_561',['__HAL_RTC_TAMPER_GET_FLAG',['../group__RTCEx__Tamper.html#gafc2d73770375bd10cf6e4faa11adc7b1',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5fget_5fit_562',['__HAL_RTC_TAMPER_GET_IT',['../group__RTCEx__Tamper.html#ga20424c15833e5665016e87d1c8a0fdf4',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5fget_5fit_5fsource_563',['__HAL_RTC_TAMPER_GET_IT_SOURCE',['../group__RTCEx__Tamper.html#gae1de3775214da8d45c4625d4ad2b6f28',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fclear_5fflag_564',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG',['../group__RTCEx__Tamper.html#gae09eceae702ba11106cd04f6ea43b06a',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fdisable_5fevent_565',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT',['../group__RTCEx__Tamper.html#gac1d4b499ed5bda34cf9e0f69eaf5d299',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fdisable_5ffalling_5fedge_566',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE',['../group__RTCEx__Tamper.html#ga9083f587b38fcaba2d3973114a4a29b6',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fdisable_5fit_567',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT',['../group__RTCEx__Tamper.html#ga5c1481eec3337b2382fc08d19a856d71',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fdisable_5frising_5fedge_568',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE',['../group__RTCEx__Tamper.html#gabe277f7ac75d1fc82355c8e0620cd94d',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fdisable_5frising_5ffalling_5fedge_569',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__RTCEx__Tamper.html#gab62fb2a2216c82270c441c49db986411',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fenable_5fevent_570',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT',['../group__RTCEx__Tamper.html#ga8cc93e4f8a6e3bf90657c48e5e3ae521',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fenable_5ffalling_5fedge_571',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE',['../group__RTCEx__Tamper.html#gabb12ed2c9038c54efe541eed19fd8aa3',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fenable_5fit_572',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT',['../group__RTCEx__Tamper.html#gab0d6016495814d67a8ec74f77631abb9',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fenable_5frising_5fedge_573',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE',['../group__RTCEx__Tamper.html#ga5ef935272d3dab31a290ece5da96ccab',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fenable_5frising_5ffalling_5fedge_574',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__RTCEx__Tamper.html#ga6f34930a42c227b700053b0c0aa7c3d3',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fgenerate_5fswit_575',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT',['../group__RTCEx__Tamper.html#ga0b97cc893176924af206e9501b00dc16',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftamper_5ftimestamp_5fexti_5fget_5fflag_576',['__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG',['../group__RTCEx__Tamper.html#ga0bc632c4efb10afdba2356aac489b5b7',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fclear_5fflag_577',['__HAL_RTC_TIMESTAMP_CLEAR_FLAG',['../group__RTCEx__Timestamp.html#gac9d386e61a572b0c9d0e58a04e1819ef',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fdisable_578',['__HAL_RTC_TIMESTAMP_DISABLE',['../group__RTCEx__Timestamp.html#ga7281d85b199bee5eb74cc135208051fa',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fdisable_5fit_579',['__HAL_RTC_TIMESTAMP_DISABLE_IT',['../group__RTCEx__Timestamp.html#gab455d21f8afb5b3d49f2c25e34ce90c2',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fenable_580',['__HAL_RTC_TIMESTAMP_ENABLE',['../group__RTCEx__Timestamp.html#gad8400feb7b3dae2c552f2f4a7556bc6d',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fenable_5fit_581',['__HAL_RTC_TIMESTAMP_ENABLE_IT',['../group__RTCEx__Timestamp.html#ga054429581f55a80d922bb5c1e982c06f',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fget_5fflag_582',['__HAL_RTC_TIMESTAMP_GET_FLAG',['../group__RTCEx__Timestamp.html#ga72799940c34e70df0d33eca772794813',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fget_5fit_583',['__HAL_RTC_TIMESTAMP_GET_IT',['../group__RTCEx__Timestamp.html#gaaf023d7dd4c3068e8297187f2cc6b16e',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5ftimestamp_5fget_5fit_5fsource_584',['__HAL_RTC_TIMESTAMP_GET_IT_SOURCE',['../group__RTCEx__Timestamp.html#ga54100a14a01e1ebe8af226385d12ee57',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fclear_5fflag_585',['__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG',['../group__RTCEx__WakeUp__Timer.html#gabb56cd29b62b414c5da34e2fc1cabf16',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fdisable_586',['__HAL_RTC_WAKEUPTIMER_DISABLE',['../group__RTCEx__WakeUp__Timer.html#ga18822c018d0b07be72ca315220bb02df',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fdisable_5fit_587',['__HAL_RTC_WAKEUPTIMER_DISABLE_IT',['../group__RTCEx__WakeUp__Timer.html#ga702b63d21958eab45856264c19ee6004',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fenable_588',['__HAL_RTC_WAKEUPTIMER_ENABLE',['../group__RTCEx__WakeUp__Timer.html#ga9b3ce87851ab95b1ab508b524a1055c8',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fenable_5fit_589',['__HAL_RTC_WAKEUPTIMER_ENABLE_IT',['../group__RTCEx__WakeUp__Timer.html#gab02dbd4cbdcd1c544a5e45b37fad276b',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fclear_5fflag_590',['__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG',['../group__RTCEx__WakeUp__Timer.html#ga2e01c03f14b2f39e9557c98774032fb3',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fdisable_5fevent_591',['__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT',['../group__RTCEx__WakeUp__Timer.html#ga751e44e4b43b1b47f9dfc6bad02e4567',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fdisable_5ffalling_5fedge_592',['__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE',['../group__RTCEx__WakeUp__Timer.html#ga94a983c6e382cb5e93780d6402a3416f',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fdisable_5fit_593',['__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT',['../group__RTCEx__WakeUp__Timer.html#ga28f230877e574a8f6b9fac1e56959dbd',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fdisable_5frising_5fedge_594',['__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE',['../group__RTCEx__WakeUp__Timer.html#ga11e7f1f6333edce0c78f4d4f4d496c82',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fdisable_5frising_5ffalling_5fedge_595',['__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE',['../group__RTCEx__WakeUp__Timer.html#gabbe8d774c60ffe4fb6eccfb4996e69f5',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fenable_5fevent_596',['__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT',['../group__RTCEx__WakeUp__Timer.html#gadc3d27024b156eb8bda551b479c3d324',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fenable_5ffalling_5fedge_597',['__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE',['../group__RTCEx__WakeUp__Timer.html#ga525d35796380847da5969c08a1f66031',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fenable_5fit_598',['__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT',['../group__RTCEx__WakeUp__Timer.html#gae4c38c6e964650ef7ca83737f1995d13',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fenable_5frising_5fedge_599',['__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE',['../group__RTCEx__WakeUp__Timer.html#gac78f5d3b55d0cc1ea109e00bf03b5d13',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fenable_5frising_5ffalling_5fedge_600',['__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE',['../group__RTCEx__WakeUp__Timer.html#gad6178bec846750956fe6829791a31f40',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fgenerate_5fswit_601',['__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT',['../group__RTCEx__WakeUp__Timer.html#gab5dad44b7b38c3a05cdd6fef526ee738',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fexti_5fget_5fflag_602',['__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG',['../group__RTCEx__WakeUp__Timer.html#gae55e5dcddf0323049c1e49936c8cd9bf',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fget_5fflag_603',['__HAL_RTC_WAKEUPTIMER_GET_FLAG',['../group__RTCEx__WakeUp__Timer.html#ga217666f5b1e27e24441e2e9a3b51f28e',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fget_5fit_604',['__HAL_RTC_WAKEUPTIMER_GET_IT',['../group__RTCEx__WakeUp__Timer.html#gaac6051af0e8efabdae50b7051554355b',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwakeuptimer_5fget_5fit_5fsource_605',['__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE',['../group__RTCEx__WakeUp__Timer.html#gafbe296c7719885437a245d5967194ac0',1,'stm32l4xx_hal_rtc_ex.h']]],
  ['_5f_5fhal_5frtc_5fwriteprotection_5fdisable_606',['__HAL_RTC_WRITEPROTECTION_DISABLE',['../group__RTC__Exported__Macros.html#gae150645fb78c1d175b9e0f88fc3f4ad4',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5frtc_5fwriteprotection_5fenable_607',['__HAL_RTC_WRITEPROTECTION_ENABLE',['../group__RTC__Exported__Macros.html#ga9eaed4a4db3b3232c1ca5d8ffa6ff4d8',1,'stm32l4xx_hal_rtc.h']]],
  ['_5f_5fhal_5fsai_5fclear_5fflag_608',['__HAL_SAI_CLEAR_FLAG',['../group__SAI__Exported__Macros.html#ga6ddbe8cd04c21fa5b97346cbcd91ccae',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5fdisable_609',['__HAL_SAI_DISABLE',['../group__SAI__Exported__Macros.html#gaa345d21ea570e79efa758bfbe289d1d9',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5fdisable_5fit_610',['__HAL_SAI_DISABLE_IT',['../group__SAI__Exported__Macros.html#ga75f5b39f3d8044d21510fbf9bb416317',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5fenable_611',['__HAL_SAI_ENABLE',['../group__SAI__Exported__Macros.html#ga8568947265caaaa934bdf78ce781049f',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5fenable_5fit_612',['__HAL_SAI_ENABLE_IT',['../group__SAI__Exported__Macros.html#gaa95d2cf8b2104cc1a51d71cd4e809d37',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5fget_5fflag_613',['__HAL_SAI_GET_FLAG',['../group__SAI__Exported__Macros.html#ga47950261a8f24947541c014189eb34d8',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5fget_5fit_5fsource_614',['__HAL_SAI_GET_IT_SOURCE',['../group__SAI__Exported__Macros.html#ga0afa781d3932905dd3916078a99abd48',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsai_5freset_5fhandle_5fstate_615',['__HAL_SAI_RESET_HANDLE_STATE',['../group__SAI__Exported__Macros.html#ga45b0ef0710229953f17d04ff7764f620',1,'stm32l4xx_hal_sai.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5ffeflag_616',['__HAL_SMARTCARD_CLEAR_FEFLAG',['../group__SMARTCARD__Exported__Macros.html#gac6c4cf3895f565304c68faf23139a533',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5fflag_617',['__HAL_SMARTCARD_CLEAR_FLAG',['../group__SMARTCARD__Exported__Macros.html#gab40a9ea5252be0340f074b1cab9c2264',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5fidleflag_618',['__HAL_SMARTCARD_CLEAR_IDLEFLAG',['../group__SMARTCARD__Exported__Macros.html#ga20777f06c3aaad7872cd3d655f021f45',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5fit_619',['__HAL_SMARTCARD_CLEAR_IT',['../group__SMARTCARD__Exported__Macros.html#ga06c69ad04f6b90fe6926271c4c3cc90c',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5fneflag_620',['__HAL_SMARTCARD_CLEAR_NEFLAG',['../group__SMARTCARD__Exported__Macros.html#gaa6e054a509676625edc0dfa060f1a742',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5foreflag_621',['__HAL_SMARTCARD_CLEAR_OREFLAG',['../group__SMARTCARD__Exported__Macros.html#gaa645ab03b85a13098a4e597f525e9f02',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fclear_5fpeflag_622',['__HAL_SMARTCARD_CLEAR_PEFLAG',['../group__SMARTCARD__Exported__Macros.html#gae74183878abc11bff63af74fc3ffa3a3',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fdisable_623',['__HAL_SMARTCARD_DISABLE',['../group__SMARTCARD__Exported__Macros.html#gaeea5d27b1628195b28bb3f3fdf0b19bb',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fdisable_5fit_624',['__HAL_SMARTCARD_DISABLE_IT',['../group__SMARTCARD__Exported__Macros.html#gaa85d69ff6a1a3bd9d00bdfb35122375d',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fenable_625',['__HAL_SMARTCARD_ENABLE',['../group__SMARTCARD__Exported__Macros.html#gac739764f1f7326689516931771d60742',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fenable_5fit_626',['__HAL_SMARTCARD_ENABLE_IT',['../group__SMARTCARD__Exported__Macros.html#gaa80e83666a04249e0c7ca26d036a0d3b',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fflush_5fdrregister_627',['__HAL_SMARTCARD_FLUSH_DRREGISTER',['../group__SMARTCARD__Exported__Macros.html#ga942e652bb57d4f12e7273f4e97035ff4',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fget_5fflag_628',['__HAL_SMARTCARD_GET_FLAG',['../group__SMARTCARD__Exported__Macros.html#ga38f995afc135ddbaafc0c68e12c31f11',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fget_5fit_629',['__HAL_SMARTCARD_GET_IT',['../group__SMARTCARD__Exported__Macros.html#ga723282eb462699e9590b6f2fc8759651',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fget_5fit_5fsource_630',['__HAL_SMARTCARD_GET_IT_SOURCE',['../group__SMARTCARD__Exported__Macros.html#gace49821606f1dad676d1b23aaf45de7e',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fone_5fbit_5fsample_5fdisable_631',['__HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE',['../group__SMARTCARD__Exported__Macros.html#ga82594558a0ec7710672d530161d1c761',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fone_5fbit_5fsample_5fenable_632',['__HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE',['../group__SMARTCARD__Exported__Macros.html#ga6b4e136b15d772d901351369df7a4dda',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5freset_5fhandle_5fstate_633',['__HAL_SMARTCARD_RESET_HANDLE_STATE',['../group__SMARTCARD__Exported__Macros.html#ga080b197f190ae36b8db1745a4db94bf4',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmartcard_5fsend_5freq_634',['__HAL_SMARTCARD_SEND_REQ',['../group__SMARTCARD__Exported__Macros.html#ga3fcb368e836670a140dedbc5ae6c3a35',1,'stm32l4xx_hal_smartcard.h']]],
  ['_5f_5fhal_5fsmbus_5fclear_5fflag_635',['__HAL_SMBUS_CLEAR_FLAG',['../group__SMBUS__Exported__Macros.html#gab4d14f4ae53d4e51b5fb90f3dedfe71e',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fdisable_636',['__HAL_SMBUS_DISABLE',['../group__SMBUS__Exported__Macros.html#gaca1962f9b658f16afb11a888c9bddd8e',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fdisable_5fit_637',['__HAL_SMBUS_DISABLE_IT',['../group__SMBUS__Exported__Macros.html#gab7b90ad17b325c2e5a8c50736f148892',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fenable_638',['__HAL_SMBUS_ENABLE',['../group__SMBUS__Exported__Macros.html#gab33be047be5d261b7a54dc7b11dd49ae',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fenable_5fit_639',['__HAL_SMBUS_ENABLE_IT',['../group__SMBUS__Exported__Macros.html#ga5c97c2d61aea9155e23c86106e6d29fc',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fgenerate_5fnack_640',['__HAL_SMBUS_GENERATE_NACK',['../group__SMBUS__Exported__Macros.html#ga0897cee11905248ab6ad938fe376101f',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fget_5fflag_641',['__HAL_SMBUS_GET_FLAG',['../group__SMBUS__Exported__Macros.html#ga2beb26cbf2f721fb3f50234121f5362e',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5fget_5fit_5fsource_642',['__HAL_SMBUS_GET_IT_SOURCE',['../group__SMBUS__Exported__Macros.html#gae0997d3a0cda636c87cab9d2e2362dcf',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fsmbus_5freset_5fhandle_5fstate_643',['__HAL_SMBUS_RESET_HANDLE_STATE',['../group__SMBUS__Exported__Macros.html#gaf61fb602592d45225b4c7a4f4ac95127',1,'stm32l4xx_hal_smbus.h']]],
  ['_5f_5fhal_5fspi_5fclear_5fcrcerrflag_644',['__HAL_SPI_CLEAR_CRCERRFLAG',['../group__SPI__Exported__Macros.html#gad1cb4100b67726531ad426d300f4cd26',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fclear_5ffreflag_645',['__HAL_SPI_CLEAR_FREFLAG',['../group__SPI__Exported__Macros.html#ga7ff182f5cf6c731318c882351d6d7ac2',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fclear_5fmodfflag_646',['__HAL_SPI_CLEAR_MODFFLAG',['../group__SPI__Exported__Macros.html#ga6c88becbe528c542156bc201622efba2',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fclear_5fovrflag_647',['__HAL_SPI_CLEAR_OVRFLAG',['../group__SPI__Exported__Macros.html#gaf6af33b1c5d334b9fe7bb778c5b6442e',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fdisable_648',['__HAL_SPI_DISABLE',['../group__SPI__Exported__Macros.html#gaa10d88f87d16de53bd81dfb33bd56959',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fdisable_5fit_649',['__HAL_SPI_DISABLE_IT',['../group__SPI__Exported__Macros.html#ga47fa7321c5755bfbff1a7229fbe5b21c',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fenable_650',['__HAL_SPI_ENABLE',['../group__SPI__Exported__Macros.html#ga16d2d73c2b16004499ae8d492e71fd4e',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fenable_5fit_651',['__HAL_SPI_ENABLE_IT',['../group__SPI__Exported__Macros.html#ga76064652f6f56d8868720b5541e854f5',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fget_5fflag_652',['__HAL_SPI_GET_FLAG',['../group__SPI__Exported__Macros.html#gaa0bbe5fb55f93fd277ddb6acf58cec53',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5fget_5fit_5fsource_653',['__HAL_SPI_GET_IT_SOURCE',['../group__SPI__Exported__Macros.html#gabdaab061e4603331a0ec4b9d651df0b5',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fspi_5freset_5fhandle_5fstate_654',['__HAL_SPI_RESET_HANDLE_STATE',['../group__SPI__Exported__Macros.html#ga0d846f9517715960873e854b4a0790b0',1,'stm32l4xx_hal_spi.h']]],
  ['_5f_5fhal_5fsyscfg_5fbreak_5fecc_5flock_655',['__HAL_SYSCFG_BREAK_ECC_LOCK',['../group__SYSCFG__Exported__Macros.html#gab24317e13f473c7c93771ac11ad893c3',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fbreak_5flockup_5flock_656',['__HAL_SYSCFG_BREAK_LOCKUP_LOCK',['../group__SYSCFG__Exported__Macros.html#gaf8339b79c4009bcc95d2582b990d56ec',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fbreak_5fpvd_5flock_657',['__HAL_SYSCFG_BREAK_PVD_LOCK',['../group__SYSCFG__Exported__Macros.html#gadfaca1cb2ee6df46e27aead12fe01e0c',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fbreak_5fsram2parity_5flock_658',['__HAL_SYSCFG_BREAK_SRAM2PARITY_LOCK',['../group__SYSCFG__Exported__Macros.html#ga39c538c18927e8123f43301cae843f3a',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fclear_5fflag_659',['__HAL_SYSCFG_CLEAR_FLAG',['../group__SYSCFG__Exported__Macros.html#ga78c5423e17aa4c8cda0872ca3003e71c',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5ffastmodeplus_5fdisable_660',['__HAL_SYSCFG_FASTMODEPLUS_DISABLE',['../group__SYSCFG__Exported__Macros.html#ga5f20cbc8ad78101d527209003dc014f2',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5ffastmodeplus_5fenable_661',['__HAL_SYSCFG_FASTMODEPLUS_ENABLE',['../group__SYSCFG__Exported__Macros.html#ga61181f4b4955f17858475485f8cd366c',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5ffpu_5finterrupt_5fdisable_662',['__HAL_SYSCFG_FPU_INTERRUPT_DISABLE',['../group__SYSCFG__Exported__Macros.html#ga324c2649ac0c3758a4d037546da558ab',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5ffpu_5finterrupt_5fenable_663',['__HAL_SYSCFG_FPU_INTERRUPT_ENABLE',['../group__SYSCFG__Exported__Macros.html#ga5eb3af3fdab913ed132afd9db241e6b9',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fget_5fboot_5fmode_664',['__HAL_SYSCFG_GET_BOOT_MODE',['../group__SYSCFG__Exported__Macros.html#ga0e71eb2b553f1a7b8172710184a89caa',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fget_5fflag_665',['__HAL_SYSCFG_GET_FLAG',['../group__SYSCFG__Exported__Macros.html#ga558077cbd3fbb7ed10ff16f58eaebf77',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fremapmemory_5fflash_666',['__HAL_SYSCFG_REMAPMEMORY_FLASH',['../group__SYSCFG__Exported__Macros.html#ga9500619e1ec21659bd32b1dfecd5afc1',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fremapmemory_5fquadspi_667',['__HAL_SYSCFG_REMAPMEMORY_QUADSPI',['../group__SYSCFG__Exported__Macros.html#ga0a96bfcb32921f2819cd40b2acd8c354',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fremapmemory_5fsram_668',['__HAL_SYSCFG_REMAPMEMORY_SRAM',['../group__SYSCFG__Exported__Macros.html#ga86d36fdb1571fd56ffeecfaed80c6805',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fremapmemory_5fsystemflash_669',['__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH',['../group__SYSCFG__Exported__Macros.html#ga59782d94690fd538b25def536c81c3ed',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fsram2_5ferase_670',['__HAL_SYSCFG_SRAM2_ERASE',['../group__SYSCFG__Exported__Macros.html#ga11762a9476301c5e2623053aba3acbb8',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fsram2_5fwrp_5f1_5f31_5fenable_671',['__HAL_SYSCFG_SRAM2_WRP_1_31_ENABLE',['../group__SYSCFG__Exported__Macros.html#ga129e5247d26f46eba8fc7be41cd1d087',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5fsyscfg_5fsram2_5fwrp_5funlock_672',['__HAL_SYSCFG_SRAM2_WRP_UNLOCK',['../group__SYSCFG__Exported__Macros.html#gab381eee41325e7d983bd18101d06b443',1,'stm32l4xx_hal.h']]],
  ['_5f_5fhal_5ftim_5fclear_5fflag_673',['__HAL_TIM_CLEAR_FLAG',['../group__TIM__Exported__Macros.html#ga2fe74db6b8cb4badd04ed48e0f5ac7b4',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fclear_5fit_674',['__HAL_TIM_CLEAR_IT',['../group__TIM__Exported__Macros.html#gaea68155ce77e591e0c2582def061d6f0',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fdisable_675',['__HAL_TIM_DISABLE',['../group__TIM__Exported__Macros.html#ga6a5e653e0e06a04151b74eb1a5f96eb6',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fdisable_5fdma_676',['__HAL_TIM_DISABLE_DMA',['../group__TIM__Exported__Macros.html#ga1a6e8b19efd23fd0295802d904c4702f',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fdisable_5fit_677',['__HAL_TIM_DISABLE_IT',['../group__TIM__Exported__Macros.html#ga31d67e905bc62e3142179dc4bbf8ba64',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fdisable_5focxfast_678',['__HAL_TIM_DISABLE_OCxFAST',['../group__TIM__Exported__Macros.html#gab9f8dc78886759192b5f044c7b9b0aa7',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fdisable_5focxpreload_679',['__HAL_TIM_DISABLE_OCxPRELOAD',['../group__TIM__Exported__Macros.html#ga3e0ec4eb797b54c408a3be067f41a2f8',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fenable_680',['__HAL_TIM_ENABLE',['../group__TIM__Exported__Macros.html#ga1a90544705059e9f19f991651623b0c0',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fenable_5fdma_681',['__HAL_TIM_ENABLE_DMA',['../group__TIM__Exported__Macros.html#gabb91ccd46cd7204c87170a1ea5b38135',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fenable_5fit_682',['__HAL_TIM_ENABLE_IT',['../group__TIM__Exported__Macros.html#ga4d69943bc4716743c78e3194e259097e',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fenable_5focxfast_683',['__HAL_TIM_ENABLE_OCxFAST',['../group__TIM__Exported__Macros.html#ga390795eb198214e5d4ed235ae3f751e4',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fenable_5focxpreload_684',['__HAL_TIM_ENABLE_OCxPRELOAD',['../group__TIM__Exported__Macros.html#ga199e848f0a301987a500faea0db2dd70',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fautoreload_685',['__HAL_TIM_GET_AUTORELOAD',['../group__TIM__Exported__Macros.html#gaa7a5c7645695bad15bacd402513a028a',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fclockdivision_686',['__HAL_TIM_GET_CLOCKDIVISION',['../group__TIM__Exported__Macros.html#gae6bc91bb5940bce52828c690f24001b8',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fcompare_687',['__HAL_TIM_GET_COMPARE',['../group__TIM__Exported__Macros.html#gaa40722f56910966e1da5241b610eed84',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fcounter_688',['__HAL_TIM_GET_COUNTER',['../group__TIM__Exported__Macros.html#gaf1af08014b9d06efbbb091d58d47c8ba',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fflag_689',['__HAL_TIM_GET_FLAG',['../group__TIM__Exported__Macros.html#ga96d98c66ad9d85f00c148de99888ef19',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5ficprescaler_690',['__HAL_TIM_GET_ICPRESCALER',['../group__TIM__Exported__Macros.html#gabfeec6b3c67a5747c7dbd20aff61d8e2',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fit_5fsource_691',['__HAL_TIM_GET_IT_SOURCE',['../group__TIM__Exported__Macros.html#ga644babf93470a6eee6bce8906c4da5c5',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fget_5fuifcpy_692',['__HAL_TIM_GET_UIFCPY',['../group__TIM__Exported__Macros.html#ga12126f9a7655afcd862fc2e82686e9b9',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fis_5ftim_5fcounting_5fdown_693',['__HAL_TIM_IS_TIM_COUNTING_DOWN',['../group__TIM__Exported__Macros.html#gac73f5e7669d92971830481e7298e98ba',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fmoe_5fdisable_694',['__HAL_TIM_MOE_DISABLE',['../group__TIM__Exported__Macros.html#ga69d63e147faeca8909e9679f684c0325',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fmoe_5fdisable_5funconditionally_695',['__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY',['../group__TIM__Exported__Macros.html#gaa5c4053e8e57dc234efecbb698287b55',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fmoe_5fenable_696',['__HAL_TIM_MOE_ENABLE',['../group__TIM__Exported__Macros.html#ga04890dcef3ed061854721a3672585607',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5freset_5fhandle_5fstate_697',['__HAL_TIM_RESET_HANDLE_STATE',['../group__TIM__Exported__Macros.html#gace20fd4e38231b9682fbc83a80ec19a3',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5fautoreload_698',['__HAL_TIM_SET_AUTORELOAD',['../group__TIM__Exported__Macros.html#ga1e6300cab1e34ecaaf490dc7d4812d69',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5fcapturepolarity_699',['__HAL_TIM_SET_CAPTUREPOLARITY',['../group__TIM__Exported__Macros.html#gac5d6989516caa67fae23a9329228cdc7',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5fclockdivision_700',['__HAL_TIM_SET_CLOCKDIVISION',['../group__TIM__Exported__Macros.html#ga8aa84d77c670890408092630f9b2bdc4',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5fcompare_701',['__HAL_TIM_SET_COMPARE',['../group__TIM__Exported__Macros.html#ga300d0c9624c3b072d3afeb7cef639b66',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5fcounter_702',['__HAL_TIM_SET_COUNTER',['../group__TIM__Exported__Macros.html#ga9746ac75e4cd25cec1a9ebac8cb82b97',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5ficprescaler_703',['__HAL_TIM_SET_ICPRESCALER',['../group__TIM__Exported__Macros.html#gaeb106399b95ef02cec502f58276a0e92',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fset_5fprescaler_704',['__HAL_TIM_SET_PRESCALER',['../group__TIM__Exported__Macros.html#gafdc5a06eab07e0c24e729fd492bdb27c',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fuifremap_5fdisable_705',['__HAL_TIM_UIFREMAP_DISABLE',['../group__TIM__Exported__Macros.html#ga3ad980b67f6a9d43e97cd71603421ad8',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5fuifremap_5fenable_706',['__HAL_TIM_UIFREMAP_ENABLE',['../group__TIM__Exported__Macros.html#ga70b3690dfed282ade70d503801b8bfd0',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5furs_5fdisable_707',['__HAL_TIM_URS_DISABLE',['../group__TIM__Exported__Macros.html#gafacb551a4c537e62a0fe740b2f12236c',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftim_5furs_5fenable_708',['__HAL_TIM_URS_ENABLE',['../group__TIM__Exported__Macros.html#ga3b06856bd6d7e10cfff342b1726db51d',1,'stm32l4xx_hal_tim.h']]],
  ['_5f_5fhal_5ftsc_5fclear_5fflag_709',['__HAL_TSC_CLEAR_FLAG',['../group__TSC__Exported__Macros.html#ga1554590c37ffedfa0ee2533812ab9e93',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fclose_5fanalog_5fswitch_710',['__HAL_TSC_CLOSE_ANALOG_SWITCH',['../group__TSC__Exported__Macros.html#ga2443b5de99168a36aee81a4c1c0a99ba',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fdisable_711',['__HAL_TSC_DISABLE',['../group__TSC__Exported__Macros.html#ga1bccdb8fad2dfea8b0376bd7e655e8ba',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fdisable_5fchannel_712',['__HAL_TSC_DISABLE_CHANNEL',['../group__TSC__Exported__Macros.html#ga189b3f25060c6f1735de9df5aa8a1443',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fdisable_5fgroup_713',['__HAL_TSC_DISABLE_GROUP',['../group__TSC__Exported__Macros.html#ga80d567272205ce145e7647109eb1778d',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fdisable_5fhysteresis_714',['__HAL_TSC_DISABLE_HYSTERESIS',['../group__TSC__Exported__Macros.html#gad446d6ea9a3dcefce04b1e4e331dae25',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fdisable_5fit_715',['__HAL_TSC_DISABLE_IT',['../group__TSC__Exported__Macros.html#ga3a0c164110f4715271366a77b5ebbd13',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fdisable_5fsampling_716',['__HAL_TSC_DISABLE_SAMPLING',['../group__TSC__Exported__Macros.html#ga8ea93dc4ccda93344086032aaab17edb',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fenable_717',['__HAL_TSC_ENABLE',['../group__TSC__Exported__Macros.html#gab6db7dbcef309fbfbf505846275b68ed',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fenable_5fchannel_718',['__HAL_TSC_ENABLE_CHANNEL',['../group__TSC__Exported__Macros.html#ga0b158886d89bfd717b1b68f7bde7b317',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fenable_5fgroup_719',['__HAL_TSC_ENABLE_GROUP',['../group__TSC__Exported__Macros.html#gae75de06d73c832e4e54a1dfd48ea6e73',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fenable_5fhysteresis_720',['__HAL_TSC_ENABLE_HYSTERESIS',['../group__TSC__Exported__Macros.html#gaaa7bf6aeb81f3f346ab3cc06b3083b82',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fenable_5fit_721',['__HAL_TSC_ENABLE_IT',['../group__TSC__Exported__Macros.html#gaffc1625fe3f2d51802968ffc5769db64',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fenable_5fsampling_722',['__HAL_TSC_ENABLE_SAMPLING',['../group__TSC__Exported__Macros.html#gab71b596c387e283d78ef2151399f6d68',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fget_5fflag_723',['__HAL_TSC_GET_FLAG',['../group__TSC__Exported__Macros.html#gaafe41bde3f74c88cd9b7a3dc92ab0f30',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fget_5fgroup_5fstatus_724',['__HAL_TSC_GET_GROUP_STATUS',['../group__TSC__Exported__Macros.html#ga39e1bc56626b28353192cfbbdfbfcdcb',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fget_5fit_5fsource_725',['__HAL_TSC_GET_IT_SOURCE',['../group__TSC__Exported__Macros.html#ga1a9f6b080b078ddd471817e4750e2a01',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fopen_5fanalog_5fswitch_726',['__HAL_TSC_OPEN_ANALOG_SWITCH',['../group__TSC__Exported__Macros.html#ga05786b5d7952d20ff2b74332f0923436',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5freset_5fhandle_5fstate_727',['__HAL_TSC_RESET_HANDLE_STATE',['../group__TSC__Exported__Macros.html#gae3119b6ada7229f8d8bc0b736c771386',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fset_5fiodef_5finfloat_728',['__HAL_TSC_SET_IODEF_INFLOAT',['../group__TSC__Exported__Macros.html#ga2e1673f1d55b11a8dee0908aa39e2c90',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fset_5fiodef_5foutpplow_729',['__HAL_TSC_SET_IODEF_OUTPPLOW',['../group__TSC__Exported__Macros.html#gabd3943c2dcbed967f428860d0a7316d3',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fset_5fsync_5fpol_5ffall_730',['__HAL_TSC_SET_SYNC_POL_FALL',['../group__TSC__Exported__Macros.html#ga4ac4ad45b2079249953033fa75e69ce3',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fset_5fsync_5fpol_5frise_5fhigh_731',['__HAL_TSC_SET_SYNC_POL_RISE_HIGH',['../group__TSC__Exported__Macros.html#gaefa062d5719f0a392db945c265d257b9',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fstart_5facq_732',['__HAL_TSC_START_ACQ',['../group__TSC__Exported__Macros.html#gaafcdd090d255d14413dd0b856e34bbfe',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5ftsc_5fstop_5facq_733',['__HAL_TSC_STOP_ACQ',['../group__TSC__Exported__Macros.html#gac9be8799b1c3ac06282282504021144e',1,'stm32l4xx_hal_tsc.h']]],
  ['_5f_5fhal_5fuart_5fclear_5ffeflag_734',['__HAL_UART_CLEAR_FEFLAG',['../group__UART__Exported__Macros.html#gae1dfc7777b089a10464841045b524caa',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fclear_5fflag_735',['__HAL_UART_CLEAR_FLAG',['../group__UART__Exported__Macros.html#ga9bd035161d41cde4f2568c7af06493bf',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fclear_5fidleflag_736',['__HAL_UART_CLEAR_IDLEFLAG',['../group__UART__Exported__Macros.html#ga1345aa0af53d82269b13835c225e91d0',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fclear_5fit_737',['__HAL_UART_CLEAR_IT',['../group__UART__Exported__Macros.html#gaa81e0f2503bd2a699e7e478507946bb2',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fclear_5fneflag_738',['__HAL_UART_CLEAR_NEFLAG',['../group__UART__Exported__Macros.html#gaa1f69421585b3ada4d2b81d502a3ae6b',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fclear_5foreflag_739',['__HAL_UART_CLEAR_OREFLAG',['../group__UART__Exported__Macros.html#ga9cdc2f2d55eaaa7895996bf6848df42e',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fclear_5fpeflag_740',['__HAL_UART_CLEAR_PEFLAG',['../group__UART__Exported__Macros.html#gaba5e19c60e0f37341b1585a380b84d49',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fdisable_741',['__HAL_UART_DISABLE',['../group__UART__Exported__Macros.html#gad2f9fbdb4adf3a09939e201eaeea072f',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fdisable_5fit_742',['__HAL_UART_DISABLE_IT',['../group__UART__Exported__Macros.html#ga3c29b33f38658acbf592e9aaf84c6f33',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fenable_743',['__HAL_UART_ENABLE',['../group__UART__Exported__Macros.html#ga49eb5ea4996a957afeb8be2793ba3fe9',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fenable_5fit_744',['__HAL_UART_ENABLE_IT',['../group__UART__Exported__Macros.html#gaba94165ed584d49c1ec12df9819bd4bb',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fflush_5fdrregister_745',['__HAL_UART_FLUSH_DRREGISTER',['../group__UART__Exported__Macros.html#gafc4f20cb0f29ba146c9bc14167c52744',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fget_5fflag_746',['__HAL_UART_GET_FLAG',['../group__UART__Exported__Macros.html#ga261fe8a2afe84ec048113654266c5bf6',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fget_5fit_747',['__HAL_UART_GET_IT',['../group__UART__Exported__Macros.html#ga89c4cb1b623c15cfdea2c0a864c8b1e4',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fget_5fit_5fsource_748',['__HAL_UART_GET_IT_SOURCE',['../group__UART__Exported__Macros.html#gab53dbf1d75f241330428bf426b2963d1',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fhwcontrol_5fcts_5fdisable_749',['__HAL_UART_HWCONTROL_CTS_DISABLE',['../group__UART__Exported__Macros.html#ga0a26cb3a576c2700f76a7c697c86a499',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fhwcontrol_5fcts_5fenable_750',['__HAL_UART_HWCONTROL_CTS_ENABLE',['../group__UART__Exported__Macros.html#ga4a77213945844bca4c22ba6a14b7ee4c',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fhwcontrol_5frts_5fdisable_751',['__HAL_UART_HWCONTROL_RTS_DISABLE',['../group__UART__Exported__Macros.html#ga8c034e96ad8f263cafeb5898ff7311fd',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fhwcontrol_5frts_5fenable_752',['__HAL_UART_HWCONTROL_RTS_ENABLE',['../group__UART__Exported__Macros.html#ga017ec9001ff33136f87cc4034b2709a6',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fone_5fbit_5fsample_5fdisable_753',['__HAL_UART_ONE_BIT_SAMPLE_DISABLE',['../group__UART__Exported__Macros.html#ga2dbd7e6592e8c5999f817b69f0fd24bb',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fone_5fbit_5fsample_5fenable_754',['__HAL_UART_ONE_BIT_SAMPLE_ENABLE',['../group__UART__Exported__Macros.html#ga3524747e5896296ab066d786431503ce',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5freset_5fhandle_5fstate_755',['__HAL_UART_RESET_HANDLE_STATE',['../group__UART__Exported__Macros.html#ga19deab848407b106998416c78092fa9b',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5fuart_5fsend_5freq_756',['__HAL_UART_SEND_REQ',['../group__UART__Exported__Macros.html#ga568a15495a9e2a9d230474b9e8bcc8e4',1,'stm32l4xx_hal_uart.h']]],
  ['_5f_5fhal_5funlock_757',['__HAL_UNLOCK',['../stm32l4xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004',1,'stm32l4xx_hal_def.h']]],
  ['_5f_5fhal_5fusart_5fclear_5ffeflag_758',['__HAL_USART_CLEAR_FEFLAG',['../group__USART__Exported__Macros.html#ga816bc7a3be6d6a96e4b69078679d9d4c',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fclear_5fflag_759',['__HAL_USART_CLEAR_FLAG',['../group__USART__Exported__Macros.html#gaff3cb6ff740b240764e7844eaf3d6807',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fclear_5fidleflag_760',['__HAL_USART_CLEAR_IDLEFLAG',['../group__USART__Exported__Macros.html#ga9805694ed8725e6b1f52c5f16cf7bbef',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fclear_5fit_761',['__HAL_USART_CLEAR_IT',['../group__USART__Exported__Macros.html#gada9f2da0bfc3dfd21ccb161d2ef26e93',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fclear_5fneflag_762',['__HAL_USART_CLEAR_NEFLAG',['../group__USART__Exported__Macros.html#ga740fe9f08804ae46a8421a4ecc81a734',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fclear_5foreflag_763',['__HAL_USART_CLEAR_OREFLAG',['../group__USART__Exported__Macros.html#gacf8140c2c877760459410dfa3cf2f4b3',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fclear_5fpeflag_764',['__HAL_USART_CLEAR_PEFLAG',['../group__USART__Exported__Macros.html#ga8d03cf61b8ec17b505cb4eac48333632',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fdisable_765',['__HAL_USART_DISABLE',['../group__USART__Exported__Macros.html#ga8cc760b7a382db42655d21a5edbfc227',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fdisable_5fit_766',['__HAL_USART_DISABLE_IT',['../group__USART__Exported__Macros.html#gad1cd8973d175b1b031f21aff3101f5fd',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fenable_767',['__HAL_USART_ENABLE',['../group__USART__Exported__Macros.html#ga60e106d6d610ea5fa1ab2d5ca079a8cf',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fenable_5fit_768',['__HAL_USART_ENABLE_IT',['../group__USART__Exported__Macros.html#ga2258521c741456b4254064958ca7ef51',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fget_5fflag_769',['__HAL_USART_GET_FLAG',['../group__USART__Exported__Macros.html#ga16b9a5a85a8edc0464db168c2db21b3a',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fget_5fit_770',['__HAL_USART_GET_IT',['../group__USART__Exported__Macros.html#ga3363f4adc3cc32916b582de44209939f',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fget_5fit_5fsource_771',['__HAL_USART_GET_IT_SOURCE',['../group__USART__Exported__Macros.html#gaa6d901db77d9c86a3a626d96a77ee989',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fone_5fbit_5fsample_5fdisable_772',['__HAL_USART_ONE_BIT_SAMPLE_DISABLE',['../group__USART__Exported__Macros.html#ga78be92ca3073a9029f4696dc2fbb7b71',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fone_5fbit_5fsample_5fenable_773',['__HAL_USART_ONE_BIT_SAMPLE_ENABLE',['../group__USART__Exported__Macros.html#gab18a3100efa1cf12b5874cadec193e04',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5freset_5fhandle_5fstate_774',['__HAL_USART_RESET_HANDLE_STATE',['../group__USART__Exported__Macros.html#ga953ddcf8e901974e9f73e7d337238170',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fusart_5fsend_5freq_775',['__HAL_USART_SEND_REQ',['../group__USART__Exported__Macros.html#ga3e5b085032deb672887905a7587063e3',1,'stm32l4xx_hal_usart.h']]],
  ['_5f_5fhal_5fwwdg_5fclear_5fflag_776',['__HAL_WWDG_CLEAR_FLAG',['../group__WWDG__Exported__Macros.html#gae9c3b916e244deffc6a673d97df63671',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fhal_5fwwdg_5fclear_5fit_777',['__HAL_WWDG_CLEAR_IT',['../group__WWDG__Exported__Macros.html#ga8b36c9e3cea69d4463ca8483233bfef8',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fhal_5fwwdg_5fenable_778',['__HAL_WWDG_ENABLE',['../group__WWDG__Exported__Macros.html#gaad04976da12e2c801c72668b8e100d80',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fhal_5fwwdg_5fenable_5fit_779',['__HAL_WWDG_ENABLE_IT',['../group__WWDG__Exported__Macros.html#ga62d4eb6a7921d6f729e7a69448eac38a',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fhal_5fwwdg_5fget_5fflag_780',['__HAL_WWDG_GET_FLAG',['../group__WWDG__Exported__Macros.html#ga60a99447a00a7d95c18637c38147063a',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fhal_5fwwdg_5fget_5fit_781',['__HAL_WWDG_GET_IT',['../group__WWDG__Exported__Macros.html#ga80eb5c31bde6248b9fe38a6f7bd1710d',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fhal_5fwwdg_5fget_5fit_5fsource_782',['__HAL_WWDG_GET_IT_SOURCE',['../group__WWDG__Exported__Macros.html#gaa3dae290aeb528ba7dbd1e7f481ef139',1,'stm32l4xx_hal_wwdg.h']]],
  ['_5f_5fi2c_5fhandletypedef_783',['__I2C_HandleTypeDef',['../struct____I2C__HandleTypeDef.html',1,'']]],
  ['_5f_5fsai_5fhandletypedef_784',['__SAI_HandleTypeDef',['../struct____SAI__HandleTypeDef.html',1,'']]],
  ['_5f_5fsmartcard_5fhandletypedef_785',['__SMARTCARD_HandleTypeDef',['../struct____SMARTCARD__HandleTypeDef.html',1,'']]],
  ['_5f_5fspi_5fhandletypedef_786',['__SPI_HandleTypeDef',['../struct____SPI__HandleTypeDef.html',1,'']]],
  ['_5f_5fuart_5fhandletypedef_787',['__UART_HandleTypeDef',['../struct____UART__HandleTypeDef.html',1,'']]],
  ['_5f_5fusart_5fhandletypedef_788',['__USART_HandleTypeDef',['../struct____USART__HandleTypeDef.html',1,'']]]
];
