

================================================================
== Vitis HLS Report for 'Loop_loop0_proc_Pipeline_loop0_loop1_loop2'
================================================================
* Date:           Wed Sep 25 12:39:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13461|    13461|  44.825 us|  44.825 us|  13461|  13461|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop0_loop1_loop2  |    13459|    13459|         5|          1|          1|  13456|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      171|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       46|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      143|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      143|      321|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_6ns_9_1_1_U1  |mul_4ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_4ns_6ns_9_1_1_U2  |mul_4ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  46|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------------+--------------------------------------+---------------------+
    |                 Instance                |                Module                |      Expression     |
    +-----------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3  |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4  |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1  |  (i0 + i1) * i2 + i3|
    +-----------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_164_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln32_fu_182_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln33_1_fu_294_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln33_fu_228_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln34_fu_288_p2       |         +|   0|  0|  13|           6|           1|
    |and_ln32_fu_214_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_158_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln33_fu_188_p2      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln34_fu_208_p2      |      icmp|   0|  0|  13|           6|           4|
    |empty_241_fu_272_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln33_fu_234_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln32_1_fu_220_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln32_fu_194_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln33_1_fu_248_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln33_2_fu_300_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln33_fu_240_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_202_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 171|          84|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten12_fu_72   |   9|          2|   14|         28|
    |indvar_flatten_fu_64     |   9|          2|   11|         22|
    |v5_fu_68                 |   9|          2|    4|          8|
    |v6_fu_60                 |   9|          2|    5|         10|
    |v7_fu_56                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   43|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |indvar_flatten12_fu_72            |  14|   0|   14|          0|
    |indvar_flatten_fu_64              |  11|   0|   11|          0|
    |mul_ln40_1_reg_423                |   9|   0|    9|          0|
    |mul_ln40_reg_418                  |   9|   0|    9|          0|
    |select_ln33_1_reg_413             |   5|   0|    5|          0|
    |select_ln33_reg_408               |   6|   0|    6|          0|
    |v5_fu_68                          |   4|   0|    4|          0|
    |v6_fu_60                          |   5|   0|    5|          0|
    |v7_fu_56                          |   6|   0|    6|          0|
    |select_ln33_reg_408               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 143|  32|   85|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|v4_1_address0  |  out|   15|   ap_memory|                                        v4_1|         array|
|v4_1_ce0       |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_we0       |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_d0        |  out|   32|   ap_memory|                                        v4_1|         array|
|v4_1_address1  |  out|   15|   ap_memory|                                        v4_1|         array|
|v4_1_ce1       |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_we1       |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_d1        |  out|   32|   ap_memory|                                        v4_1|         array|
|v4_address0    |  out|   15|   ap_memory|                                          v4|         array|
|v4_ce0         |  out|    1|   ap_memory|                                          v4|         array|
|v4_we0         |  out|    1|   ap_memory|                                          v4|         array|
|v4_d0          |  out|   32|   ap_memory|                                          v4|         array|
|v4_address1    |  out|   15|   ap_memory|                                          v4|         array|
|v4_ce1         |  out|    1|   ap_memory|                                          v4|         array|
|v4_we1         |  out|    1|   ap_memory|                                          v4|         array|
|v4_d1          |  out|   32|   ap_memory|                                          v4|         array|
+---------------+-----+-----+------------+--------------------------------------------+--------------+

