###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Tue Feb  7 14:21:55 2023
#  Design:            riscv_steel_core
#  Command:           time_design -post_route
###############################################################
Path 1: MET (1.071 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.106 (P)          0.642 (P)
          Arrival:=         10.106              5.291
 
Clock Gating Setup:-         0.000
    Required Time:=         10.106
     Launch Clock:-          5.291
        Data Path:-          3.744
            Slack:=          1.071
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                       (ns)    (ns)   Given     (ns)  
#                                                                                                         To           
#                                                                                                      Start           
#                                                                                                      Point           
#--------------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.013       -    5.012  
  clock                                         -      -      -     (net)          38      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.104       -    5.117  
  CTS_320                                       -      -      -     (net)           8      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                  -      A->Q   F     BUX8           66  0.092   0.174       -    5.291  
  CTS_315                                       -      -      -     (net)          66      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      D->Q   F     DLLQX0          1  0.183   0.348   3.396    9.035  
  csr_file_instance_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B      F     AND2X1          1  0.188   0.000       -    9.035  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                   (ns)    (ns)  Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003   0.013      -   10.012  
  clock                                     -      -      -     (net)          38      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q               -      A->Q   R     BUX12           8  0.022   0.093      -   10.106  
  CTS_320                                   -      -      -     (net)           8      -       -      -        -  
  csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A      R     AND2X1          8  0.095   0.006      -   10.106  
#---------------------------------------------------------------------------------------------------------------
Path 2: MET (1.309 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.107 (P)          0.642 (P)
          Arrival:=         10.107              5.291
 
Clock Gating Setup:-         0.000
    Required Time:=         10.107
     Launch Clock:-          5.291
        Data Path:-          3.507
            Slack:=          1.309
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                       (ns)    (ns)   Given     (ns)  
#                                                                                                         To           
#                                                                                                      Start           
#                                                                                                      Point           
#--------------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.013       -    5.012  
  clock                                         -      -      -     (net)          38      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.104       -    5.117  
  CTS_320                                       -      -      -     (net)           8      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                  -      A->Q   F     BUX8           66  0.092   0.174       -    5.291  
  CTS_315                                       -      -      -     (net)          66      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      D->Q   F     DLLQX0          1  0.183   0.294   3.213    8.798  
  csr_file_instance_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B      F     AND2X1          1  0.144   0.000       -    8.798  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                   (ns)    (ns)  Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003   0.013      -   10.012  
  clock                                     -      -      -     (net)          38      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q               -      A->Q   R     BUX12           8  0.022   0.094      -   10.107  
  CTS_320                                   -      -      -     (net)           8      -       -      -        -  
  csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A      R     AND2X1          8  0.095   0.007      -   10.107  
#---------------------------------------------------------------------------------------------------------------
Path 3: MET (3.664 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.336 (P)
          Arrival:=         10.002              4.985
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.985
        Data Path:-          1.353
            Slack:=          3.664
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.182    4.985  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   1.353    6.338  
  integer_file_instance_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B      R     AND2X4          1  1.380   0.004    6.338  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST26/g13/A  -      -      R     AND2X4         38  0.006   0.002   10.002  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 4: MET (3.713 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.009 (P)          0.323 (P)
          Arrival:=         10.009              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=         10.009
     Launch Clock:-          4.971
        Data Path:-          1.324
            Slack:=          3.713
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.139    4.804  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12          87  0.092   0.168    4.971  
  CTS_318                                       -      -      -     (net)          87      -       -        -  
  csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.191   1.324    6.296  
  csr_file_instance_RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B      R     AND2X4          1  1.769   0.007    6.296  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003       -   10.000  
  csr_file_instance_RC_CG_HIER_INST1/g12/A  -      -      R     AND2X4         38  0.021   0.009   10.009  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 5: MET (3.795 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.006 (P)          0.330 (P)
          Arrival:=         10.006              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=         10.006
     Launch Clock:-          4.978
        Data Path:-          1.233
            Slack:=          3.795
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.176    4.978  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.233    6.211  
  integer_file_instance_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B      R     AND2X4          1  1.159   0.003    6.211  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST20/g13/A  -      -      R     AND2X4         38  0.018   0.006   10.006  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (3.856 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.005 (P)          0.334 (P)
          Arrival:=         10.005              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=         10.005
     Launch Clock:-          4.983
        Data Path:-          1.165
            Slack:=          3.856
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.180    4.983  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.165    6.148  
  integer_file_instance_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B      R     AND2X4          1  1.048   0.002    6.148  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST19/g13/A  -      -      R     AND2X4         38  0.016   0.005   10.005  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 7: MET (3.867 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.330 (P)
          Arrival:=         10.003              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.978
        Data Path:-          1.158
            Slack:=          3.867
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.176    4.978  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.158    6.136  
  integer_file_instance_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B      R     AND2X4          1  1.156   0.003    6.136  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST39/g13/A  -      -      R     AND2X4         38  0.012   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 8: MET (3.880 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.331 (P)
          Arrival:=         10.002              4.979
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.979
        Data Path:-          1.143
            Slack:=          3.880
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.177    4.979  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.143    6.122  
  integer_file_instance_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B      R     AND2X4          1  1.310   0.004    6.122  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST17/g13/A  -      -      R     AND2X4         38  0.006   0.002   10.002  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 9: MET (3.892 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.334 (P)
          Arrival:=         10.004              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.983
        Data Path:-          1.130
            Slack:=          3.892
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.180    4.983  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.130    6.113  
  integer_file_instance_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B      R     AND2X4          1  1.131   0.003    6.113  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST34/g13/A  -      -      R     AND2X4         38  0.015   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 10: MET (3.918 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.334 (P)
          Arrival:=         10.003              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.983
        Data Path:-          1.103
            Slack:=          3.918
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.180    4.983  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.103    6.086  
  integer_file_instance_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B      R     AND2X4          1  1.173   0.003    6.086  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST15/g13/A  -      -      R     AND2X4         38  0.009   0.004   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 11: MET (3.956 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.333 (P)
          Arrival:=         10.003              4.982
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.982
        Data Path:-          1.065
            Slack:=          3.956
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.179    4.982  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.065    6.047  
  integer_file_instance_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B      R     AND2X4          1  1.112   0.003    6.047  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST23/g13/A  -      -      R     AND2X4         38  0.012   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 12: MET (3.959 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.331 (P)
          Arrival:=         10.003              4.980
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.980
        Data Path:-          1.064
            Slack:=          3.959
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.177    4.980  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.064    6.044  
  integer_file_instance_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B      R     AND2X4          1  1.165   0.003    6.044  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST36/g13/A  -      -      R     AND2X4         38  0.006   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 13: MET (3.970 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.333 (P)
          Arrival:=         10.003              4.982
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.982
        Data Path:-          1.051
            Slack:=          3.970
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.180    4.982  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.051    6.033  
  integer_file_instance_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B      R     AND2X4          1  1.204   0.003    6.033  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST13/g13/A  -      -      R     AND2X4         38  0.011   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 14: MET (3.982 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.340 (P)
          Arrival:=         10.002              4.989
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.989
        Data Path:-          1.032
            Slack:=          3.982
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.186    4.989  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   1.032    6.021  
  integer_file_instance_RC_CG_HIER_INST37/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B      R     AND2X4          1  1.086   0.003    6.021  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST37/g13/A  -      -      R     AND2X4         38  0.006   0.002   10.002  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 15: MET (3.986 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.006 (P)          0.330 (P)
          Arrival:=         10.006              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=         10.006
     Launch Clock:-          4.978
        Data Path:-          1.042
            Slack:=          3.986
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.176    4.978  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.042    6.021  
  integer_file_instance_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B      R     AND2X4          1  1.004   0.002    6.021  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST40/g13/A  -      -      R     AND2X4         38  0.018   0.006   10.006  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 16: MET (4.009 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.005 (P)          0.331 (P)
          Arrival:=         10.005              4.979
 
Clock Gating Setup:-         0.000
    Required Time:=         10.005
     Launch Clock:-          4.979
        Data Path:-          1.016
            Slack:=          4.009
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.177    4.979  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.016    5.995  
  integer_file_instance_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B      R     AND2X4          1  1.038   0.002    5.995  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST14/g13/A  -      -      R     AND2X4         38  0.016   0.005   10.005  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 17: MET (4.017 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.006 (P)          0.330 (P)
          Arrival:=         10.006              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=         10.006
     Launch Clock:-          4.978
        Data Path:-          1.011
            Slack:=          4.017
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.176    4.978  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   1.011    5.989  
  integer_file_instance_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B      R     AND2X4          1  1.113   0.003    5.989  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST38/g13/A  -      -      R     AND2X4         38  0.018   0.006   10.006  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 18: MET (4.024 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.335 (P)
          Arrival:=         10.004              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.983
        Data Path:-          0.996
            Slack:=          4.024
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.181    4.983  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   0.996    5.980  
  integer_file_instance_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B      R     AND2X4          1  1.009   0.003    5.980  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST31/g13/A  -      -      R     AND2X4         38  0.010   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (4.047 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.341 (P)
          Arrival:=         10.002              4.990
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.990
        Data Path:-          0.966
            Slack:=          4.047
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.187    4.990  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.966    5.955  
  integer_file_instance_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B      R     AND2X4          1  0.965   0.002    5.955  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST12/g13/A  -      -      R     AND2X4         38  0.006   0.002   10.002  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (4.063 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.334 (P)
          Arrival:=         10.004              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.983
        Data Path:-          0.958
            Slack:=          4.063
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.180    4.983  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.184   0.958    5.941  
  integer_file_instance_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B      R     AND2X4          1  1.014   0.002    5.941  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST16/g13/A  -      -      R     AND2X4         38  0.009   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 21: MET (4.157 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.342 (P)
          Arrival:=         10.002              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.991
        Data Path:-          0.854
            Slack:=          4.157
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.189    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.854    5.845  
  integer_file_instance_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B      R     AND2X4          1  0.816   0.002    5.845  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST10/g13/A  -      -      R     AND2X4         38  0.010   0.002   10.002  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 22: MET (4.229 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.342 (P)
          Arrival:=         10.002              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.991
        Data Path:-          0.782
            Slack:=          4.229
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.188    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.782    5.773  
  integer_file_instance_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B      R     AND2X4          1  0.834   0.002    5.773  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST33/g13/A  -      -      R     AND2X4         38  0.006   0.002   10.002  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 23: MET (4.230 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.006 (P)          0.340 (P)
          Arrival:=         10.006              4.989
 
Clock Gating Setup:-         0.000
    Required Time:=         10.006
     Launch Clock:-          4.989
        Data Path:-          0.788
            Slack:=          4.230
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.186    4.989  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.788    5.776  
  integer_file_instance_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B      R     AND2X4          1  0.748   0.001    5.776  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST28/g13/A  -      -      R     AND2X4         38  0.018   0.006   10.006  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 24: MET (4.260 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.005 (P)          0.342 (P)
          Arrival:=         10.005              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.005
     Launch Clock:-          4.991
        Data Path:-          0.753
            Slack:=          4.260
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.189    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.753    5.744  
  integer_file_instance_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B      R     AND2X2          1  0.642   0.001    5.744  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST27/g13/A  -      -      R     AND2X2         38  0.016   0.005   10.005  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 25: MET (4.337 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.342 (P)
          Arrival:=         10.003              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.991
        Data Path:-          0.674
            Slack:=          4.337
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.188    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.675    5.665  
  integer_file_instance_RC_CG_HIER_INST25/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B      R     AND2X2          1  0.589   0.001    5.665  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST25/g13/A  -      -      R     AND2X2         38  0.006   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 26: MET (4.347 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.342 (P)
          Arrival:=         10.004              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.991
        Data Path:-          0.666
            Slack:=          4.347
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.189    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.666    5.657  
  integer_file_instance_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B      R     AND2X4          1  0.585   0.001    5.657  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST35/g13/A  -      -      R     AND2X4         38  0.009   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 27: MET (4.354 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.342 (P)
          Arrival:=         10.003              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.991
        Data Path:-          0.658
            Slack:=          4.354
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.188    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.658    5.649  
  integer_file_instance_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B      R     AND2X2          1  0.555   0.001    5.649  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST11/g13/A  -      -      R     AND2X2         38  0.009   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 28: MET (4.355 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.006 (P)          0.341 (P)
          Arrival:=         10.006              4.990
 
Clock Gating Setup:-         0.000
    Required Time:=         10.006
     Launch Clock:-          4.990
        Data Path:-          0.661
            Slack:=          4.355
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.187    4.990  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.661    5.651  
  integer_file_instance_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B      R     AND2X2          1  0.536   0.002    5.651  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST29/g13/A  -      -      R     AND2X2         38  0.018   0.006   10.006  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (4.362 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.002 (P)          0.323 (P)
          Arrival:=         10.002              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          4.972
        Data Path:-          0.668
            Slack:=          4.362
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.139    4.804  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12          87  0.092   0.168    4.972  
  CTS_318                                       -      -      -     (net)          87      -       -        -  
  csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.191   0.668    5.640  
  csr_file_instance_RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B      R     AND2X4          1  0.735   0.012    5.640  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003       -   10.000  
  csr_file_instance_RC_CG_HIER_INST4/g12/A  -      -      R     AND2X4         38  0.006   0.002   10.002  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 30: MET (4.363 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.342 (P)
          Arrival:=         10.003              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.991
        Data Path:-          0.649
            Slack:=          4.363
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.188    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.649    5.640  
  integer_file_instance_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B      R     AND2X2          1  0.536   0.001    5.640  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST18/g13/A  -      -      R     AND2X2         38  0.011   0.003   10.003  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 31: MET (4.379 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.342 (P)
          Arrival:=         10.004              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.991
        Data Path:-          0.634
            Slack:=          4.379
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.189    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.634    5.625  
  integer_file_instance_RC_CG_HIER_INST32/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B      R     AND2X4          1  0.558   0.001    5.625  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST32/g13/A  -      -      R     AND2X4         38  0.009   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 32: MET (4.385 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.324 (P)
          Arrival:=         10.003              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.973
        Data Path:-          0.646
            Slack:=          4.385
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.139    4.804  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12          87  0.092   0.169    4.973  
  CTS_318                                       -      -      -     (net)          87      -       -        -  
  csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.191   0.646    5.618  
  csr_file_instance_RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B      R     AND2X4          1  0.665   0.009    5.618  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003       -   10.000  
  csr_file_instance_RC_CG_HIER_INST3/g12/A  -      -      R     AND2X4         38  0.009   0.003   10.003  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 33: MET (4.390 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.324 (P)
          Arrival:=         10.003              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.973
        Data Path:-          0.641
            Slack:=          4.390
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.139    4.804  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12          87  0.092   0.169    4.973  
  CTS_318                                       -      -      -     (net)          87      -       -        -  
  csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.191   0.641    5.613  
  csr_file_instance_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B      R     AND2X4          1  0.666   0.009    5.613  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003       -   10.000  
  csr_file_instance_RC_CG_HIER_INST5/g12/A  -      -      R     AND2X4         38  0.009   0.003   10.003  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 34: MET (4.414 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.342 (P)
          Arrival:=         10.004              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.991
        Data Path:-          0.599
            Slack:=          4.414
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.188    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.599    5.590  
  integer_file_instance_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B      R     AND2X4          1  0.532   0.001    5.590  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST30/g13/A  -      -      R     AND2X4         38  0.009   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 35: MET (4.416 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.340 (P)
          Arrival:=         10.004              4.989
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.989
        Data Path:-          0.600
            Slack:=          4.416
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.186    4.989  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.185   0.600    5.588  
  integer_file_instance_RC_CG_HIER_INST21/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B      R     AND2X2          1  0.594   0.001    5.588  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST21/g13/A  -      -      R     AND2X2         38  0.010   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 36: MET (4.437 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.342 (P)
          Arrival:=         10.004              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.991
        Data Path:-          0.575
            Slack:=          4.437
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.189    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX0          1  0.185   0.575    5.566  
  integer_file_instance_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X4          1  0.290   0.001    5.566  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST22/g13/A  -      -      R     AND2X4         38  0.009   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 37: MET (4.440 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.324 (P)
          Arrival:=         10.003              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.972
        Data Path:-          0.591
            Slack:=          4.440
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.139    4.804  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12          87  0.092   0.169    4.972  
  CTS_318                                       -      -      -     (net)          87      -       -        -  
  csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.191   0.591    5.563  
  csr_file_instance_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B      R     AND2X4          1  0.597   0.008    5.563  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003       -   10.000  
  csr_file_instance_RC_CG_HIER_INST6/g12/A  -      -      R     AND2X4         38  0.006   0.003   10.003  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 38: MET (4.448 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.003 (P)          0.306 (P)
          Arrival:=         10.003              4.955
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          4.955
        Data Path:-          0.599
            Slack:=          4.448
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.141    4.806  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                  -      A->Q   F     BUX12          73  0.092   0.149    4.955  
  CTS_316                                       -      -      -     (net)          73      -       -        -  
  csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.158   0.599    5.554  
  csr_file_instance_RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B      R     AND2X4          1  0.593   0.006    5.554  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003       -   10.000  
  csr_file_instance_RC_CG_HIER_INST2/g12/A  -      -      R     AND2X4         38  0.009   0.003   10.003  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 39: MET (4.460 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.004 (P)          0.342 (P)
          Arrival:=         10.004              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          4.991
        Data Path:-          0.553
            Slack:=          4.460
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.138    4.802  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX8           66  0.092   0.188    4.991  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX0          1  0.185   0.553    5.544  
  integer_file_instance_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X2          1  0.258   0.001    5.544  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.003       -   10.000  
  integer_file_instance_RC_CG_HIER_INST24/g13/A  -      -      R     AND2X2         38  0.009   0.004   10.004  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 40: MET (4.694 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.351
      Net Latency:+          0.107 (P)          0.306 (P)
          Arrival:=         10.107              4.955
 
Clock Gating Setup:-         0.000
    Required Time:=         10.107
     Launch Clock:-          4.955
        Data Path:-          0.459
            Slack:=          4.694
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.665  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.139    4.804  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12          87  0.092   0.151    4.955  
  CTS_318                                       -      -      -     (net)          87      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX0          1  0.185   0.459    5.414  
  csr_file_instance_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B      F     AND2X1          1  0.147   0.000    5.414  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.003   0.013   10.012  
  clock                                     -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q               -      A->Q   R     BUX12           8  0.022   0.095   10.107  
  CTS_320                                   -      -      -     (net)           8      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A      R     AND2X1          8  0.095   0.007   10.107  
#--------------------------------------------------------------------------------------------------------

