#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 27 23:03:40 2020
# Process ID: 30233
# Current directory: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper.vdi
# Journal file: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/UIO_wIRQ/ip_repo/custom_IO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/fpga/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_custom_IO_v1_0_S00_A_0_0/design_1_custom_IO_v1_0_S00_A_0_0.dcp' for cell 'design_1_i/custom_IO_v1_0_S00_A_0'
INFO: [Project 1-454] Reading design checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.246 ; gain = 0.000 ; free physical = 14488 ; free virtual = 114928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1871.246 ; gain = 346.555 ; free physical = 14488 ; free virtual = 114928
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.363 ; gain = 30.117 ; free physical = 14482 ; free virtual = 114923

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 144bb0b52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2261.355 ; gain = 359.992 ; free physical = 14108 ; free virtual = 114549

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "0e1fcdfd23b560cf".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "7855a1e5f1728142".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2450.988 ; gain = 0.000 ; free physical = 13914 ; free virtual = 114369
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17f1ee4bc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13914 ; free virtual = 114369

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cbf8bd66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13916 ; free virtual = 114371
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 21bc62d61

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13916 ; free virtual = 114371
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 207c7b780

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13902 ; free virtual = 114357
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 249 cells
INFO: [Opt 31-1021] In phase Sweep, 917 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 207c7b780

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13904 ; free virtual = 114359
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 207c7b780

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13904 ; free virtual = 114359
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 208e13e11

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13904 ; free virtual = 114359
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             120  |                                             73  |
|  Constant propagation         |               0  |              16  |                                             64  |
|  Sweep                        |               8  |             249  |                                            917  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.988 ; gain = 0.000 ; free physical = 13904 ; free virtual = 114359
Ending Logic Optimization Task | Checksum: 173f3b81c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.988 ; gain = 72.695 ; free physical = 13904 ; free virtual = 114359

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.422 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c76a0261

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.645 ; gain = 0.000 ; free physical = 13887 ; free virtual = 114342
Ending Power Optimization Task | Checksum: 1c76a0261

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2655.645 ; gain = 204.656 ; free physical = 13894 ; free virtual = 114349

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c76a0261

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.645 ; gain = 0.000 ; free physical = 13894 ; free virtual = 114349

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.645 ; gain = 0.000 ; free physical = 13894 ; free virtual = 114349
Ending Netlist Obfuscation Task | Checksum: d8ad3bfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.645 ; gain = 0.000 ; free physical = 13894 ; free virtual = 114349
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2655.645 ; gain = 784.398 ; free physical = 13894 ; free virtual = 114349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.645 ; gain = 0.000 ; free physical = 13894 ; free virtual = 114349
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.645 ; gain = 0.000 ; free physical = 13887 ; free virtual = 114344
INFO: [Common 17-1381] The checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13883 ; free virtual = 114341
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca33bea0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13883 ; free virtual = 114341
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13883 ; free virtual = 114341

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1275ce315

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13887 ; free virtual = 114345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16ba66ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13879 ; free virtual = 114336

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16ba66ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13879 ; free virtual = 114336
Phase 1 Placer Initialization | Checksum: 16ba66ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13879 ; free virtual = 114336

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16947dedc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13863 ; free virtual = 114321

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13854 ; free virtual = 114312

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a06060be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13854 ; free virtual = 114312
Phase 2.2 Global Placement Core | Checksum: 1951a7ad3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13852 ; free virtual = 114310
Phase 2 Global Placement | Checksum: 1951a7ad3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13855 ; free virtual = 114313

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c1e83d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13855 ; free virtual = 114313

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12738e045

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13854 ; free virtual = 114312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20ad0c00b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13854 ; free virtual = 114312

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 190b388b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13854 ; free virtual = 114312

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b3aec705

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13856 ; free virtual = 114314

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e942c724

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13856 ; free virtual = 114314

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16500230a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13856 ; free virtual = 114314
Phase 3 Detail Placement | Checksum: 16500230a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13856 ; free virtual = 114314

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b5623486

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: b5623486

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.423. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1342f81f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315
Phase 4.1 Post Commit Optimization | Checksum: 1342f81f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1342f81f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1342f81f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315
Phase 4.4 Final Placement Cleanup | Checksum: 1c6f2b9f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6f2b9f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315
Ending Placer Task | Checksum: 123240664

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114315
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13875 ; free virtual = 114333
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13875 ; free virtual = 114333
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13858 ; free virtual = 114324
INFO: [Common 17-1381] The checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13857 ; free virtual = 114318
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13868 ; free virtual = 114329
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3915ad02 ConstDB: 0 ShapeSum: ea0e5962 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 36a3c90b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13734 ; free virtual = 114195
Post Restoration Checksum: NetGraph: 26218427 NumContArr: 108244e4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 36a3c90b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13703 ; free virtual = 114164

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 36a3c90b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13669 ; free virtual = 114130

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 36a3c90b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13669 ; free virtual = 114130
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25e0e5421

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13654 ; free virtual = 114115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.551  | TNS=0.000  | WHS=-0.203 | THS=-92.018|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 22482c9a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13654 ; free virtual = 114115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b7fff9fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13653 ; free virtual = 114115
Phase 2 Router Initialization | Checksum: 1a3923866

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13653 ; free virtual = 114115

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4182
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4182
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 144255074

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.596  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8f30a043

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.596  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: de96bcf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113
Phase 4 Rip-up And Reroute | Checksum: de96bcf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: de96bcf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: de96bcf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113
Phase 5 Delay and Skew Optimization | Checksum: de96bcf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f7fc09f4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.711  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 184e5a209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113
Phase 6 Post Hold Fix | Checksum: 184e5a209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.513928 %
  Global Horizontal Routing Utilization  = 0.679598 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184e5a209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184e5a209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13651 ; free virtual = 114113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a862b78e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13651 ; free virtual = 114112

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.711  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a862b78e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13652 ; free virtual = 114113
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13688 ; free virtual = 114149

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13688 ; free virtual = 114149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13688 ; free virtual = 114149
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2735.684 ; gain = 0.000 ; free physical = 13669 ; free virtual = 114139
INFO: [Common 17-1381] The checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun 27 23:05:00 2020. For additional details about this file, please refer to the WebTalk help file at /fpga/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3069.039 ; gain = 211.938 ; free physical = 13631 ; free virtual = 114103
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 23:05:00 2020...
