INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDD Downloads/EGEC381_Lab4_RCAdder-20231130T200319Z-001/final_project_446/final_project_446.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDD Downloads/EGEC381_Lab4_RCAdder-20231130T200319Z-001/final_project_446/final_project_446.srcs/sources_1/new/videoDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoDriver_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDD Downloads/EGEC381_Lab4_RCAdder-20231130T200319Z-001/final_project_446/final_project_446.srcs/sim_1/new/TB_VideoDriver_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_VideoDriver_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDD Downloads/EGEC381_Lab4_RCAdder-20231130T200319Z-001/final_project_446/final_project_446.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
