// Seed: 3475732057
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8
);
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_5 = 32'd21
) (
    output supply1 _id_0,
    output wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input supply1 _id_5,
    output wand id_6,
    output tri id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input tri id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply0 id_15,
    output supply1 id_16
);
  logic [id_0 : id_5] id_18 = -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_4,
      id_10,
      id_10,
      id_12,
      id_13,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
