<module version="1" name="" open_brace="&lt;" hierarchy_delimiter="." root_context_id="vsl: Lab4 4_to_2 schematic vl: auCdl schematic symbol" close_brace=">">
<scope name="ModuleDir">
<forward>
<mapping dst="CMOS_Working" src="vsl: Inverter CMOS_Working schematic vl: auCdl schematic symbol"/>
<mapping dst="XNOR_Logic" src="vsl: Lab4 XNOR_Logic schematic vl: auCdl schematic symbol"/>
<mapping dst="pmos4t" src="vsl: SAED_PDK_90 pmos4t auCdl"/>
<mapping dst="nmos4t" src="vsl: SAED_PDK_90 nmos4t auCdl"/>
<mapping dst="4_to_2" src="vsl: Lab4 4_to_2 schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: Lab4 XNOR_Logic schematic vl: auCdl schematic symbol" src="XNOR_Logic"/>
<mapping dst="vsl: SAED_PDK_90 pmos4t auCdl" src="pmos4t"/>
<mapping dst="vsl: SAED_PDK_90 nmos4t auCdl" src="nmos4t"/>
<mapping dst="vsl: Inverter CMOS_Working schematic vl: auCdl schematic symbol" src="CMOS_Working"/>
<mapping dst="vsl: Lab4 4_to_2 schematic vl: auCdl schematic symbol" src="4_to_2"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="CMOS_Working" src="vsl: Inverter CMOS_Working schematic vl: auCdl schematic symbol"/>
<mapping dst="XNOR_Logic" src="vsl: Lab4 XNOR_Logic schematic vl: auCdl schematic symbol"/>
<mapping dst="pmos4t" src="vsl: SAED_PDK_90 pmos4t auCdl"/>
<mapping dst="nmos4t" src="vsl: SAED_PDK_90 nmos4t auCdl"/>
<mapping dst="4_to_2" src="vsl: Lab4 4_to_2 schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: Lab4 XNOR_Logic schematic vl: auCdl schematic symbol" src="XNOR_Logic"/>
<mapping dst="vsl: SAED_PDK_90 pmos4t auCdl" src="pmos4t"/>
<mapping dst="vsl: SAED_PDK_90 nmos4t auCdl" src="nmos4t"/>
<mapping dst="vsl: Inverter CMOS_Working schematic vl: auCdl schematic symbol" src="CMOS_Working"/>
<mapping dst="vsl: Lab4 4_to_2 schematic vl: auCdl schematic symbol" src="4_to_2"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>Lab4</lib>
<cell>4_to_2</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
