{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490473721555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490473721555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 16:28:41 2017 " "Processing started: Sat Mar 25 16:28:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490473721555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1490473721555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1490473721555 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1490473722473 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1490473722478 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490473722489 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490473722489 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1490473722489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1490473722489 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register memaddr_M\[5\] clk " "Register memaddr_M\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490473722497 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1490473722497 "|Project|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490473722497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490473722497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490473722497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1490473722497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1490473722514 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 3 " "(High) Rule A108: Design should not contain latches. Found 3 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[1\]~5 " "Node  \"LEDRout\[1\]~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 390 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1663 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723008 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[2\]~9 " "Node  \"LEDRout\[2\]~9\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 390 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1667 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723008 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[0\]~1 " "Node  \"LEDRout\[0\]~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 390 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1659 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723008 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1490473723008 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "" "You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals." {  } {  } 0 308076 "You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals." 0 0 "Quartus II" 0 -1 1490473723009 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " clk " "Node  \"clk\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1197 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723009 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1490473723009 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clk " "Node  \"clk\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1197 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723014 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1490473723014 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 120 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 120 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1087 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1197 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 6392 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " LessThan0~6 " "Node  \"LessThan0~6\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2376 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|address_reg_a\[0\] " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|address_reg_a\[0\]\"" {  } { { "db/altsyncram_oeb1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_oeb1.tdf" 38 15 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1593 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[14\] " "Node  \"PC\[14\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 940 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[13\] " "Node  \"PC\[13\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 941 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[12\] " "Node  \"PC\[12\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 942 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[11\] " "Node  \"PC\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 943 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[10\] " "Node  \"PC\[10\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 944 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 945 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 947 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 948 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 949 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 950 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 951 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 952 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~_wirecell " "Node  \"PC\[8\]~_wirecell\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 6283 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\]~DUPLICATE " "Node  \"alufunc_A\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7636 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[2\] " "Node  \"alufunc_A\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1022 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[1\] " "Node  \"alufunc_A\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1023 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1024 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " ShiftRight0~6 " "Node  \"ShiftRight0~6\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1745 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " WideOr2~0 " "Node  \"WideOr2~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 3114 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~1 " "Node  \"Decoder3~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 436 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2860 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2364 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 52 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2363 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 41 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2370 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2369 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_NODES_INFO" " ldmem_M " "Node  \"ldmem_M\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1325 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723016 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490473723016 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490473723016 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1197 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1024 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2369 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 41 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2370 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2364 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 52 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2363 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w5_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w5_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2658 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2657 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w6_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w6_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 58 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2663 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w7_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_oeb1:auto_generated\|mux_2hb:mux2\|l1_w7_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 59 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2664 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\]~DUPLICATE " "Node  \"alufunc_A\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7636 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1087 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\]~DUPLICATE " "Node  \"memaddr_M\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7620 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[1\] " "Node  \"aluin2_A\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1015 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[2\] " "Node  \"alufunc_A\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1022 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[0\] " "Node  \"aluin2_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1016 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[2\] " "Node  \"aluin2_A\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1014 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[7\] " "Node  \"memaddr_M\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1085 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[3\] " "Node  \"aluin2_A\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1013 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[10\] " "Node  \"memaddr_M\[10\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1082 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[11\] " "Node  \"memaddr_M\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1081 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[12\] " "Node  \"memaddr_M\[12\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1080 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[6\] " "Node  \"memaddr_M\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1086 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[9\] " "Node  \"memaddr_M\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1083 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[3\] " "Node  \"memaddr_M\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1089 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[8\] " "Node  \"memaddr_M\[8\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1084 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 952 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[13\]~DUPLICATE " "Node  \"memaddr_M\[13\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7617 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 945 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_NODES_INFO" " PC\[11\] " "Node  \"PC\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 943 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490473723019 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490473723019 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490473723019 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "170 5 " "Design Assistant information: finished post-fitting analysis of current design -- generated 170 information messages and 5 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1490473723021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490473723120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 16:28:43 2017 " "Processing ended: Sat Mar 25 16:28:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490473723120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490473723120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490473723120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1490473723120 ""}
