s1(16Jan2025:10:10:25):  xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v 
s2(16Jan2025:10:12:21):  xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v 
s3(16Jan2025:10:12:56):  xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_fast.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v 
s4(16Jan2025:10:47:08):  xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v 
s5(16Jan2025:10:47:28):  xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v 
s6(16Jan2025:10:49:36):  xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v 
