{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597390846541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597390846546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 14 08:40:46 2020 " "Processing started: Fri Aug 14 08:40:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597390846546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390846546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390846546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597390848040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597390848040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/quartus/sno_atmega328clone_16mhz.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/quartus/sno_atmega328clone_16mhz.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p32768x16 " "Found entity 1: ram2p32768x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861542 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_alorium_top.v(470) " "Verilog HDL warning at xlr8_alorium_top.v(470): extended using \"x\" or \"z\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 470 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_alorium_top " "Found entity 1: xlr8_alorium_top" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 openxlr8 " "Found entity 1: openxlr8" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/pll16.vh 0 0 " "Found 0 design units, including 0 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/pll16.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_hdmi " "Found entity 1: xlr8_hdmi" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_PIXEL clk_pixel hdmi_demo.sv(3) " "Verilog HDL Declaration information at hdmi_demo.sv(3): object \"CLK_PIXEL\" differs only in case from object \"clk_pixel\" in the same scope" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597390861617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_AUDIO clk_audio hdmi_demo.sv(4) " "Verilog HDL Declaration information at hdmi_demo.sv(4): object \"CLK_AUDIO\" differs only in case from object \"clk_audio\" in the same scope" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597390861618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_demo " "Found entity 1: hdmi_demo" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861619 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_clock_regeneration_packet.sv(61) " "Verilog HDL warning at audio_clock_regeneration_packet.sv(61): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_regeneration_packet " "Found entity 1: audio_clock_regeneration_packet" {  } { { "../rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_info_frame " "Found entity 1: audio_info_frame" {  } { { "../rtl/hdl-util_hdmi/audio_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_sample_packet.sv(103) " "Verilog HDL warning at audio_sample_packet.sv(103): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/audio_sample_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_packet " "Found entity 1: audio_sample_packet" {  } { { "../rtl/hdl-util_hdmi/audio_sample_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auxiliary_video_information_info_frame " "Found entity 1: auxiliary_video_information_info_frame" {  } { { "../rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/hdmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/hdmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_assembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_assembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_assembler " "Found entity 1: packet_assembler" {  } { { "../rtl/hdl-util_hdmi/packet_assembler.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_assembler.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(40) " "Verilog HDL warning at packet_picker.sv(40): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861693 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(41) " "Verilog HDL warning at packet_picker.sv(41): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861693 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(42) " "Verilog HDL warning at packet_picker.sv(42): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861693 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(43) " "Verilog HDL warning at packet_picker.sv(43): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(44) " "Verilog HDL warning at packet_picker.sv(44): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(152) " "Verilog HDL warning at packet_picker.sv(152): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597390861694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_picker.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_picker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_picker " "Found entity 1: packet_picker" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VENDOR_NAME vendor_name source_product_description_info_frame.sv(7) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(7): object \"VENDOR_NAME\" differs only in case from object \"vendor_name\" in the same scope" {  } { { "../rtl/hdl-util_hdmi/source_product_description_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597390861705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PRODUCT_DESCRIPTION product_description source_product_description_info_frame.sv(8) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(8): object \"PRODUCT_DESCRIPTION\" differs only in case from object \"product_description\" in the same scope" {  } { { "../rtl/hdl-util_hdmi/source_product_description_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597390861706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 source_product_description_info_frame " "Found entity 1: source_product_description_info_frame" {  } { { "../rtl/hdl-util_hdmi/source_product_description_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/tmds_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_channel " "Found entity 1: tmds_channel" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/differentialsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/differentialsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DifferentialSignal " "Found entity 1: DifferentialSignal" {  } { { "../rtl/kamami_hdmi-test/DifferentialSignal.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/kamami_hdmi-test/DifferentialSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDivider " "Found entity 1: CLKDivider" {  } { { "../rtl/kamami_hdmi-test/CLKDivider.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/kamami_hdmi-test/CLKDivider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/attributemap.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/attributemap.v" { { "Info" "ISGN_ENTITY_NAME" "1 attributemap " "Found entity 1: attributemap" {  } { { "../rtl/hdl-util_vga-text-mode/attributemap.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/attributemap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/console.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/console.v" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../rtl/hdl-util_vga-text-mode/console.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/console.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/glyphmap.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/glyphmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyphmap " "Found entity 1: glyphmap" {  } { { "../rtl/hdl-util_vga-text-mode/glyphmap.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/glyphmap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_sound/sawtooth.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_sound/sawtooth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "../rtl/hdl-util_sound/sawtooth.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_sound/sawtooth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/ram_2-port/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/ram_2-port/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/RAM_2-PORT/ram.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/RAM_2-PORT/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597390861781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sno_pcint_io_slv_dbusout xlr8_alorium_top.v(1144) " "Verilog HDL Implicit Net warning at xlr8_alorium_top.v(1144): created implicit net for \"sno_pcint_io_slv_dbusout\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sno_pcint_io_slv_out_en xlr8_alorium_top.v(1147) " "Verilog HDL Implicit Net warning at xlr8_alorium_top.v(1147): created implicit net for \"sno_pcint_io_slv_out_en\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_attr_data_sel xlr8_hdmi.v(102) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(102): created implicit net for \"ram_attr_data_sel\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_attr_data_we xlr8_hdmi.v(103) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(103): created implicit net for \"ram_attr_data_we\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_attr_data_re xlr8_hdmi.v(104) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(104): created implicit net for \"ram_attr_data_re\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hdmi_ram_char_re xlr8_hdmi.v(170) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(170): created implicit net for \"hdmi_ram_char_re\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hdmi_ram_attr_re xlr8_hdmi.v(186) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(186): created implicit net for \"hdmi_ram_attr_re\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_RE hdmi_demo.sv(97) " "Verilog HDL Implicit Net warning at hdmi_demo.sv(97): created implicit net for \"RAM_RE\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597390861782 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "openxlr8 openxlr8.v(154) " "Verilog HDL Parameter Declaration warning at openxlr8.v(154): Parameter Declaration in module \"openxlr8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597390861788 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RAM_Data openxlr8.v(222) " "Verilog HDL error at openxlr8.v(222): object \"RAM_Data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 222 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1597390861790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hdmi.sv(344) " "Verilog HDL Instantiation warning at hdmi.sv(344): instance has no name" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 344 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1597390861796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hdmi.sv(351) " "Verilog HDL Instantiation warning at hdmi.sv(351): instance has no name" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 351 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1597390861796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.map.smsg " "Generated suppressed messages file C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390861859 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597390862004 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 14 08:41:02 2020 " "Processing ended: Fri Aug 14 08:41:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597390862004 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597390862004 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597390862004 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390862004 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597390862700 ""}
