# MIPS-processor
This project is a Verilog implementation of pipelined MIPS processor with window-based register file.
