# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
run.txt
# invalid command name "run.txt"
do run.txt
# dff_sin_asin.v dff_tb.v
# dff_tb
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:38:55 on Apr 10,2025
# vlog -reportprogress 300 dff_sin_asin.v dff_tb.v 
# -- Compiling module dff_asincron
# -- Compiling module dff_sincron
# -- Compiling module dff_tb
# 
# Top level modules:
# 	dff_tb
# End time: 19:38:55 on Apr 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" dff_tb 
# Start time: 19:38:55 on Apr 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dff_tb(fast)
# Loading work.dff_sincron(fast)
# Loading work.dff_asincron(fast)
add wave sim:/dff_tb/*
run 100
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
