
*** Running vivado
    with args -log top.rds -m64 -mode batch -messageDb vivado.pb -source top.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip /home/keith/Documents/VHDL-lib/top/lab_1/part_5/ip/clk_base/clk_base.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
# set_property used_in_implementation false [get_files /home/keith/Documents/VHDL-lib/top/lab_1/part_5/ip/clk_base/clk_base.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/keith/Documents/VHDL-lib/top/lab_1/part_5/ip/clk_base/clk_base.xci]
# read_vhdl {
#   /home/keith/Documents/VHDL-lib/top/lab_1/part_5/pwm.vhd
#   /home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.vhd
# }
# read_xdc /home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files /home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.data/wt [current_project]
# set_property parent.project_dir /home/keith/Documents/VHDL-lib/top/lab_1/part_5/build [current_project]
# synth_design -top top -part xc7z020clg484-1
Command: synth_design -top top -part xc7z020clg484-1

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'clk_base' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 781.699 ; gain = 159.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.vhd:42]
INFO: [Synth 8-3491] module 'clk_base' declared at '/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/Vivado-7751-macbook/realtime/clk_base_stub.v:6' bound to instance 'fastclk' of component 'clk_base' [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'clk_base' [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/Vivado-7751-macbook/realtime/clk_base_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_base' (1#1) [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/Vivado-7751-macbook/realtime/clk_base_stub.v:6]
	Parameter width bound to: 14 - type: integer 
	Parameter size bound to: 11180 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at '/home/keith/Documents/VHDL-lib/top/lab_1/part_5/pwm.vhd:37' bound to instance 'pwm1' of component 'pwm' [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized0' [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/pwm.vhd:49]
	Parameter width bound to: 14 - type: integer 
	Parameter size bound to: 11180 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized0' (2#1) [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/pwm.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 816.520 ; gain = 194.219
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/Vivado-7751-macbook/dcp/clk_base_in_context.xdc] for cell 'fastclk'
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/Vivado-7751-macbook/dcp/clk_base_in_context.xdc] for cell 'fastclk'
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc]
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/top_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/.Xil/top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.281 ; gain = 445.980
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.281 ; gain = 445.980
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1145.633 ; gain = 523.332
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pwm__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1145.633 ; gain = 523.332
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.660 ; gain = 544.359
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gclk'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.660 ; gain = 544.359
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.660 ; gain = 544.359
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.691 ; gain = 555.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.691 ; gain = 555.391
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.691 ; gain = 555.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.691 ; gain = 555.391
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_base      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_base |     1|
|2     |CARRY4   |    21|
|3     |LUT1     |    44|
|4     |LUT2     |    15|
|5     |LUT3     |     3|
|6     |LUT4     |    21|
|7     |LUT5     |     9|
|8     |FDRE     |    58|
|9     |OBUF     |     7|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   180|
|2     |  pwm1   |pwm__parameterized0 |    58|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.691 ; gain = 555.391
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.691 ; gain = 555.391
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1528.168 ; gain = 795.465
# write_checkpoint top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1528.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 15 16:32:26 2014...
