\doxysubsubsubsection{Output Data Inversion Modes}
\hypertarget{group__CRCEx__Output__Data__Inversion}{}\label{group__CRCEx__Output__Data__Inversion}\index{Output Data Inversion Modes@{Output Data Inversion Modes}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CRCEx__Output__Data__Inversion_gaf9c124a0394099724aa2f009480354fd}{CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__CRCEx__Output__Data__Inversion_ga84ed3508d3d6b0d03965183db2147ec4}{CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__CRCEx__Output__Data__Inversion_gaf9c124a0394099724aa2f009480354fd}\label{group__CRCEx__Output__Data__Inversion_gaf9c124a0394099724aa2f009480354fd} 
\index{Output Data Inversion Modes@{Output Data Inversion Modes}!CRC\_OUTPUTDATA\_INVERSION\_DISABLE@{CRC\_OUTPUTDATA\_INVERSION\_DISABLE}}
\index{CRC\_OUTPUTDATA\_INVERSION\_DISABLE@{CRC\_OUTPUTDATA\_INVERSION\_DISABLE}!Output Data Inversion Modes@{Output Data Inversion Modes}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_OUTPUTDATA\_INVERSION\_DISABLE}{CRC\_OUTPUTDATA\_INVERSION\_DISABLE}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+DISABLE~0x00000000U}

No output data inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source_l00058}{58}} of file \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+crc\+\_\+ex.\+h}}.

\Hypertarget{group__CRCEx__Output__Data__Inversion_ga84ed3508d3d6b0d03965183db2147ec4}\label{group__CRCEx__Output__Data__Inversion_ga84ed3508d3d6b0d03965183db2147ec4} 
\index{Output Data Inversion Modes@{Output Data Inversion Modes}!CRC\_OUTPUTDATA\_INVERSION\_ENABLE@{CRC\_OUTPUTDATA\_INVERSION\_ENABLE}}
\index{CRC\_OUTPUTDATA\_INVERSION\_ENABLE@{CRC\_OUTPUTDATA\_INVERSION\_ENABLE}!Output Data Inversion Modes@{Output Data Inversion Modes}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_OUTPUTDATA\_INVERSION\_ENABLE}{CRC\_OUTPUTDATA\_INVERSION\_ENABLE}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+ENABLE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}}

Bit-\/wise output data inversion 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source_l00059}{59}} of file \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+crc\+\_\+ex.\+h}}.

