// Seed: 3591347554
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    output wire id_9,
    input wire id_10
);
  initial assert (id_0);
  assign module_1.id_0 = 0;
  assign id_7 = 1;
  assign id_9 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0
  );
  wire id_5;
endmodule
